Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar  7 16:01:34 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.310        0.000                      0                  265        0.116        0.000                      0                  265        3.000        0.000                       0                   196  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
sys_clock                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        2.310        0.000                      0                  265        0.116        0.000                      0                  265        4.020        0.000                       0                   192  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               
(none)                                                    clk_out1_design_1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.310ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.510ns  (logic 4.065ns (54.126%)  route 3.445ns (45.874%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.827     6.365    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.332     6.697 r  design_1_i/PWM_0/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     6.697    design_1_i/PWM_0/inst/p_1_in[6]
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[6]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031     9.006    design_1_i/PWM_0/inst/ccr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -6.697    
  -------------------------------------------------------------------
                         slack                                  2.310    

Slack (MET) :             2.525ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 4.065ns (55.738%)  route 3.228ns (44.262%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 8.567 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 f  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.609     6.147    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I3_O)        0.332     6.479 r  design_1_i/PWM_0/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000     6.479    design_1_i/PWM_0/inst/pwm_out_i_1_n_0
    SLICE_X4Y100         FDRE                                         r  design_1_i/PWM_0/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.588     8.567    design_1_i/PWM_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/PWM_0/inst/pwm_out_reg/C
                         clock pessimism              0.480     9.048    
                         clock uncertainty           -0.074     8.973    
    SLICE_X4Y100         FDRE (Setup_fdre_C_D)        0.031     9.004    design_1_i/PWM_0/inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -6.479    
  -------------------------------------------------------------------
                         slack                                  2.525    

Slack (MET) :             2.543ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.274ns  (logic 4.065ns (55.881%)  route 3.209ns (44.119%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.591     6.129    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.332     6.461 r  design_1_i/PWM_0/inst/ccr[15]_i_1/O
                         net (fo=1, routed)           0.000     6.461    design_1_i/PWM_0/inst/p_1_in[15]
    SLICE_X3Y101         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[15]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.029     9.004    design_1_i/PWM_0/inst/ccr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  2.543    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 4.065ns (55.904%)  route 3.206ns (44.096%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.588     6.126    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I3_O)        0.332     6.458 r  design_1_i/PWM_0/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     6.458    design_1_i/PWM_0/inst/p_1_in[3]
    SLICE_X3Y101         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X3Y101         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[3]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X3Y101         FDRE (Setup_fdre_C_D)        0.031     9.006    design_1_i/PWM_0/inst/ccr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.234ns  (logic 4.065ns (56.191%)  route 3.169ns (43.809%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.551     6.089    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y100         LUT4 (Prop_lut4_I3_O)        0.332     6.421 r  design_1_i/PWM_0/inst/ccr[12]_i_1/O
                         net (fo=1, routed)           0.000     6.421    design_1_i/PWM_0/inst/p_1_in[12]
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[12]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.029     9.004    design_1_i/PWM_0/inst/ccr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.004    
                         arrival time                          -6.421    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.231ns  (logic 4.065ns (56.215%)  route 3.166ns (43.785%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 f  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.548     6.086    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y100         LUT3 (Prop_lut3_I2_O)        0.332     6.418 r  design_1_i/PWM_0/inst/ccr[17]_i_1/O
                         net (fo=1, routed)           0.000     6.418    design_1_i/PWM_0/inst/p_1_in[17]
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X3Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[17]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.031     9.006    design_1_i/PWM_0/inst/ccr_reg[17]
  -------------------------------------------------------------------
                         required time                          9.006    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 3.895ns (53.670%)  route 3.362ns (46.330%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.710    -0.830    design_1_i/PWM_0/inst/clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  design_1_i/PWM_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.646     0.333    design_1_i/PWM_0/inst/cnt_reg_n_0_[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.913 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.913    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.142    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.476 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.370    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.673 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.673    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.130 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.767    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.096 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.681    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.805 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.805    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.338 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.495 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.600     6.095    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.332     6.427 r  design_1_i/PWM_0/inst/ccr[11]_i_1/O
                         net (fo=1, routed)           0.000     6.427    design_1_i/PWM_0/inst/p_1_in[11]
    SLICE_X3Y97          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.606     8.586    design_1_i/PWM_0/inst/clk
    SLICE_X3Y97          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[11]/C
                         clock pessimism              0.480     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.029     9.021    design_1_i/PWM_0/inst/ccr_reg[11]
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -6.427    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 3.895ns (53.693%)  route 3.359ns (46.307%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 8.586 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.710    -0.830    design_1_i/PWM_0/inst/clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  design_1_i/PWM_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.646     0.333    design_1_i/PWM_0/inst/cnt_reg_n_0_[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.913 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.913    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.142    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.476 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.370    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.673 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.673    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.130 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.767    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.096 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.681    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.805 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.805    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.338 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.495 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.597     6.092    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.332     6.424 r  design_1_i/PWM_0/inst/ccr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.424    design_1_i/PWM_0/inst/p_1_in[1]
    SLICE_X3Y97          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.606     8.586    design_1_i/PWM_0/inst/clk
    SLICE_X3Y97          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[1]/C
                         clock pessimism              0.480     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.031     9.023    design_1_i/PWM_0/inst/ccr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.023    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 4.065ns (56.106%)  route 3.180ns (43.894%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 8.569 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.726    -0.814    design_1_i/PWM_0/inst/clk
    SLICE_X1Y97          FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.419    -0.395 r  design_1_i/PWM_0/inst/cnt_reg[2]/Q
                         net (fo=1, routed)           0.501     0.107    design_1_i/PWM_0/inst/cnt_reg_n_0_[2]
    SLICE_X0Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     0.956 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.956    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.070 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.070    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.184 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.184    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.518 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.413    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.716 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.173 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.809    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.138 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.724    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.848 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.848    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.381 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.381    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.538 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.562     6.100    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X2Y100         LUT4 (Prop_lut4_I3_O)        0.332     6.432 r  design_1_i/PWM_0/inst/ccr[14]_i_1/O
                         net (fo=1, routed)           0.000     6.432    design_1_i/PWM_0/inst/p_1_in[14]
    SLICE_X2Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590     8.569    design_1_i/PWM_0/inst/clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[14]/C
                         clock pessimism              0.480     9.050    
                         clock uncertainty           -0.074     8.975    
    SLICE_X2Y100         FDRE (Setup_fdre_C_D)        0.077     9.052    design_1_i/PWM_0/inst/ccr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -6.432    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.895ns (53.944%)  route 3.325ns (46.056%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.710    -0.830    design_1_i/PWM_0/inst/clk
    SLICE_X2Y100         FDRE                                         r  design_1_i/PWM_0/inst/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_fdre_C_Q)         0.518    -0.312 r  design_1_i/PWM_0/inst/cnt_reg[0]/Q
                         net (fo=4, routed)           0.646     0.333    design_1_i/PWM_0/inst/cnt_reg_n_0_[0]
    SLICE_X0Y97          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     0.913 r  design_1_i/PWM_0/inst/cnt2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.913    design_1_i/PWM_0/inst/cnt2_carry_n_0
    SLICE_X0Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.027 r  design_1_i/PWM_0/inst/cnt2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/PWM_0/inst/cnt2_carry__0_n_0
    SLICE_X0Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.141 r  design_1_i/PWM_0/inst/cnt2_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.142    design_1_i/PWM_0/inst/cnt2_carry__1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.476 f  design_1_i/PWM_0/inst/cnt2_carry__2/O[1]
                         net (fo=3, routed)           0.894     2.370    design_1_i/PWM_0/inst/cnt2[14]
    SLICE_X1Y99          LUT3 (Prop_lut3_I0_O)        0.303     2.673 r  design_1_i/PWM_0/inst/cnt1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     2.673    design_1_i/PWM_0/inst/cnt1_carry__0_i_2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     3.130 r  design_1_i/PWM_0/inst/cnt1_carry__0/CO[1]
                         net (fo=31, routed)          0.637     3.767    design_1_i/PWM_0/inst/cnt1
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.329     4.096 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.585     4.681    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X2Y98          LUT5 (Prop_lut5_I4_O)        0.124     4.805 r  design_1_i/PWM_0/inst/i__carry_i_3/O
                         net (fo=1, routed)           0.000     4.805    design_1_i/PWM_0/inst/i__carry_i_3_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.338 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.338    design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.495 r  design_1_i/PWM_0/inst/ccr1_inferred__0/i__carry__0/CO[1]
                         net (fo=19, routed)          0.563     6.058    design_1_i/PWM_0/inst/ccr1_0
    SLICE_X5Y98          LUT4 (Prop_lut4_I3_O)        0.332     6.390 r  design_1_i/PWM_0/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.390    design_1_i/PWM_0/inst/p_1_in[4]
    SLICE_X5Y98          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.604     8.584    design_1_i/PWM_0/inst/clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[4]/C
                         clock pessimism              0.480     9.064    
                         clock uncertainty           -0.074     8.990    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)        0.029     9.019    design_1_i/PWM_0/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.019    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/Mapper_0/inst/mapped_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.626%)  route 0.259ns (53.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.598    -0.566    design_1_i/Mapper_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.128    -0.438 r  design_1_i/Mapper_0/inst/mapped_reg[7]/Q
                         net (fo=1, routed)           0.259    -0.179    design_1_i/PWM_0/inst/duty[7]
    SLICE_X4Y99          LUT4 (Prop_lut4_I0_O)        0.098    -0.081 r  design_1_i/PWM_0/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.081    design_1_i/PWM_0/inst/p_1_in[7]
    SLICE_X4Y99          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.875    -0.798    design_1_i/PWM_0/inst/clk
    SLICE_X4Y99          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[7]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.092    -0.197    design_1_i/PWM_0/inst/ccr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.065    -0.354    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr
    SLICE_X2Y95          LUT3 (Prop_lut3_I1_O)        0.045    -0.309 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.309    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X2Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X2Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.249    -0.547    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121    -0.426    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.363    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/Q
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.075    -0.485    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.352    design_1_i/proc_sys_reset_0/U0/EXT_LPF/p_1_in
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.078    -0.482    design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 design_1_i/Mapper_1/inst/mapped_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_1/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.602    -0.562    design_1_i/Mapper_1/inst/clk
    SLICE_X4Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  design_1_i/Mapper_1/inst/mapped_reg[6]/Q
                         net (fo=1, routed)           0.053    -0.368    design_1_i/PWM_1/inst/duty[6]
    SLICE_X5Y90          LUT4 (Prop_lut4_I0_O)        0.045    -0.323 r  design_1_i/PWM_1/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    design_1_i/PWM_1/inst/p_1_in[6]
    SLICE_X5Y90          FDRE                                         r  design_1_i/PWM_1/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.873    -0.800    design_1_i/PWM_1/inst/clk
    SLICE_X5Y90          FDRE                                         r  design_1_i/PWM_1/inst/ccr_reg[6]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X5Y90          FDRE (Hold_fdre_C_D)         0.092    -0.457    design_1_i/PWM_1/inst/ccr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164    -0.396 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.340    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/Q
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.236    -0.560    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.060    -0.500    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.524%)  route 0.121ns (39.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.121    -0.298    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X2Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.253 r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X2Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120    -0.424    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.256%)  route 0.133ns (41.744%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X1Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141    -0.419 f  design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.133    -0.286    design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I3_O)        0.045    -0.241 r  design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/proc_sys_reset_0/U0/SEQ/pr_dec0__0
    SLICE_X2Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X2Y93          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.252    -0.544    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121    -0.423    design_1_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/Mapper_0/inst/mapped_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PWM_0/inst/ccr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.482%)  route 0.107ns (36.518%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/Mapper_0/inst/clk
    SLICE_X4Y97          FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/Mapper_0/inst/mapped_reg[8]/Q
                         net (fo=1, routed)           0.107    -0.312    design_1_i/PWM_0/inst/duty[8]
    SLICE_X5Y98          LUT4 (Prop_lut4_I0_O)        0.045    -0.267 r  design_1_i/PWM_0/inst/ccr[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    design_1_i/PWM_0/inst/p_1_in[8]
    SLICE_X5Y98          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.875    -0.798    design_1_i/PWM_0/inst/clk
    SLICE_X5Y98          FDRE                                         r  design_1_i/PWM_0/inst/ccr_reg[8]/C
                         clock pessimism              0.254    -0.544    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.092    -0.452    design_1_i/PWM_0/inst/ccr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.226ns (81.235%)  route 0.052ns (18.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.604    -0.560    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.128    -0.432 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.052    -0.380    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.098    -0.282 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.282    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X3Y95          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.236    -0.560    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.092    -0.468    design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y97      design_1_i/Mapper_0/inst/mapped_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y100     design_1_i/Mapper_0/inst/mapped_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y96      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y96      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y97      design_1_i/Mapper_0/inst/mapped_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y97      design_1_i/Mapper_0/inst/mapped_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     design_1_i/Mapper_0/inst/mapped_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     design_1_i/Mapper_0/inst/mapped_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[13]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y96      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y96      design_1_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y98      design_1_i/Mapper_0/inst/mapped_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y97      design_1_i/Mapper_0/inst/mapped_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y97      design_1_i/Mapper_0/inst/mapped_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     design_1_i/Mapper_0/inst/mapped_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y100     design_1_i/Mapper_0/inst/mapped_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y101     design_1_i/Mapper_0/inst/mapped_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.648ns (47.428%)  route 1.827ns (52.572%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.351    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y94          LUT1 (Prop_lut1_I0_O)        0.124     3.475 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.475    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.605    -1.415    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.066ns  (logic 0.337ns (31.558%)  route 0.730ns (68.442%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.796ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.730     1.021    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y94          LUT1 (Prop_lut1_I0_O)        0.045     1.066 r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.066    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.877    -0.796    design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y94          FDRE                                         r  design_1_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PWM_1/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.910ns  (logic 3.980ns (67.340%)  route 1.930ns (32.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.721    -0.819    design_1_i/PWM_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/PWM_1/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.456    -0.363 r  design_1_i/PWM_1/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.930     1.568    pwm_0_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     5.091 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.091    pwm_0
    N16                                                               r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PWM_2/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.908ns  (logic 3.990ns (67.546%)  route 1.917ns (32.454%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.707    -0.833    design_1_i/PWM_2/inst/clk
    SLICE_X1Y109         FDRE                                         r  design_1_i/PWM_2/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.456    -0.377 r  design_1_i/PWM_2/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.917     1.540    pwm_2_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.534     5.074 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     5.074    pwm_2
    G14                                                               r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PWM_0/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 3.997ns (70.053%)  route 1.709ns (29.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.709    -0.831    design_1_i/PWM_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/PWM_0/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  design_1_i/PWM_0/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.709     1.334    pwm_1_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     4.875 r  pwm_1_OBUF_inst/O
                         net (fo=0)                   0.000     4.875    pwm_1
    R11                                                               r  pwm_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/PWM_0/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.383ns (80.000%)  route 0.346ns (20.000%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.598    -0.566    design_1_i/PWM_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/PWM_0/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  design_1_i/PWM_0/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.346    -0.079    pwm_1_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     1.162 r  pwm_1_OBUF_inst/O
                         net (fo=0)                   0.000     1.162    pwm_1
    R11                                                               r  pwm_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PWM_1/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.366ns (75.125%)  route 0.452ns (24.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.601    -0.563    design_1_i/PWM_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/PWM_1/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  design_1_i/PWM_1/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.452     0.030    pwm_0_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.225     1.255 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.255    pwm_0
    N16                                                               r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/PWM_2/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.376ns (75.515%)  route 0.446ns (24.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.597    -0.567    design_1_i/PWM_2/inst/clk
    SLICE_X1Y109         FDRE                                         r  design_1_i/PWM_2/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  design_1_i/PWM_2/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.446     0.020    pwm_2_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.235     1.255 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.255    pwm_2
    G14                                                               r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw4_0
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.163ns  (logic 1.649ns (23.022%)  route 5.514ns (76.978%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw4_0 (IN)
                         net (fo=0)                   0.000     0.000    sw4_0
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw4_0_IBUF_inst/O
                         net (fo=10, routed)          5.514     7.011    design_1_i/Mapper_1/inst/sw4
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.152     7.163 r  design_1_i/Mapper_1/inst/mapped[9]_i_1/O
                         net (fo=1, routed)           0.000     7.163    design_1_i/Mapper_1/inst/mapped_0[9]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.601    -1.419    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[9]/C

Slack:                    inf
  Source:                 sw4_0
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.135ns  (logic 1.621ns (22.720%)  route 5.514ns (77.280%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw4_0 (IN)
                         net (fo=0)                   0.000     0.000    sw4_0
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw4_0_IBUF_inst/O
                         net (fo=10, routed)          5.514     7.011    design_1_i/Mapper_1/inst/sw4
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     7.135 r  design_1_i/Mapper_1/inst/mapped[8]_i_1/O
                         net (fo=1, routed)           0.000     7.135    design_1_i/Mapper_1/inst/mapped_0[8]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.601    -1.419    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[8]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.120ns  (logic 1.628ns (22.866%)  route 5.492ns (77.134%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.492     6.974    design_1_i/Mapper_0/inst/sw3
    SLICE_X2Y101         LUT2 (Prop_lut2_I0_O)        0.146     7.120 r  design_1_i/Mapper_0/inst/mapped[3]_i_1/O
                         net (fo=1, routed)           0.000     7.120    design_1_i/Mapper_0/inst/mapped_0[3]
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590    -1.431    design_1_i/Mapper_0/inst/clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[3]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.118ns  (logic 1.634ns (22.957%)  route 5.484ns (77.043%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.484     6.966    design_1_i/Mapper_0/inst/sw3
    SLICE_X2Y101         LUT4 (Prop_lut4_I2_O)        0.152     7.118 r  design_1_i/Mapper_0/inst/mapped[15]_i_1/O
                         net (fo=1, routed)           0.000     7.118    design_1_i/Mapper_0/inst/mapped_0[15]
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590    -1.431    design_1_i/Mapper_0/inst/clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[15]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.098ns  (logic 1.606ns (22.627%)  route 5.492ns (77.373%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.492     6.974    design_1_i/Mapper_0/inst/sw3
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.124     7.098 r  design_1_i/Mapper_0/inst/mapped[13]_i_1/O
                         net (fo=1, routed)           0.000     7.098    design_1_i/Mapper_0/inst/mapped_0[13]
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590    -1.431    design_1_i/Mapper_0/inst/clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[13]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.090ns  (logic 1.606ns (22.652%)  route 5.484ns (77.348%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.484     6.966    design_1_i/Mapper_0/inst/sw3
    SLICE_X2Y101         LUT4 (Prop_lut4_I1_O)        0.124     7.090 r  design_1_i/Mapper_0/inst/mapped[14]_i_1/O
                         net (fo=1, routed)           0.000     7.090    design_1_i/Mapper_0/inst/mapped_0[14]
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.590    -1.431    design_1_i/Mapper_0/inst/clk
    SLICE_X2Y101         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[14]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.951ns  (logic 1.634ns (23.506%)  route 5.317ns (76.494%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.317     6.799    design_1_i/Mapper_0/inst/sw3
    SLICE_X4Y100         LUT4 (Prop_lut4_I1_O)        0.152     6.951 r  design_1_i/Mapper_0/inst/mapped[7]_i_1/O
                         net (fo=1, routed)           0.000     6.951    design_1_i/Mapper_0/inst/mapped_0[7]
    SLICE_X4Y100         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.588    -1.433    design_1_i/Mapper_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[7]/C

Slack:                    inf
  Source:                 sw4_0
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.647ns (23.736%)  route 5.292ns (76.264%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw4_0 (IN)
                         net (fo=0)                   0.000     0.000    sw4_0
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw4_0_IBUF_inst/O
                         net (fo=10, routed)          5.292     6.789    design_1_i/Mapper_1/inst/sw4
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.150     6.939 r  design_1_i/Mapper_1/inst/mapped[5]_i_1/O
                         net (fo=1, routed)           0.000     6.939    design_1_i/Mapper_1/inst/mapped_0[5]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.601    -1.419    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[5]/C

Slack:                    inf
  Source:                 sw3_0
                            (input port)
  Destination:            design_1_i/Mapper_0/inst/mapped_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.923ns  (logic 1.606ns (23.197%)  route 5.317ns (76.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  sw3_0 (IN)
                         net (fo=0)                   0.000     0.000    sw3_0
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sw3_0_IBUF_inst/O
                         net (fo=12, routed)          5.317     6.799    design_1_i/Mapper_0/inst/sw3
    SLICE_X4Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.923 r  design_1_i/Mapper_0/inst/mapped[6]_i_1/O
                         net (fo=1, routed)           0.000     6.923    design_1_i/Mapper_0/inst/mapped_0[6]
    SLICE_X4Y100         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.588    -1.433    design_1_i/Mapper_0/inst/clk
    SLICE_X4Y100         FDRE                                         r  design_1_i/Mapper_0/inst/mapped_reg[6]/C

Slack:                    inf
  Source:                 sw4_0
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.913ns  (logic 1.621ns (23.449%)  route 5.292ns (76.551%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  sw4_0 (IN)
                         net (fo=0)                   0.000     0.000    sw4_0
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw4_0_IBUF_inst/O
                         net (fo=10, routed)          5.292     6.789    design_1_i/Mapper_1/inst/sw4
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.913 r  design_1_i/Mapper_1/inst/mapped[4]_i_1/O
                         net (fo=1, routed)           0.000     6.913    design_1_i/Mapper_1/inst/mapped_0[4]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         1.601    -1.419    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.320ns (44.644%)  route 0.397ns (55.356%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.397     0.673    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     0.718 r  design_1_i/Mapper_1/inst/mapped[14]_i_1/O
                         net (fo=1, routed)           0.000     0.718    design_1_i/Mapper_1/inst/mapped_0[14]
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.876    -0.797    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[14]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.324ns (44.951%)  route 0.397ns (55.049%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.397     0.673    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.049     0.722 r  design_1_i/Mapper_1/inst/mapped[15]_i_1/O
                         net (fo=1, routed)           0.000     0.722    design_1_i/Mapper_1/inst/mapped_0[15]
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.876    -0.797    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[15]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.770ns  (logic 0.320ns (41.629%)  route 0.449ns (58.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.449     0.725    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.770 r  design_1_i/Mapper_1/inst/mapped[12]_i_1/O
                         net (fo=1, routed)           0.000     0.770    design_1_i/Mapper_1/inst/mapped_0[12]
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.876    -0.797    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y90          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[12]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.320ns (41.284%)  route 0.456ns (58.716%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.456     0.731    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.776 r  design_1_i/Mapper_1/inst/mapped[4]_i_1/O
                         net (fo=1, routed)           0.000     0.776    design_1_i/Mapper_1/inst/mapped_0[4]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.873    -0.800    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[4]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.320ns (41.230%)  route 0.457ns (58.770%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.457     0.732    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.045     0.777 r  design_1_i/Mapper_1/inst/mapped[8]_i_1/O
                         net (fo=1, routed)           0.000     0.777    design_1_i/Mapper_1/inst/mapped_0[8]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.873    -0.800    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[8]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.779ns  (logic 0.323ns (41.510%)  route 0.456ns (58.490%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.456     0.731    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.048     0.779 r  design_1_i/Mapper_1/inst/mapped[5]_i_1/O
                         net (fo=1, routed)           0.000     0.779    design_1_i/Mapper_1/inst/mapped_0[5]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.873    -0.800    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[5]/C

Slack:                    inf
  Source:                 sw1_1
                            (input port)
  Destination:            design_1_i/Mapper_1/inst/mapped_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.781ns  (logic 0.324ns (41.531%)  route 0.457ns (58.469%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw1_1 (IN)
                         net (fo=0)                   0.000     0.000    sw1_1
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw1_1_IBUF_inst/O
                         net (fo=13, routed)          0.457     0.732    design_1_i/Mapper_1/inst/sw1
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.049     0.781 r  design_1_i/Mapper_1/inst/mapped[9]_i_1/O
                         net (fo=1, routed)           0.000     0.781    design_1_i/Mapper_1/inst/mapped_0[9]
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.873    -0.800    design_1_i/Mapper_1/inst/clk
    SLICE_X1Y87          FDRE                                         r  design_1_i/Mapper_1/inst/mapped_reg[9]/C

Slack:                    inf
  Source:                 sw4_2
                            (input port)
  Destination:            design_1_i/Mapper_2/inst/mapped_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.290ns (36.903%)  route 0.497ns (63.097%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw4_2 (IN)
                         net (fo=0)                   0.000     0.000    sw4_2
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw4_2_IBUF_inst/O
                         net (fo=10, routed)          0.497     0.742    design_1_i/Mapper_2/inst/sw4
    SLICE_X5Y106         LUT3 (Prop_lut3_I0_O)        0.045     0.787 r  design_1_i/Mapper_2/inst/mapped[10]_i_1/O
                         net (fo=1, routed)           0.000     0.787    design_1_i/Mapper_2/inst/mapped_0[10]
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.867    -0.805    design_1_i/Mapper_2/inst/clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[10]/C

Slack:                    inf
  Source:                 sw4_2
                            (input port)
  Destination:            design_1_i/Mapper_2/inst/mapped_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.290ns (36.856%)  route 0.498ns (63.144%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw4_2 (IN)
                         net (fo=0)                   0.000     0.000    sw4_2
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw4_2_IBUF_inst/O
                         net (fo=10, routed)          0.498     0.743    design_1_i/Mapper_2/inst/sw4
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.045     0.788 r  design_1_i/Mapper_2/inst/mapped[4]_i_1/O
                         net (fo=1, routed)           0.000     0.788    design_1_i/Mapper_2/inst/mapped_0[4]
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.867    -0.805    design_1_i/Mapper_2/inst/clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[4]/C

Slack:                    inf
  Source:                 sw4_2
                            (input port)
  Destination:            design_1_i/Mapper_2/inst/mapped_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.790ns  (logic 0.293ns (37.142%)  route 0.497ns (62.858%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  sw4_2 (IN)
                         net (fo=0)                   0.000     0.000    sw4_2
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  sw4_2_IBUF_inst/O
                         net (fo=10, routed)          0.497     0.742    design_1_i/Mapper_2/inst/sw4
    SLICE_X5Y106         LUT4 (Prop_lut4_I0_O)        0.048     0.790 r  design_1_i/Mapper_2/inst/mapped[16]_i_1/O
                         net (fo=1, routed)           0.000     0.790    design_1_i/Mapper_2/inst/mapped_0[16]
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=190, routed)         0.867    -0.805    design_1_i/Mapper_2/inst/clk
    SLICE_X5Y106         FDRE                                         r  design_1_i/Mapper_2/inst/mapped_reg[16]/C





