{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1709898902191 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1709898902191 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ALUDemo EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design ALUDemo" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1709898902313 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1709898902345 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1709898902345 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1709898902454 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1709898902459 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[6\] PIN_H22 " "Can't place node \"HEX0\[6\]\" -- illegal location assignment PIN_H22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902579 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[5\] PIN_J22 " "Can't place node \"HEX0\[5\]\" -- illegal location assignment PIN_J22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902580 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[4\] PIN_L25 " "Can't place node \"HEX0\[4\]\" -- illegal location assignment PIN_L25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902580 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[3\] PIN_L26 " "Can't place node \"HEX0\[3\]\" -- illegal location assignment PIN_L26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902580 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[2\] PIN_E17 " "Can't place node \"HEX0\[2\]\" -- illegal location assignment PIN_E17" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[1\] PIN_F22 " "Can't place node \"HEX0\[1\]\" -- illegal location assignment PIN_F22" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "HEX0\[0\] PIN_G18 " "Can't place node \"HEX0\[0\]\" -- illegal location assignment PIN_G18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { HEX0[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 1144 1320 192 "HEX0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[7\] PIN_H19 " "Can't place node \"LEDR\[7\]\" -- illegal location assignment PIN_H19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 704 880 192 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[6\] PIN_J19 " "Can't place node \"LEDR\[6\]\" -- illegal location assignment PIN_J19" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 704 880 192 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[5\] PIN_E18 " "Can't place node \"LEDR\[5\]\" -- illegal location assignment PIN_E18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 704 880 192 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902581 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "LEDR\[4\] PIN_F18 " "Can't place node \"LEDR\[4\]\" -- illegal location assignment PIN_F18" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { LEDR[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 176 704 880 192 "LEDR" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[3\] PIN_AD27 " "Can't place node \"SW\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[2\] PIN_AC27 " "Can't place node \"SW\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[1\] PIN_AC28 " "Can't place node \"SW\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[9\] PIN_AB25 " "Can't place node \"SW\[9\]\" -- illegal location assignment PIN_AB25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[10\] PIN_AC24 " "Can't place node \"SW\[10\]\" -- illegal location assignment PIN_AC24" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902582 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[6\] PIN_AD26 " "Can't place node \"SW\[6\]\" -- illegal location assignment PIN_AD26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902583 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[8\] PIN_AC25 " "Can't place node \"SW\[8\]\" -- illegal location assignment PIN_AC25" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902583 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[7\] PIN_AB26 " "Can't place node \"SW\[7\]\" -- illegal location assignment PIN_AB26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902583 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[0\] PIN_AB28 " "Can't place node \"SW\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902583 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[5\] PIN_AC26 " "Can't place node \"SW\[5\]\" -- illegal location assignment PIN_AC26" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902583 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW\[4\] PIN_AB27 " "Can't place node \"SW\[4\]\" -- illegal location assignment PIN_AB27" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 160 280 448 176 "SW" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902584 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "KEY\[0\] PIN_M23 " "Can't place node \"KEY\[0\]\" -- illegal location assignment PIN_M23" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "../Parte02/ALUDemo.bdf" "" { Schematic "C:/Users/tfdme/Documents/LSD/Aula03/Parte02/ALUDemo.bdf" { { 208 728 896 224 "KEY" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/tfdme/Documents/LSD/Aula03/Parte03/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1709898902584 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1709898902584 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1709898902701 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1709898902701 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 24 s 3 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 24 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709898902825 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar  8 11:55:02 2024 " "Processing ended: Fri Mar  8 11:55:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709898902825 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709898902825 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709898902825 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1709898902825 ""}
