/**
 * Wave 7 — "Computers from wires upward" — claims gate.
 *
 * Wave 7's benches are whole computers, so this gate drives the surfaces the
 * app drives: `scripts/lesson-bench.mjs` for the analogue benches (the same
 * `bw-circuit-ui` over `bw-board` the browser runs), `extract6502Machine` /
 * `extractZ80Machine` for the bus extract behind the designer's "Build
 * Machine" button, `m6502-debug` for what the debugger can report, and lite's
 * own trace referee for the two MCU programs.
 *
 * A NOTE ON ONE NEAR-MISS, because it shaped this gate: reading
 * `DebugStatus.jsx` alone says the machine debugger shows a halt flag, a step
 * button and a millisecond counter, and three lessons would then be asking for
 * registers and memory that do not exist. They do exist —
 * `ArchitectureFace.jsx` renders A/X/Y/SP/PC, the P flags, the address and data
 * buses, IR, the live disassembly at PC and the cycle count, and
 * `debug-drawer.jsx` renders a paged memory view and the stack. Wave 1 recorded
 * the same trap with the scope and the flyback spike: check the instrument the
 * learner would actually use before calling a lesson impossible.
 *
 * Tests named OPEN DEFECT assert a defect STILL REPRODUCES; each names the
 * lesson hint to soften and this document to update when it is fixed.
 */
import test from 'node:test';
import assert from 'node:assert/strict';
import {readFileSync} from 'node:fs';
import path from 'node:path';
import {boot, load, terminalVolts, EXAMPLES, fmt} from '../scripts/lesson-bench.mjs';
import {INTEGRATED} from './helpers/bw-integrated.mjs';

const REPO = path.resolve(import.meta.dirname, '..');
const GUI = path.join(REPO, 'overlay/scratch-gui/src');
const CUI = path.join(GUI, 'lib/bw-circuit-ui');
const BWB = path.join(GUI, 'lib/bw-board');
const WAVE = JSON.parse(readFileSync(
    path.join(GUI, 'components/gui/lesson-waves/machines-7.json'), 'utf8'));

const MS = 1000n * 1000n;
const lesson = id => {
    const found = WAVE.lessons.find(l => l.id === id);
    assert.ok(found, `${id} is no longer in machines-7.json`);
    return found;
};
const checkpoint = (id, cp) => {
    const found = lesson(id).checkpoints.find(c => c.id === cp);
    assert.ok(found, `${id} has no "${cp}" checkpoint`);
    return found;
};
const circuitOf = id => JSON.parse(readFileSync(path.join(EXAMPLES, id, 'circuit.json'), 'utf8'));
const near = (actual, expected, tol, what) =>
    assert.ok(Math.abs(actual - expected) <= tol,
        `${what}: measured ${fmt(actual)}, expected ${expected} ± ${tol}`);

await boot();
const {extract6502Machine} = await import(path.join(BWB, 'm6502-extract.js'));
const {extractZ80Machine} = await import(path.join(BWB, 'z80-extract.js'));
const {createM6502Adapter} = await import(path.join(BWB, 'm6502-adapter.js'));
const {createM6502DebugTarget} = await import(path.join(BWB, 'm6502-debug.js'));
const SB3Creator = (await import(path.join(INTEGRATED, 'src/lib/sb3-creator.js'))).default;
const {interpretTrace} = await import(path.join(INTEGRATED, 'src/lib/trace-oracle.js'));

test('instrument: Wave 7 still has the ten lessons this gate measures', () => {
    assert.equal(WAVE.wave, 'machines-7');
    assert.deepEqual(WAVE.lessons.map(l => l.id).sort(), [
        'machines-6502-execution', 'machines-address-decode', 'machines-buses',
        'machines-clocks', 'machines-contention', 'machines-gates-registers',
        'machines-interrupts-performance', 'machines-logic-levels',
        'machines-memory-maps', 'machines-source-asm'
    ]);
    assert.equal(WAVE.lessons.reduce((n, l) => n + l.checkpoints.length, 0), 20);
});

// ── machines-logic-levels / 06-active-low-high ─────────────────────────────

test('OPEN DEFECT: the active-high level the lesson quotes depends on the port mode', async () => {
    assert.equal(lesson('machines-logic-levels').exampleId, '06-active-low-high');
    // The bench: an active-low LED from the rail through P1.0, an active-high
    // LED from P1.1 to ground.
    const read = async mode => {
        const {board} = await load('06-active-low-high');
        board.setPin('P1.0', mode, false);
        board.setPin('P1.1', mode, true);
        board.advanceTo(50n * MS);
        const v = terminalVolts(board);
        return {
            low: v['mcu1.P1.0'], high: v['mcu1.P1.1'],
            lowLed: board.ledBrightness('led_low'), highLed: board.ledBrightness('led_high')
        };
    };
    const pushpull = await read('pushpull');
    near(pushpull.low, 0.0725, 5e-4, 'P1.0 driven low, push-pull');
    near(pushpull.high, 4.9275, 5e-4, 'P1.1 driven high, push-pull');
    near(pushpull.lowLed, 0.1449, 5e-4, 'the active-low LED');
    near(pushpull.highLed, 0.1449, 5e-4, 'the active-high LED, push-pull');

    // The 8051's default port mode is quasi-bidirectional: a weak pull-up that
    // cannot source an LED. Same pin, same "high", 2.8 V lower.
    const quasi = await read('quasi');
    near(quasi.low, 0.0725, 5e-4, 'P1.0 driven low is the same in either mode');
    near(quasi.high, 2.1193, 5e-4, 'P1.1 driven high, quasi-bidirectional');
    near(quasi.highLed, 0.0066, 5e-4, 'and the active-high LED is essentially dark');
    assert.ok(quasi.highLed < pushpull.highLed / 20,
        'the two port modes no longer differ on this bench — re-measure Wave 7');
});

// ── machines-gates-registers / 20-shift-register-binary ────────────────────

test('machines-gates-registers: all four signals move, and the prefix bitop form still does not', () => {
    // Was an OPEN DEFECT: over 3 s of program time the example produced 208
    // clock edges, 26 latch edges and ZERO data edges, so every byte shifted in
    // was 0x00 and all eight LEDs stayed dark — while its lesson asks the
    // learner to correlate all four signals.
    //
    // Fixed upstream 2026-08-24 by rewriting the bit test from the PREFIX form
    // to the INFIX one: `IF (val bitand 128) > 0` where it was
    // `IF bitand val 128 > 0`. The example is repaired and the lesson is
    // version 3. The COMPILER defect underneath it is not, and the second half
    // of this test pins what it actually is — which is not what Wave 7
    // concluded.
    assert.equal(lesson('machines-gates-registers').exampleId, '20-shift-register-binary');
    const creator = new SB3Creator();
    creator.parse(readFileSync(path.join(EXAMPLES, '20-shift-register-binary/program.bw'), 'utf8'));
    const trace = interpretTrace(creator.project,
        {horizonMs: 3000, stimulus: [], adc: {bits: 10, vref: 5}, maxSteps: 4_000_000});
    assert.deepEqual([...new Set(trace.unsupported)], [],
        'the referee now refuses an opcode here — this measurement is no longer comparable');
    const byPin = {};
    for (const e of trace.events) byPin[e.pin] = (byPin[e.pin] || 0) + 1;
    assert.ok(byPin.clock > 100, `the clock line runs: ${byPin.clock} edges`);
    assert.ok(byPin.latch > 10, `the latch line runs: ${byPin.latch} edges`);
    assert.ok(byPin.data > 10,
        `the data line must move, or the register is fed a constant zero again: ${byPin.data} edges`);

    // The two forms have COMPLEMENTARY holes, which is sharper than either
    // "it is the comparison" (Wave 7's reading) or "it is precedence". Measured:
    //
    //   bitand val 128 > 0      prefix, compared   NO EDGE
    //   (bitand val 128) > 0    prefix, compared   NO EDGE   <- parentheses do not help
    //   bitand val 128          prefix, bare       fires
    //   val bitand 128 > 0      infix,  compared   fires
    //   (val bitand 128) > 0    infix,  compared   fires     <- the shipped form
    //   (val bitand 128)        infix,  bare       NO EDGE
    //
    // So prefix works bare and fails compared; infix works compared and fails
    // bare. Whether the fault is the emitted comparison or the referee's
    // evaluation is STILL not isolated — the real device runs generated C —
    // and that is why this is recorded rather than claimed.
    const probe = cond => {
        const c = new SB3Creator();
        c.parse(['DEVICE STC12C5A60S2', 'CLOCK 11059200', 'PIN data = P1.0 OUTPUT', '',
            'WHEN flag clicked:', '  set val to 128', `  IF ${cond} THEN:`,
            '    turn on data', '  ELSE:', '    turn off data', '  wait 0.2 seconds'].join('\n'));
        return interpretTrace(c.project,
            {horizonMs: 400, stimulus: [], adc: {bits: 10, vref: 5}, maxSteps: 400_000}).events;
    };
    const fires = cond => probe(cond).length > 0;
    assert.equal(fires('bitand val 128 > 0'), false,
        'the prefix form now composes with a comparison — the compiler defect is fixed, ' +
        'update docs/LESSON-REVIEW-WAVE-7.md and docs/WAVE-OPEN-DEFECTS.md D26');
    assert.equal(fires('(bitand val 128) > 0'), false,
        'parentheses now fix the prefix form — it was a precedence defect after all; re-measure');
    assert.equal(fires('bitand val 128'), true, 'the bare prefix bit test must still work');
    assert.equal(fires('(val bitand 128) > 0'), true,
        'the INFIX form the example now ships must work, or the example regresses');
    assert.equal(fires('(val bitand 128)'), false,
        'the bare infix form now works — the two forms no longer have complementary holes, ' +
        'which changes the shape of D26');
});

// ── machines-clocks / ttl-clock-module ─────────────────────────────────────

test('machines-clocks: the oscillator itself is measurable and tunable', async () => {
    assert.equal(lesson('machines-clocks').exampleId, 'ttl-clock-module');
    const measure = async pos => {
        const {board} = await load('ttl-clock-module');
        board.setControl('pot1', pos);
        const net = board.nets.find(n =>
            n.terminals.some(t => t.part === 'u1' && t.terminal === 'output')).id;
        let t = 0n;
        let prev = null;
        const edges = [];
        for (let i = 0; i < 3000 && edges.length < 9; i++) {
            t += 200n * 1000n;               // 200 us
            board.advanceTo(t);
            const hi = board.nodeVoltage(net) > 2.5;
            if (prev !== null && hi !== prev) edges.push({t: Number(t) / 1e6, rise: hi});
            prev = hi;
        }
        assert.ok(edges.length >= 6, `only ${edges.length} edges at pot ${pos}`);
        const periods = [];
        for (let i = 2; i < edges.length; i++) {
            if (edges[i].rise === edges[i - 2].rise) periods.push(edges[i].t - edges[i - 2].t);
        }
        const period = periods.reduce((a, b) => a + b, 0) / periods.length;
        const firstRise = edges.find(e => e.rise);
        const nextFall = edges.find(e => !e.rise && e.t > firstRise.t);
        return {period, high: nextFall.t - firstRise.t};
    };
    const slow = await measure(0.1);
    const mid = await measure(0.5);
    const fast = await measure(0.9);
    near(slow.period, 127.10, 0.5, 'period at pot 10 %');
    near(mid.period, 71.09, 0.5, 'period at pot 50 %');
    near(fast.period, 15.00, 0.5, 'period at pot 90 %');
    for (const [name, m] of [['slow', slow], ['mid', mid], ['fast', fast]]) {
        const duty = (m.high / m.period) * 100;
        assert.ok(duty > 45 && duty < 55, `${name} duty cycle is ${duty.toFixed(1)} %`);
    }
    // One cycle fits the scope's fixed 81.92 ms record only above about 12 Hz.
    assert.ok(slow.period > 81.92, 'the slowest setting no longer overruns the scope record');
    assert.ok(mid.period < 81.92 && fast.period < 81.92);
});

test('OPEN DEFECT: the clock module has no downstream state and its step button drives nothing', async () => {
    const {board} = await load('ttl-clock-module');
    // Nothing on this bench stores state: no flip-flop, no counter, no register.
    const kinds = new Set(board.parts.map(p => p.kind));
    assert.deepEqual([...kinds].sort(), [
        '555', 'button', 'capacitor', 'gnd', 'led', 'potentiometer', 'resistor', 'vcc'
    ], 'the clock module changed parts — re-measure Wave 7; if it grew a flip-flop, ' +
       'restore the downstream-transition half of machines-clocks');

    // The "manual step button" sits on a net with a pull resistor and nothing
    // else: it cannot reach the timer or the LED. This is topology, not timing.
    const btnNet = board.nets.find(n =>
        n.terminals.some(t => t.part === 'btn1' && t.terminal === 'b'));
    assert.deepEqual(btnNet.terminals.map(t => `${t.part}.${t.terminal}`).sort(),
        ['btn1.b', 'r3.a'],
        'the step button now reaches something — restore the single-step half of ' +
        'machines-clocks and delete this test');
    // And reset is strapped to the rail, so the button cannot halt the timer either.
    const resetNet = board.nets.find(n =>
        n.terminals.some(t => t.part === 'u1' && t.terminal === 'reset'));
    assert.ok(resetNet.terminals.some(t => t.part === 'vcc1'),
        'u1.reset is no longer strapped to VCC — re-measure Wave 7');
    // EXPECTED.md still claims otherwise.
    assert.match(readFileSync(path.join(EXAMPLES, 'ttl-clock-module/EXPECTED.md'), 'utf8'),
        /manual step button injects a single\s+pulse/,
        'ttl-clock-module/EXPECTED.md no longer claims the step button works — the example ' +
        'was repaired or the claim withdrawn; re-measure Wave 7');
});

// ── The 6502 / Z80 benches ─────────────────────────────────────────────────

test('machines-memory-maps and machines-address-decode: the map the lessons ask for is produced and displayed', () => {
    assert.equal(lesson('machines-memory-maps').exampleId, 'eater6502-full-build');
    assert.equal(lesson('machines-address-decode').exampleId, 'eater6502-bench');
    for (const id of ['eater6502-bench', 'eater6502-full-build']) {
        const r = extract6502Machine(circuitOf(id));
        assert.ok(r.ok, `${id}: ${(r.reasons || []).join('; ')}`);
        assert.deepEqual(r.lines, [
            'MAP RAM $0000-$3FFF',
            'MAP ROM $8000-$FFFF',
            'CHIP via = W65C22 AT $6000',
            'CHIP acia = W65C51 AT $5000'
        ], `${id}: the extracted map changed — re-measure Wave 7`);
        // Mirrors and the hole: exactly what the lessons ask the learner to derive.
        assert.ok(r.notes.some(n => /via mirrors through \$6000-\$7FFF/.test(n)));
        assert.ok(r.notes.some(n => /acia mirrors through \$5000-\$5FFF/.test(n)));
        assert.ok(r.notes.some(n => /4096 addresses decode to nothing \(open bus\)/.test(n)));
    }
    // And the designer renders all three — lines, notes and reasons — under
    // the "Build Machine" button.
    const designer = readFileSync(path.join(CUI, 'components/CircuitDesigner.jsx'), 'utf8');
    assert.match(designer, /data-build-machine/);
    assert.match(designer, /machineResult\.lines && machineResult\.lines\.map/);
    assert.match(designer, /machineResult\.notes && machineResult\.notes\.length > 0/);
    assert.match(designer, /machineResult\.reasons\.map/);
});

test('machines-contention: the evidence the lesson asks for is exact, down to the address', () => {
    assert.equal(lesson('machines-contention').exampleId, 'eater6502-contention-bug');
    const r = extract6502Machine(circuitOf('eater6502-contention-bug'));
    assert.equal(r.ok, false);
    assert.deepEqual(r.reasons, [
        'bus contention at $2000: ram and via are both selected — the decode must make them exclusive'
    ], 'the contention report changed — re-measure Wave 7');
});

test('machines-contention: the edit its checkpoint asks for now reaches the lesson', async () => {
    // Was an OPEN DEFECT, and the third of three: `bw-circuit-changed` was
    // dispatched only when the derived PIN DECLARATIONS moved, and this bench
    // has no MCU, so no wiring edit could raise it. Wave 1 found it on
    // starter-circuit-path, Wave 6 on signals-resonance, Wave 7 on
    // machines-contention — one defect, three discoveries.
    //
    // Fixed 2026-08-24: CircuitDesigner fires `onCircuitEdit` from a STRUCTURAL
    // signature of the circuit, and circuit-tab.jsx dispatches the DOM event
    // from there.
    assert.deepEqual(checkpoint('machines-contention', 'repair').observe, {event: 'circuit-changed'});
    const {circuitSignature} = await import(path.join(CUI, 'model/circuit-signature.js'));
    const raw = circuitOf(lesson('machines-contention').exampleId);

    const base = circuitSignature(raw.parts, raw.wires);

    // A WIRING edit, which is what this checkpoint actually asks for — and on a
    // 6502 bench it is the only edit there is: every part on it carries an empty
    // `params`, so a param-based probe would assert nothing here. (It did, in the
    // first draft of this test, and failed for the right reason.)
    assert.ok((raw.wires || []).length, 'the bench has no wires to edit');
    const cut = structuredClone(raw);
    cut.wires = cut.wires.slice(0, -1);
    assert.notEqual(circuitSignature(cut.parts, cut.wires), base,
        'breaking a wire must move the circuit signature, or this checkpoint goes back to ' +
        'being completable only by its manual button');

    // A PARAM edit too, where the bench has one — the other half of what
    // `starter-circuit-path`'s hint suggests.
    const swapped = structuredClone(raw);
    const part = swapped.parts.find(p => p.params && Object.keys(p.params).length);
    if (part) {
        const key = Object.keys(part.params)[0];
        part.params[key] = typeof part.params[key] === 'number' ? part.params[key] * 2 : 'changed';
        assert.notEqual(circuitSignature(swapped.parts, swapped.wires), base,
            'editing a part param must move the signature too');
    }

    const tab = readFileSync(path.join(GUI, 'components/tw-pseudocode/circuit-tab.jsx'), 'utf8');
    assert.match(tab, /onCircuitEdit=\{this\.handleCircuitEdit\}/,
        'circuit-tab.jsx no longer subscribes to onCircuitEdit — re-measure and update ' +
        'docs/LESSON-REVIEW-WAVE-7.md');
});

test('D7 CLOSED for the two 6502 benches: they ship an image and the example load supplies it', () => {
    // This WAS an OPEN DEFECT sentinel reading "the machine benches boot with
    // an empty ROM". D7 fixed the cause for two of its three lessons, so the
    // sentinel is converted rather than deleted: what is fixed is asserted as
    // fixed, and what is still open is still pinned below.
    for (const id of ['machines-6502-execution', 'machines-source-asm', 'machines-interrupts-performance']) {
        assert.match(JSON.stringify(checkpoint(id, lesson(id).checkpoints[1].id).observe),
            /debug-phase/, `${id} no longer observes the debugger`);
    }

    // 1. The two 6502 benches now DECLARE an image, and it is a real one.
    //    The old form of this check looked at the 28c256 part's params and so
    //    could not see a declared file at all -- which is why the fix did not
    //    trip it. The declaration is what the loader reads, so that is what
    //    this measures.
    const index = JSON.parse(readFileSync(path.join(EXAMPLES, 'index.json'), 'utf8'));
    const entry = id => (Array.isArray(index) ? index : index.examples).find(e => e.id === id);
    for (const id of ['eater6502-blink', 'eater6502-vdp-hello']) {
        assert.equal(entry(id).files.rom, `${id}/rom.bin`,
            `${id} no longer declares its image -- D7 has regressed`);
        const rom = readFileSync(path.join(EXAMPLES, id, 'rom.bin'));
        assert.equal(rom.length, 0x8000, `${id}: 32 KB`);
        assert.ok(rom.some(b => b !== 0xEA && b !== 0x00),
            `${id}: an image of pure fill is the defect this replaced`);
    }

    // 2. Loading such an example dispatches it onto the media path. The
    //    dispatch is READ from the shipped source rather than described here;
    //    test/example-rom-autoload.test.mjs executes it.
    const tabSrc = readFileSync(path.join(GUI, 'components/tw-pseudocode/circuit-tab.jsx'), 'utf8');
    assert.match(tabSrc, /const romPath = ex\.files && ex\.files\.rom;/,
        'the example ROM autoload is gone from circuit-tab.jsx -- D7 has regressed');
    assert.match(tabSrc, /bw-machine-media-load/,
        'the autoload no longer uses the media event the presets use');

    // 3. And the panel applies pending media BEFORE it syncs project tokens.
    //    That order is the whole reason this works: the comment there records
    //    an auto-run token that once built a second runner with no media,
    //    won state.runner, and showed a black VDP while the real program ran
    //    unseen. If the order flips, the image loses to the empty boot again.
    const panel = readFileSync(path.join(GUI, 'components/tw-pseudocode/debug-panel.jsx'), 'utf8');
    const applyAt = panel.indexOf('window.__bwPendingMedia');
    const tokensAt = panel.indexOf('this.syncProjectTokens({}, true);', applyAt);
    assert.ok(applyAt > 0 && tokensAt > applyAt,
        'pending media is no longer applied before syncProjectTokens -- the empty-ROM '
        + 'runner will win the race again; re-measure Wave 7');

    // 4. STILL OPEN, and pinned so it cannot rot: the RUNNER itself skips the
    //    build for machine targets and still boots empty on its own. The
    //    example load is what supplies the image; nothing compiles the
    //    example's own program for these targets yet (that is D12's ASM
    //    emitter, not D7).
    const runner = readFileSync(path.join(GUI, 'lib/bw-debug/debug-runner.js'), 'utf8');
    // The pin's guarantee: machine targets take the `null` arm and never
    // call build(). The line grew a user-firmware branch (2026-08-25 —
    // arbitrary .bin/.hex loading); the machine arm is unchanged.
    assert.match(runner, /selectedKind === 'z80' \|\| selectedKind === 'eater6502'\) \? null\n\s*: userFirmware \? builtFromUserFirmware\(selectedKind\)\n\s*: await build\(\)/,
        'the machine path now builds an image -- re-measure Wave 7');
    assert.match(runner, /extracted machine booted with an empty ROM — load a program \(presets, file, or ASM tab\)/,
        'the empty-ROM status line changed -- re-measure Wave 7');

    // 5. AND D37 IS CLOSED TOO, by moving the lesson rather than the wiring.
    //    This clause used to pin the interrupts lesson to z80-bench and say a
    //    ROM could not help it. Both halves of that were wrong, and measuring
    //    is what corrected them: the CPU interrupt inputs are not unconnected,
    //    they are tied to VCC (held inactive, correct idle wiring); and the
    //    simulator never needed a wire at all, because M6502Machine polls every
    //    chip's irqAsserted. What was missing was a PROGRAM. eater6502-bench
    //    now ships one, so the lesson moved to the bench that can answer it.
    assert.equal(lesson('machines-interrupts-performance').exampleId, 'eater6502-bench',
        'the interrupts lesson moved bench again -- re-measure Wave 7');
    assert.equal(entry('eater6502-bench').files.rom, 'eater6502-bench/rom.bin',
        'the interrupts bench stopped declaring its image -- D37 has regressed');
    // z80-bench still ships none, and still on purpose: its only I/O is an
    // MC6850 ACIA and the emitter's Z80 pin axis is a '374 latch / '244 buffer.
    assert.equal(entry('z80-bench').files.rom, undefined,
        'z80-bench now declares an image -- if it gained a program axis, re-measure Wave 7');

    // 6. The presets that give the learner a bigger program, all bundled, no
    //    network. The lessons still name them, now as an option rather than a
    //    requirement.
    const designer = readFileSync(path.join(CUI, 'components/CircuitDesigner.jsx'), 'utf8');
    for (const rom of ['taliforth-py65mon.bin', 'basic.rom', 'lcd-hello.bin', 'z80-mirror.bin']) {
        assert.ok(designer.includes(rom), `the ${rom} preset is gone -- re-measure Wave 7`);
    }
});

test('machines-6502-execution: the debugger reports everything the checkpoint asks for', () => {
    // Nearly mis-called: DebugStatus.jsx alone shows none of this. The faces do.
    const m = extract6502Machine(circuitOf('eater6502-blink'));
    const rom = new Uint8Array(readFileSync(
        path.join(GUI, '../static/roms/lcd-hello.bin')));
    assert.equal(rom.length, 32768, 'the LCD Hello preset changed size — re-measure');
    const adapter = createM6502Adapter({config: {regions: m.regions, chips: m.chips}, rom});
    adapter.attachBoard({advanceTo () {}, setPin () {}});
    const target = createM6502DebugTarget(adapter, {});
    assert.deepEqual(target.capabilities().steps, ['insn', 'over', 'out'],
        'the 6502 step granularities changed — re-measure Wave 7');
    assert.deepEqual(target.capabilities().breakpoints, ['code', 'write']);
    const regs = target.regs();
    for (const key of ['pc', 'a', 'x', 'y', 'sp', 'p', 'cycles']) {
        assert.ok(key in regs, `the 6502 register report lost ${key}`);
    }
    assert.equal(regs.pc, 0x8000, 'the preset boots at its ROM base');
    assert.equal(target.disasm(0x8000).text, 'LDA #$FF');
    // And the faces that render them.
    const face = readFileSync(path.join(CUI, 'components/ArchitectureFace.jsx'), 'utf8');
    assert.match(face, /regs\.cycles != null \? `\$\{regs\.cycles\} cyc`/,
        'ArchitectureFace no longer shows the cycle count — re-measure Wave 7');
    assert.match(face, /debugState\.disasm\(r\.pc\)/);
    const drawer = readFileSync(path.join(GUI, 'components/tw-pseudocode/debug-drawer.jsx'), 'utf8');
    assert.match(drawer, /renderMemory/, 'the debug drawer lost its memory view');
    assert.match(drawer, /runner\.readMem\(spec\.id, start, perPage\)/);
});

test('OPEN DEFECT: there is no cycle-level step, and the scope cannot resolve a bus at CPU speed', async () => {
    assert.equal(lesson('machines-buses').exampleId, 'eater6502-bench');
    // "Single-step the clock": the finest CPU step is one INSTRUCTION, and the
    // circuit-side step button advances 50 ms — 50 000 cycles at 1 MHz.
    const m = extract6502Machine(circuitOf('eater6502-bench'));
    const adapter = createM6502Adapter({config: {regions: m.regions, chips: m.chips}});
    adapter.attachBoard({advanceTo () {}, setPin () {}});
    const target = createM6502DebugTarget(adapter, {});
    assert.ok(!target.capabilities().steps.includes('cycle'),
        'a cycle step exists now — restore it to machines-buses and delete this test');
    const designer = readFileSync(path.join(CUI, 'components/CircuitDesigner.jsx'), 'utf8');
    assert.match(designer, /Advance one 50 ms tick/,
        "the circuit-side step button's granularity changed — re-measure Wave 7");
    // And the scope: 10 us per sample against a 1 us bus cycle.
    const {board} = await load('eater6502-bench');
    const netId = board.nets[0].id;
    const handle = board.addScopeChannel({type: 'voltage', netId});
    board.advanceTo(10n * MS);
    assert.equal(Number(board.getScopeData(handle).sampleIntervalNs), 10_000,
        'the scope cadence changed — re-measure Wave 7');
    const cpuClockHz = 1_000_000;   // CLOCK 1000000 in the eater6502 programs
    assert.ok((1e9 / 10_000) < cpuClockHz,
        'the scope now samples faster than the CPU clock — restore the pin-edge route to ' +
        'machines-buses and machines-interrupts-performance and delete this test');
});

test('machines-interrupts-performance: its bench ships an interrupt program with a handler of its own', () => {
    // D37. The lesson asks what an interrupt costs; until this bench shipped a
    // program, nothing in the gallery raised one. The NUMBERS it can now be
    // asked for are asserted where they can be executed -- sb3-creator's
    // machine-roms-boot gate boots this image and measures the period, the
    // jitter and the foreground deficit. What belongs HERE is only that the
    // lesson and the bench still agree about which image that is.
    assert.equal(lesson('machines-interrupts-performance').exampleId, 'eater6502-bench');
    const rom = readFileSync(path.join(EXAMPLES, 'eater6502-bench', 'rom.bin'));
    assert.equal(rom.length, 0x8000, 'the interrupts bench image changed size — re-measure Wave 7');
    const vec = (a) => rom[a - 0x8000] | (rom[a - 0x8000 + 1] << 8);
    assert.equal(vec(0xFFFC), 0x8000, 'RESET -> $8000');
    assert.notEqual(vec(0xFFFE), vec(0xFFFC),
        'the IRQ vector points back at RESET — there is no handler, and the lesson asks for one');
    assert.equal(rom[vec(0xFFFE) - 0x8000 + 6], 0x40, 'the handler must end in RTI');
    // The copy quotes the VIA's own period. If the image stops arming T1 from
    // a $0FFF latch, the 4097 cycles in that hint describe a different program.
    assert.ok([...rom.slice(0, 0x40)].join(',').includes('169,15,141,5,96'),
        'the image no longer loads $0F into T1C-H — the hint\'s 4097 cycles is stale');
});

test('z80-bench still extracts as the machine it draws, and keeps its BBC BASIC fallback', () => {
    const r = extractZ80Machine(circuitOf('z80-bench'));
    assert.ok(r.ok, `z80-bench: ${(r.reasons || []).join('; ')}`);
    const rom = r.regions.find(x => x.kind === 'rom');
    const ram = r.regions.find(x => x.kind === 'ram');
    assert.deepEqual([rom.start, rom.end], [0x0000, 0x7fff], 'z80-bench ROM range');
    assert.deepEqual([ram.start, ram.end], [0x8000, 0xffff], 'z80-bench RAM range');
    const runner = readFileSync(path.join(GUI, 'lib/bw-debug/debug-runner.js'), 'utf8');
    assert.match(runner, /loading BBC BASIC/,
        'the Z80 fallback changed — re-measure Wave 7');
    assert.match(runner, /booting extracted Z80 machine/);
});

// ── The lesson copy this review wrote, in both languages ───────────────────

test('the Wave 7 revisions are present, EN and DE, at the content version this review recorded', () => {
    assert.deepEqual(Object.fromEntries(WAVE.lessons.map(l => [l.id, l.version])), {
        'machines-logic-levels': 3,
        'machines-gates-registers': 3,
        'machines-clocks': 3,
        'machines-buses': 2,
        'machines-memory-maps': 1,
        'machines-address-decode': 1,
        'machines-6502-execution': 3,
        'machines-source-asm': 3,
        'machines-contention': 2,
        'machines-interrupts-performance': 3
    }, 'a Wave 7 lesson changed content version — update docs/LESSON-REVIEW-WAVE-7.md with it');

    const says = (id, cp, field, en, de) => {
        const copy = checkpoint(id, cp).copy;
        assert.match(copy.en[field], en, `${id}/${cp}: the English ${field} lost its Wave 7 revision`);
        assert.match(copy.de[field], de, `${id}/${cp}: the German ${field} lost its Wave 7 revision`);
    };
    says('machines-logic-levels', 'measure', 'hint', /push-pull|quasi/i, /Push-Pull|quasi/i);
    says('machines-gates-registers', 'trace', 'action', /correlate data, clock, latch/i, /ordne Daten, Takt, Latch/i);
    says('machines-clocks', 'measure', 'action', /no downstream|nothing downstream/i, /nichts.*nachgelagert|kein.*nachgelagert/i);
    says('machines-buses', 'trace', 'action', /instruction|per-cycle|cycle-level/i, /Befehl|Zyklus/i);
    says('machines-6502-execution', 'step', 'action', /load a program|preset/i, /Programm laden|Preset/i);
    says('machines-source-asm', 'trace', 'hint', /preset|hosted/i, /Preset|gehostet/i);
    says('machines-contention', 'repair', 'hint', /Build Machine/, /Build Machine/);
    // The action no longer sends the learner to a preset: the bench brings
    // its own interrupt program, which is the whole of D37.
    says('machines-interrupts-performance', 'measure', 'action', /Timer 1|interrupt program/i, /Timer 1|Interruptprogramm/i);
});
