{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1357516078328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1357516078328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 06 17:47:58 2013 " "Processing started: Sun Jan 06 17:47:58 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1357516078328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1357516078328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1357516078329 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1357516078597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sprite_control_pb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sprite_control_pb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_sprite_control_pb-RTL " "Found design unit 1: de0_vga_sprite_control_pb-RTL" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079221 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_sprite_control_pb " "Found entity 1: de0_vga_sprite_control_pb" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_sync_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_sync_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_controller-rtl " "Found design unit 1: de0_vga_controller-rtl" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079223 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_controller " "Found entity 1: de0_vga_controller" {  } { { "VGA/de0_vga_sync_generator.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sync_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_debouncer-RTL " "Found design unit 1: de0_debouncer-RTL" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079225 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_Debouncer " "Found entity 1: de0_Debouncer" {  } { { "VGA/de0_Debouncer.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_Debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/buttondebounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/buttondebounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttonDebounce-RTL " "Found design unit 1: buttonDebounce-RTL" {  } { { "VGA/buttonDebounce.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/buttonDebounce.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079228 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttonDebounce " "Found entity 1: buttonDebounce" {  } { { "VGA/buttonDebounce.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/buttonDebounce.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_tb-de0_vga_tb_arch " "Found design unit 1: de0_vga_tb-de0_vga_tb_arch" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079232 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_tb " "Found entity 1: de0_vga_tb" {  } { { "VGA/de0_vga_tb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/de0_vga_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/de0_vga_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_vga_display-rtl " "Found design unit 1: de0_vga_display-rtl" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079235 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_vga_display " "Found entity 1: de0_vga_display" {  } { { "VGA/de0_vga_display.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-SYN " "Found design unit 1: clkdiv-SYN" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079240 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/clkdiv.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprite-SYN " "Found design unit 1: sprite-SYN" {  } { { "sprite.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/sprite.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1357516079243 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "sprite.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/sprite.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1357516079243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1357516079243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_vga_sprite_control_pb " "Elaborating entity \"de0_vga_sprite_control_pb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1357516079312 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 de0_vga_sprite_control_pb.vhd(73) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(73): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_int de0_vga_sprite_control_pb.vhd(73) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(73): signal \"sprite_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_int de0_vga_sprite_control_pb.vhd(74) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(74): signal \"sprite_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW9 de0_vga_sprite_control_pb.vhd(75) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(75): signal \"SW9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_int de0_vga_sprite_control_pb.vhd(75) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(75): signal \"sprite_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_int de0_vga_sprite_control_pb.vhd(76) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(76): signal \"sprite_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079314 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_x_int de0_vga_sprite_control_pb.vhd(78) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(78): signal \"sprite_x_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079315 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW8 de0_vga_sprite_control_pb.vhd(81) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(81): signal \"SW8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079315 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_int de0_vga_sprite_control_pb.vhd(81) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(81): signal \"sprite_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079315 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_int de0_vga_sprite_control_pb.vhd(82) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(82): signal \"sprite_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079315 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW8 de0_vga_sprite_control_pb.vhd(83) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(83): signal \"SW8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079315 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_int de0_vga_sprite_control_pb.vhd(83) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(83): signal \"sprite_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079316 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_int de0_vga_sprite_control_pb.vhd(84) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(84): signal \"sprite_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079316 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sprite_y_int de0_vga_sprite_control_pb.vhd(86) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(86): signal \"sprite_y_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1357516079316 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sprite_x_int de0_vga_sprite_control_pb.vhd(67) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(67): inferring latch(es) for signal or variable \"sprite_x_int\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357516079316 "|de0_vga_sprite_control_pb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sprite_y_int de0_vga_sprite_control_pb.vhd(67) " "VHDL Process Statement warning at de0_vga_sprite_control_pb.vhd(67): inferring latch(es) for signal or variable \"sprite_y_int\", which holds its previous value in one or more paths through the process" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1357516079316 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[0\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[0\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079317 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[1\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[1\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[2\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[2\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[3\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[3\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[4\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[4\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[5\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[5\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[6\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[6\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[7\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[7\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079318 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_y_int\[8\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_y_int\[8\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[0\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[0\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[1\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[1\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[2\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[2\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[3\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[3\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[4\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[4\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[5\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[5\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[6\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[6\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079319 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[7\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[7\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079320 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[8\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[8\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079320 "|de0_vga_sprite_control_pb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sprite_x_int\[9\] de0_vga_sprite_control_pb.vhd(67) " "Inferred latch for \"sprite_x_int\[9\]\" at de0_vga_sprite_control_pb.vhd(67)" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1357516079320 "|de0_vga_sprite_control_pb"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[1\] " "Latch sprite_x_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079927 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[2\] " "Latch sprite_x_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079927 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[3\] " "Latch sprite_x_int\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079927 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079927 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[4\] " "Latch sprite_x_int\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079928 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[5\] " "Latch sprite_x_int\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079928 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[6\] " "Latch sprite_x_int\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079928 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[7\] " "Latch sprite_x_int\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079928 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[8\] " "Latch sprite_x_int\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079928 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079928 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[1\] " "Latch sprite_y_int\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[2\] " "Latch sprite_y_int\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[3\] " "Latch sprite_y_int\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[4\] " "Latch sprite_y_int\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[5\] " "Latch sprite_y_int\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[6\] " "Latch sprite_y_int\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079929 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079929 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[7\] " "Latch sprite_y_int\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079930 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_y_int\[8\] " "Latch sprite_y_int\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB1 " "Ports D and ENA on the latch are fed by the same signal PB1" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079930 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079930 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sprite_x_int\[9\] " "Latch sprite_x_int\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PB2 " "Ports D and ENA on the latch are fed by the same signal PB2" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1357516079930 ""}  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 67 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1357516079930 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sprite_x\[0\] GND " "Pin \"sprite_x\[0\]\" is stuck at GND" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357516079977 "|de0_vga_sprite_control_pb|sprite_x[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sprite_y\[0\] GND " "Pin \"sprite_y\[0\]\" is stuck at GND" {  } { { "VGA/de0_vga_sprite_control_pb.vhd" "" { Text "C:/Users/Casey Stark/Documents/GitHub/School/VGA/VGA/de0_vga_sprite_control_pb.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1357516079977 "|de0_vga_sprite_control_pb|sprite_y[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1357516079977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1357516080104 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1357516080519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1357516080519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "87 " "Implemented 87 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1357516080570 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1357516080570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "64 " "Implemented 64 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1357516080570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1357516080570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "361 " "Peak virtual memory: 361 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1357516080614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 06 17:48:00 2013 " "Processing ended: Sun Jan 06 17:48:00 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1357516080614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1357516080614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1357516080614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1357516080614 ""}
