Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Tue Mar 15 13:21:34 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  54          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (22)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: slowclock/M_ctr_q_reg[60]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.496        0.000                      0                  283        0.243        0.000                      0                  283        4.500        0.000                       0                   144  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.496        0.000                      0                  283        0.243        0.000                      0                  283        4.500        0.000                       0                   144  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.496ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 1.008ns (21.466%)  route 3.688ns (78.534%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.515     9.896    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.392    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  4.496    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.008ns (20.921%)  route 3.810ns (79.079%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.637    10.018    inputstorer/E[0]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.519    14.924    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.661    inputstorer/M_storeA_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.008ns (20.921%)  route 3.810ns (79.079%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.637    10.018    inputstorer/E[0]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.519    14.924    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.661    inputstorer/M_storeA_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.643ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.008ns (20.921%)  route 3.810ns (79.079%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.637    10.018    inputstorer/E[0]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.519    14.924    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
                         clock pessimism              0.179    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X58Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.661    inputstorer/M_storeA_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  4.643    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X58Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    

Slack (MET) :             4.653ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.807ns  (logic 1.008ns (20.969%)  route 3.799ns (79.031%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.616     5.200    inputstorer/btnA/CLK
    SLICE_X60Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y67         FDRE (Prop_fdre_C_Q)         0.518     5.718 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.815     6.533    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X61Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.657 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.401     7.058    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X61Y66         LUT5 (Prop_lut5_I4_O)        0.124     7.182 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.545     7.728    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X61Y63         LUT6 (Prop_lut6_I4_O)        0.124     7.852 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.411     8.263    inputstorer/btnA/M_detector_a_in
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.118     8.381 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.626    10.007    inputstorer/E[0]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.518    14.923    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                  4.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.587     1.531    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.172     1.844    reset_cond/M_stage_d[2]
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDSE (Hold_fdse_C_D)         0.070     1.601    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 inputstorer/btnA/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.587     1.531    inputstorer/btnA/sync/CLK
    SLICE_X62Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  inputstorer/btnA/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.846    inputstorer/btnA/sync/M_pipe_d[1]
    SLICE_X62Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.045    inputstorer/btnA/sync/CLK
    SLICE_X62Y67         FDRE                                         r  inputstorer/btnA/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.531    
    SLICE_X62Y67         FDRE (Hold_fdre_C_D)         0.066     1.597    inputstorer/btnA/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.587     1.531    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDSE (Prop_fdse_C_Q)         0.141     1.672 r  reset_cond/M_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.174     1.846    reset_cond/M_stage_d[1]
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.045    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X58Y18         FDSE (Hold_fdse_C_D)         0.066     1.597    reset_cond/M_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.529    slowclock/CLK
    SLICE_X60Y20         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  slowclock/M_ctr_q_reg[22]/Q
                         net (fo=1, routed)           0.114     1.807    slowclock/M_ctr_q_reg_n_0_[22]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  slowclock/M_ctr_q_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    slowclock/M_ctr_q_reg[20]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  slowclock/M_ctr_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.043    slowclock/CLK
    SLICE_X60Y20         FDRE                                         r  slowclock/M_ctr_q_reg[22]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.663    slowclock/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.585     1.529    slowclock/CLK
    SLICE_X60Y29         FDRE                                         r  slowclock/M_ctr_q_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y29         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  slowclock/M_ctr_q_reg[58]/Q
                         net (fo=1, routed)           0.114     1.807    slowclock/M_ctr_q_reg_n_0_[58]
    SLICE_X60Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.917 r  slowclock/M_ctr_q_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.917    slowclock/M_ctr_q_reg[56]_i_1_n_5
    SLICE_X60Y29         FDRE                                         r  slowclock/M_ctr_q_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     2.043    slowclock/CLK
    SLICE_X60Y29         FDRE                                         r  slowclock/M_ctr_q_reg[58]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X60Y29         FDRE (Hold_fdre_C_D)         0.134     1.663    slowclock/M_ctr_q_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.587     1.531    slowclock/CLK
    SLICE_X60Y18         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.695 r  slowclock/M_ctr_q_reg[14]/Q
                         net (fo=1, routed)           0.114     1.809    slowclock/M_ctr_q_reg_n_0_[14]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  slowclock/M_ctr_q_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     1.919    slowclock/M_ctr_q_reg[12]_i_1__1_n_5
    SLICE_X60Y18         FDRE                                         r  slowclock/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.855     2.045    slowclock/CLK
    SLICE_X60Y18         FDRE                                         r  slowclock/M_ctr_q_reg[14]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.665    slowclock/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    slowclock/CLK
    SLICE_X60Y21         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[26]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[26]
    SLICE_X60Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[24]_i_1_n_5
    SLICE_X60Y21         FDRE                                         r  slowclock/M_ctr_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.852     2.042    slowclock/CLK
    SLICE_X60Y21         FDRE                                         r  slowclock/M_ctr_q_reg[26]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X60Y21         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    slowclock/CLK
    SLICE_X60Y22         FDRE                                         r  slowclock/M_ctr_q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y22         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  slowclock/M_ctr_q_reg[30]/Q
                         net (fo=1, routed)           0.114     1.806    slowclock/M_ctr_q_reg_n_0_[30]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.916 r  slowclock/M_ctr_q_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.916    slowclock/M_ctr_q_reg[28]_i_1_n_5
    SLICE_X60Y22         FDRE                                         r  slowclock/M_ctr_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.851     2.041    slowclock/CLK
    SLICE_X60Y22         FDRE                                         r  slowclock/M_ctr_q_reg[30]/C
                         clock pessimism             -0.513     1.528    
    SLICE_X60Y22         FDRE (Hold_fdre_C_D)         0.134     1.662    slowclock/M_ctr_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.582     1.526    slowclock/CLK
    SLICE_X60Y23         FDRE                                         r  slowclock/M_ctr_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  slowclock/M_ctr_q_reg[34]/Q
                         net (fo=1, routed)           0.114     1.804    slowclock/M_ctr_q_reg_n_0_[34]
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.914 r  slowclock/M_ctr_q_reg[32]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.914    slowclock/M_ctr_q_reg[32]_i_1_n_5
    SLICE_X60Y23         FDRE                                         r  slowclock/M_ctr_q_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.849     2.039    slowclock/CLK
    SLICE_X60Y23         FDRE                                         r  slowclock/M_ctr_q_reg[34]/C
                         clock pessimism             -0.513     1.526    
    SLICE_X60Y23         FDRE (Hold_fdre_C_D)         0.134     1.660    slowclock/M_ctr_q_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 slowclock/M_ctr_q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowclock/M_ctr_q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.581     1.525    slowclock/CLK
    SLICE_X60Y24         FDRE                                         r  slowclock/M_ctr_q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  slowclock/M_ctr_q_reg[38]/Q
                         net (fo=1, routed)           0.114     1.803    slowclock/M_ctr_q_reg_n_0_[38]
    SLICE_X60Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.913 r  slowclock/M_ctr_q_reg[36]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.913    slowclock/M_ctr_q_reg[36]_i_1_n_5
    SLICE_X60Y24         FDRE                                         r  slowclock/M_ctr_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.848     2.038    slowclock/CLK
    SLICE_X60Y24         FDRE                                         r  slowclock/M_ctr_q_reg[38]/C
                         clock pessimism             -0.513     1.525    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.134     1.659    slowclock/M_ctr_q_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y49   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y45   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y46   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y49   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.914ns  (logic 26.203ns (41.649%)  route 36.711ns (58.351%))
  Logic Levels:           113  (CARRY4=81 FDRE=1 LUT1=1 LUT3=17 LUT5=3 LUT6=9 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.262     1.780    autotester/inputs/Q[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  autotester/inputs/s0_i_210/O
                         net (fo=1, routed)           0.000     1.904    autotester/inputs/s0_i_210_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.302 r  autotester/inputs/s0_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.302    autotester/inputs/s0_i_110_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.524 r  autotester/inputs/s0_i_205/O[0]
                         net (fo=75, routed)          3.142     5.665    autotester/inputs/out3[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.964 f  autotester/inputs/s0_i_138/O
                         net (fo=6, routed)           1.140     7.105    autotester/inputs/s0_i_138_n_0
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.150     7.255 f  autotester/inputs/s0_i_116/O
                         net (fo=4, routed)           1.023     8.278    autotester/inputs/s0_i_116_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.350     8.628 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           1.159     9.787    autotester/inputs/s0_i_55_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.356    10.143 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.433    10.576    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.326    10.902 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          1.090    11.992    autotester/inputs/M_alu16_b[10]
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124    12.116 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.116    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.496 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.496    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.613    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.867 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.040    13.907    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.367    14.274 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    14.274    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.824 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.824    autotester/inputs/i__carry_i_620_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    14.938    autotester/inputs/i__carry_i_544_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.052    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    15.166    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.783    17.106    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    17.435 r  autotester/alu16/adder/i__carry_i_628/O
                         net (fo=1, routed)           0.000    17.435    autotester/inputs/i__carry_i_618_0[0]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.985 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    17.985    autotester/inputs/i__carry_i_536_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    18.099    autotester/inputs/i__carry_i_531_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    18.213    autotester/inputs/i__carry_i_451_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.327    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.484 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.954    20.438    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.767 r  autotester/alu16/adder/i__carry_i_617/O
                         net (fo=1, routed)           0.000    20.767    autotester/inputs/i__carry_i_614_0[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.143 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.143    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.260 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    21.260    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.377 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    21.377    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.494 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    21.494    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.651 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.919    23.571    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.332    23.903 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    23.903    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.436 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    24.436    autotester/inputs/i__carry_i_521_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.553 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.553    autotester/inputs/i__carry_i_433_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.670 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.670    autotester/inputs/i__carry_i_312_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.787 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.787    autotester/inputs/i__carry_i_309_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.944 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.890    26.834    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.166 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    27.166    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.542 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.009    27.551    autotester/inputs/i__carry_i_516_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.668 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.668    autotester/inputs/i__carry_i_428_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.785 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.785    autotester/inputs/i__carry_i_304_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.902 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.902    autotester/inputs/i__carry_i_186_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.059 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.587    29.645    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.977 r  autotester/alu16/adder/i__carry_i_519/O
                         net (fo=1, routed)           0.000    29.977    autotester/inputs/i__carry_i_565[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.527 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.009    30.537    autotester/inputs/i__carry_i_427_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.651 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.651    autotester/inputs/i__carry_i_303_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.765 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.765    autotester/inputs/i__carry_i_184_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.922 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.428    32.350    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.679 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.679    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.229 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.229    autotester/inputs/i__carry_i_562_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.009    33.352    autotester/inputs/i__carry_i_469_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.466    autotester/inputs/i__carry_i_353_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.580    autotester/inputs/i__carry_i_230_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.737 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.284    35.021    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.350 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.350    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.900 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.900    autotester/inputs/i__carry_i_637_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.014 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.014    autotester/inputs/i__carry_i_553_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.128 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.128    autotester/inputs/i__carry_i_460_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.242 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    36.242    autotester/inputs/i__carry_i_350_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.399 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.419    37.818    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.147 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.147    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.680 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.680    autotester/inputs/i__carry_i_636_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.797 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.797    autotester/inputs/i__carry_i_552_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.914 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.914    autotester/inputs/i__carry_i_459_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.031 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.031    autotester/inputs/i__carry_i_349_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.188 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.557    40.745    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.077 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.077    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.478 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.478    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.592    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.706    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.820    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.977 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.382    43.359    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    43.688 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.688    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.238 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.238    autotester/inputs/i__carry_i_652_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.352 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.352    autotester/inputs/i__carry_i_572_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.466    autotester/inputs/i__carry_i_479_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.580    autotester/inputs/i__carry_i_380_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.737 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.557    46.294    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.623 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    46.623    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.173 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.173    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.287    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.401 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.401    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.515 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.515    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.672 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.391    49.064    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.393 r  autotester/alu16/adder/i__carry_i_711/O
                         net (fo=1, routed)           0.000    49.393    autotester/inputs/i__carry_i_716_0[2]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.769 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.769    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.886 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    49.886    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.003 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.003    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.120 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.120    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.277 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.899    52.176    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    52.508 r  autotester/alu16/adder/i__carry_i_717/O
                         net (fo=1, routed)           0.000    52.508    autotester/inputs/i__carry_i_708_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.041 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    53.041    autotester/inputs/i__carry_i_676_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.158 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    53.158    autotester/inputs/i__carry_i_599_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.275 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.275    autotester/inputs/i__carry_i_508_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.392 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.392    autotester/inputs/i__carry_i_412_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.549 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.156    54.705    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.037 r  autotester/alu16/adder/i__carry_i_708/O
                         net (fo=1, routed)           0.000    55.037    autotester/inputs/i__carry_i_589_1[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.587 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.587    autotester/inputs/i__carry_i_666_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.701 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.701    autotester/inputs/i__carry_i_589_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.815 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.815    autotester/inputs/i__carry_i_498_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    55.929    autotester/inputs/i__carry_i_401_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.200 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.321    56.521    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.373    56.894 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.417    57.312    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    57.436 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.679    58.114    autotester/inputs/z1__14
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.238 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.595    58.833    autotester/inputs/out2_out__0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    58.957 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    58.957    autotester/inputs/i__carry_i_63_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    59.174 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.536    59.710    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.299    60.009 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    60.009    autotester/inputs_n_3
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.541 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    60.541    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.698 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.686    61.384    autotester/inputs/CO[0]
    SLICE_X61Y31         LUT6 (Prop_lut6_I0_O)        0.329    61.713 f  autotester/inputs/FSM_sequential_M_feeder_q[0]_i_5/O
                         net (fo=1, routed)           0.433    62.146    autotester/answers/FSM_sequential_M_feeder_q_reg[0]
    SLICE_X61Y31         LUT6 (Prop_lut6_I2_O)        0.124    62.270 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_2/O
                         net (fo=1, routed)           0.520    62.790    autotester/answers/FSM_sequential_M_feeder_q[0]_i_2_n_0
    SLICE_X60Y31         LUT6 (Prop_lut6_I0_O)        0.124    62.914 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000    62.914    autotester/M_feeder_d[0]
    SLICE_X60Y31         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.478ns  (logic 26.079ns (41.741%)  route 36.399ns (58.259%))
  Logic Levels:           112  (CARRY4=81 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.262     1.780    autotester/inputs/Q[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  autotester/inputs/s0_i_210/O
                         net (fo=1, routed)           0.000     1.904    autotester/inputs/s0_i_210_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.302 r  autotester/inputs/s0_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.302    autotester/inputs/s0_i_110_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.524 r  autotester/inputs/s0_i_205/O[0]
                         net (fo=75, routed)          3.142     5.665    autotester/inputs/out3[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.964 f  autotester/inputs/s0_i_138/O
                         net (fo=6, routed)           1.140     7.105    autotester/inputs/s0_i_138_n_0
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.150     7.255 f  autotester/inputs/s0_i_116/O
                         net (fo=4, routed)           1.023     8.278    autotester/inputs/s0_i_116_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.350     8.628 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           1.159     9.787    autotester/inputs/s0_i_55_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.356    10.143 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.433    10.576    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.326    10.902 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          1.090    11.992    autotester/inputs/M_alu16_b[10]
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124    12.116 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.116    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.496 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.496    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.613    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.867 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.040    13.907    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.367    14.274 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    14.274    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.824 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.824    autotester/inputs/i__carry_i_620_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    14.938    autotester/inputs/i__carry_i_544_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.052    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    15.166    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.783    17.106    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    17.435 r  autotester/alu16/adder/i__carry_i_628/O
                         net (fo=1, routed)           0.000    17.435    autotester/inputs/i__carry_i_618_0[0]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.985 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    17.985    autotester/inputs/i__carry_i_536_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    18.099    autotester/inputs/i__carry_i_531_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    18.213    autotester/inputs/i__carry_i_451_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.327    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.484 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.954    20.438    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.767 r  autotester/alu16/adder/i__carry_i_617/O
                         net (fo=1, routed)           0.000    20.767    autotester/inputs/i__carry_i_614_0[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.143 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.143    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.260 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    21.260    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.377 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    21.377    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.494 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    21.494    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.651 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.919    23.571    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.332    23.903 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    23.903    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.436 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    24.436    autotester/inputs/i__carry_i_521_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.553 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.553    autotester/inputs/i__carry_i_433_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.670 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.670    autotester/inputs/i__carry_i_312_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.787 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.787    autotester/inputs/i__carry_i_309_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.944 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.890    26.834    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.166 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    27.166    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.542 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.009    27.551    autotester/inputs/i__carry_i_516_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.668 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.668    autotester/inputs/i__carry_i_428_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.785 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.785    autotester/inputs/i__carry_i_304_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.902 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.902    autotester/inputs/i__carry_i_186_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.059 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.587    29.645    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.977 r  autotester/alu16/adder/i__carry_i_519/O
                         net (fo=1, routed)           0.000    29.977    autotester/inputs/i__carry_i_565[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.527 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.009    30.537    autotester/inputs/i__carry_i_427_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.651 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.651    autotester/inputs/i__carry_i_303_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.765 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.765    autotester/inputs/i__carry_i_184_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.922 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.428    32.350    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.679 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.679    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.229 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.229    autotester/inputs/i__carry_i_562_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.009    33.352    autotester/inputs/i__carry_i_469_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.466    autotester/inputs/i__carry_i_353_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.580    autotester/inputs/i__carry_i_230_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.737 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.284    35.021    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.350 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.350    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.900 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.900    autotester/inputs/i__carry_i_637_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.014 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.014    autotester/inputs/i__carry_i_553_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.128 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.128    autotester/inputs/i__carry_i_460_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.242 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    36.242    autotester/inputs/i__carry_i_350_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.399 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.419    37.818    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.147 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.147    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.680 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.680    autotester/inputs/i__carry_i_636_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.797 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.797    autotester/inputs/i__carry_i_552_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.914 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.914    autotester/inputs/i__carry_i_459_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.031 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.031    autotester/inputs/i__carry_i_349_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.188 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.557    40.745    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.077 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.077    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.478 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.478    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.592    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.706    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.820    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.977 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.382    43.359    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    43.688 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.688    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.238 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.238    autotester/inputs/i__carry_i_652_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.352 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.352    autotester/inputs/i__carry_i_572_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.466    autotester/inputs/i__carry_i_479_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.580    autotester/inputs/i__carry_i_380_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.737 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.557    46.294    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.623 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    46.623    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.173 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.173    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.287    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.401 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.401    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.515 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.515    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.672 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.391    49.064    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.393 r  autotester/alu16/adder/i__carry_i_711/O
                         net (fo=1, routed)           0.000    49.393    autotester/inputs/i__carry_i_716_0[2]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.769 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.769    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.886 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    49.886    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.003 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.003    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.120 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.120    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.277 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.899    52.176    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    52.508 r  autotester/alu16/adder/i__carry_i_717/O
                         net (fo=1, routed)           0.000    52.508    autotester/inputs/i__carry_i_708_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.041 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    53.041    autotester/inputs/i__carry_i_676_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.158 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    53.158    autotester/inputs/i__carry_i_599_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.275 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.275    autotester/inputs/i__carry_i_508_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.392 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.392    autotester/inputs/i__carry_i_412_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.549 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.156    54.705    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.037 r  autotester/alu16/adder/i__carry_i_708/O
                         net (fo=1, routed)           0.000    55.037    autotester/inputs/i__carry_i_589_1[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.587 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.587    autotester/inputs/i__carry_i_666_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.701 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.701    autotester/inputs/i__carry_i_589_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.815 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.815    autotester/inputs/i__carry_i_498_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    55.929    autotester/inputs/i__carry_i_401_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.200 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.321    56.521    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.373    56.894 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.417    57.312    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    57.436 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.679    58.114    autotester/inputs/z1__14
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.238 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.595    58.833    autotester/inputs/out2_out__0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    58.957 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    58.957    autotester/inputs/i__carry_i_63_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    59.174 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.536    59.710    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.299    60.009 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    60.009    autotester/inputs_n_3
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.541 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    60.541    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.698 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.877    61.575    autotester/answers/CO[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.329    61.904 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.450    62.354    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.124    62.478 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000    62.478    autotester/M_feeder_d[3]
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.475ns  (logic 26.079ns (41.743%)  route 36.396ns (58.257%))
  Logic Levels:           112  (CARRY4=81 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.262     1.780    autotester/inputs/Q[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  autotester/inputs/s0_i_210/O
                         net (fo=1, routed)           0.000     1.904    autotester/inputs/s0_i_210_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.302 r  autotester/inputs/s0_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.302    autotester/inputs/s0_i_110_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.524 r  autotester/inputs/s0_i_205/O[0]
                         net (fo=75, routed)          3.142     5.665    autotester/inputs/out3[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.964 f  autotester/inputs/s0_i_138/O
                         net (fo=6, routed)           1.140     7.105    autotester/inputs/s0_i_138_n_0
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.150     7.255 f  autotester/inputs/s0_i_116/O
                         net (fo=4, routed)           1.023     8.278    autotester/inputs/s0_i_116_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.350     8.628 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           1.159     9.787    autotester/inputs/s0_i_55_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.356    10.143 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.433    10.576    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.326    10.902 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          1.090    11.992    autotester/inputs/M_alu16_b[10]
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124    12.116 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.116    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.496 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.496    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.613    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.867 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.040    13.907    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.367    14.274 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    14.274    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.824 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.824    autotester/inputs/i__carry_i_620_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    14.938    autotester/inputs/i__carry_i_544_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.052    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    15.166    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.783    17.106    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    17.435 r  autotester/alu16/adder/i__carry_i_628/O
                         net (fo=1, routed)           0.000    17.435    autotester/inputs/i__carry_i_618_0[0]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.985 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    17.985    autotester/inputs/i__carry_i_536_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    18.099    autotester/inputs/i__carry_i_531_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    18.213    autotester/inputs/i__carry_i_451_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.327    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.484 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.954    20.438    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.767 r  autotester/alu16/adder/i__carry_i_617/O
                         net (fo=1, routed)           0.000    20.767    autotester/inputs/i__carry_i_614_0[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.143 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.143    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.260 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    21.260    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.377 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    21.377    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.494 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    21.494    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.651 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.919    23.571    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.332    23.903 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    23.903    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.436 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    24.436    autotester/inputs/i__carry_i_521_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.553 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.553    autotester/inputs/i__carry_i_433_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.670 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.670    autotester/inputs/i__carry_i_312_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.787 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.787    autotester/inputs/i__carry_i_309_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.944 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.890    26.834    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.166 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    27.166    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.542 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.009    27.551    autotester/inputs/i__carry_i_516_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.668 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.668    autotester/inputs/i__carry_i_428_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.785 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.785    autotester/inputs/i__carry_i_304_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.902 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.902    autotester/inputs/i__carry_i_186_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.059 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.587    29.645    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.977 r  autotester/alu16/adder/i__carry_i_519/O
                         net (fo=1, routed)           0.000    29.977    autotester/inputs/i__carry_i_565[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.527 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.009    30.537    autotester/inputs/i__carry_i_427_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.651 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.651    autotester/inputs/i__carry_i_303_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.765 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.765    autotester/inputs/i__carry_i_184_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.922 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.428    32.350    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.679 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.679    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.229 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.229    autotester/inputs/i__carry_i_562_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.009    33.352    autotester/inputs/i__carry_i_469_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.466    autotester/inputs/i__carry_i_353_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.580    autotester/inputs/i__carry_i_230_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.737 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.284    35.021    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.350 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.350    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.900 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.900    autotester/inputs/i__carry_i_637_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.014 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.014    autotester/inputs/i__carry_i_553_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.128 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.128    autotester/inputs/i__carry_i_460_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.242 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    36.242    autotester/inputs/i__carry_i_350_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.399 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.419    37.818    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.147 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.147    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.680 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.680    autotester/inputs/i__carry_i_636_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.797 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.797    autotester/inputs/i__carry_i_552_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.914 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.914    autotester/inputs/i__carry_i_459_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.031 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.031    autotester/inputs/i__carry_i_349_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.188 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.557    40.745    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.077 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.077    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.478 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.478    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.592    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.706    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.820    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.977 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.382    43.359    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    43.688 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.688    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.238 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.238    autotester/inputs/i__carry_i_652_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.352 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.352    autotester/inputs/i__carry_i_572_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.466    autotester/inputs/i__carry_i_479_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.580    autotester/inputs/i__carry_i_380_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.737 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.557    46.294    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.623 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    46.623    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.173 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.173    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.287    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.401 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.401    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.515 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.515    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.672 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.391    49.064    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.393 r  autotester/alu16/adder/i__carry_i_711/O
                         net (fo=1, routed)           0.000    49.393    autotester/inputs/i__carry_i_716_0[2]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.769 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.769    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.886 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    49.886    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.003 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.003    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.120 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.120    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.277 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.899    52.176    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    52.508 r  autotester/alu16/adder/i__carry_i_717/O
                         net (fo=1, routed)           0.000    52.508    autotester/inputs/i__carry_i_708_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.041 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    53.041    autotester/inputs/i__carry_i_676_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.158 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    53.158    autotester/inputs/i__carry_i_599_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.275 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.275    autotester/inputs/i__carry_i_508_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.392 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.392    autotester/inputs/i__carry_i_412_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.549 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.156    54.705    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.037 r  autotester/alu16/adder/i__carry_i_708/O
                         net (fo=1, routed)           0.000    55.037    autotester/inputs/i__carry_i_589_1[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.587 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.587    autotester/inputs/i__carry_i_666_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.701 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.701    autotester/inputs/i__carry_i_589_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.815 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.815    autotester/inputs/i__carry_i_498_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    55.929    autotester/inputs/i__carry_i_401_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.200 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.321    56.521    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.373    56.894 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.417    57.312    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    57.436 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.679    58.114    autotester/inputs/z1__14
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.238 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.595    58.833    autotester/inputs/out2_out__0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    58.957 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    58.957    autotester/inputs/i__carry_i_63_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    59.174 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.536    59.710    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.299    60.009 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    60.009    autotester/inputs_n_3
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.541 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    60.541    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.698 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.877    61.575    autotester/answers/CO[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.329    61.904 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.447    62.351    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X59Y29         LUT6 (Prop_lut6_I3_O)        0.124    62.475 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000    62.475    autotester/answers_n_0
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.355ns  (logic 26.079ns (41.823%)  route 36.276ns (58.177%))
  Logic Levels:           112  (CARRY4=81 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.262     1.780    autotester/inputs/Q[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  autotester/inputs/s0_i_210/O
                         net (fo=1, routed)           0.000     1.904    autotester/inputs/s0_i_210_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.302 r  autotester/inputs/s0_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.302    autotester/inputs/s0_i_110_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.524 r  autotester/inputs/s0_i_205/O[0]
                         net (fo=75, routed)          3.142     5.665    autotester/inputs/out3[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.964 f  autotester/inputs/s0_i_138/O
                         net (fo=6, routed)           1.140     7.105    autotester/inputs/s0_i_138_n_0
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.150     7.255 f  autotester/inputs/s0_i_116/O
                         net (fo=4, routed)           1.023     8.278    autotester/inputs/s0_i_116_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.350     8.628 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           1.159     9.787    autotester/inputs/s0_i_55_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.356    10.143 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.433    10.576    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.326    10.902 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          1.090    11.992    autotester/inputs/M_alu16_b[10]
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124    12.116 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.116    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.496 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.496    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.613    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.867 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.040    13.907    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.367    14.274 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    14.274    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.824 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.824    autotester/inputs/i__carry_i_620_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    14.938    autotester/inputs/i__carry_i_544_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.052    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    15.166    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.783    17.106    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    17.435 r  autotester/alu16/adder/i__carry_i_628/O
                         net (fo=1, routed)           0.000    17.435    autotester/inputs/i__carry_i_618_0[0]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.985 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    17.985    autotester/inputs/i__carry_i_536_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    18.099    autotester/inputs/i__carry_i_531_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    18.213    autotester/inputs/i__carry_i_451_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.327    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.484 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.954    20.438    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.767 r  autotester/alu16/adder/i__carry_i_617/O
                         net (fo=1, routed)           0.000    20.767    autotester/inputs/i__carry_i_614_0[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.143 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.143    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.260 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    21.260    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.377 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    21.377    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.494 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    21.494    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.651 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.919    23.571    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.332    23.903 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    23.903    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.436 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    24.436    autotester/inputs/i__carry_i_521_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.553 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.553    autotester/inputs/i__carry_i_433_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.670 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.670    autotester/inputs/i__carry_i_312_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.787 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.787    autotester/inputs/i__carry_i_309_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.944 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.890    26.834    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.166 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    27.166    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.542 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.009    27.551    autotester/inputs/i__carry_i_516_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.668 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.668    autotester/inputs/i__carry_i_428_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.785 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.785    autotester/inputs/i__carry_i_304_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.902 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.902    autotester/inputs/i__carry_i_186_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.059 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.587    29.645    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.977 r  autotester/alu16/adder/i__carry_i_519/O
                         net (fo=1, routed)           0.000    29.977    autotester/inputs/i__carry_i_565[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.527 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.009    30.537    autotester/inputs/i__carry_i_427_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.651 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.651    autotester/inputs/i__carry_i_303_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.765 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.765    autotester/inputs/i__carry_i_184_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.922 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.428    32.350    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.679 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.679    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.229 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.229    autotester/inputs/i__carry_i_562_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.009    33.352    autotester/inputs/i__carry_i_469_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.466    autotester/inputs/i__carry_i_353_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.580    autotester/inputs/i__carry_i_230_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.737 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.284    35.021    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.350 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.350    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.900 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.900    autotester/inputs/i__carry_i_637_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.014 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.014    autotester/inputs/i__carry_i_553_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.128 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.128    autotester/inputs/i__carry_i_460_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.242 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    36.242    autotester/inputs/i__carry_i_350_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.399 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.419    37.818    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.147 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.147    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.680 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.680    autotester/inputs/i__carry_i_636_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.797 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.797    autotester/inputs/i__carry_i_552_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.914 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.914    autotester/inputs/i__carry_i_459_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.031 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.031    autotester/inputs/i__carry_i_349_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.188 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.557    40.745    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.077 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.077    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.478 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.478    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.592    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.706    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.820    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.977 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.382    43.359    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    43.688 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.688    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.238 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.238    autotester/inputs/i__carry_i_652_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.352 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.352    autotester/inputs/i__carry_i_572_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.466    autotester/inputs/i__carry_i_479_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.580    autotester/inputs/i__carry_i_380_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.737 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.557    46.294    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.623 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    46.623    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.173 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.173    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.287    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.401 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.401    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.515 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.515    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.672 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.391    49.064    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.393 r  autotester/alu16/adder/i__carry_i_711/O
                         net (fo=1, routed)           0.000    49.393    autotester/inputs/i__carry_i_716_0[2]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.769 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.769    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.886 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    49.886    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.003 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.003    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.120 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.120    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.277 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.899    52.176    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    52.508 r  autotester/alu16/adder/i__carry_i_717/O
                         net (fo=1, routed)           0.000    52.508    autotester/inputs/i__carry_i_708_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.041 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    53.041    autotester/inputs/i__carry_i_676_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.158 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    53.158    autotester/inputs/i__carry_i_599_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.275 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.275    autotester/inputs/i__carry_i_508_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.392 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.392    autotester/inputs/i__carry_i_412_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.549 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.156    54.705    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.037 r  autotester/alu16/adder/i__carry_i_708/O
                         net (fo=1, routed)           0.000    55.037    autotester/inputs/i__carry_i_589_1[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.587 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.587    autotester/inputs/i__carry_i_666_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.701 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.701    autotester/inputs/i__carry_i_589_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.815 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.815    autotester/inputs/i__carry_i_498_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    55.929    autotester/inputs/i__carry_i_401_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.200 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.321    56.521    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.373    56.894 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.417    57.312    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    57.436 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.679    58.114    autotester/inputs/z1__14
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.238 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.595    58.833    autotester/inputs/out2_out__0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    58.957 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    58.957    autotester/inputs/i__carry_i_63_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    59.174 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.536    59.710    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.299    60.009 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    60.009    autotester/inputs_n_3
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.541 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    60.541    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.698 r  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.877    61.575    autotester/answers/CO[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.329    61.904 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.327    62.231    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    62.355 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000    62.355    autotester/M_feeder_d[1]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        62.352ns  (logic 26.079ns (41.825%)  route 36.273ns (58.175%))
  Logic Levels:           112  (CARRY4=81 FDRE=1 LUT1=1 LUT3=17 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          1.262     1.780    autotester/inputs/Q[0]
    SLICE_X58Y32         LUT5 (Prop_lut5_I2_O)        0.124     1.904 r  autotester/inputs/s0_i_210/O
                         net (fo=1, routed)           0.000     1.904    autotester/inputs/s0_i_210_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.302 r  autotester/inputs/s0_i_110/CO[3]
                         net (fo=1, routed)           0.000     2.302    autotester/inputs/s0_i_110_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.524 r  autotester/inputs/s0_i_205/O[0]
                         net (fo=75, routed)          3.142     5.665    autotester/inputs/out3[8]
    SLICE_X45Y34         LUT6 (Prop_lut6_I4_O)        0.299     5.964 f  autotester/inputs/s0_i_138/O
                         net (fo=6, routed)           1.140     7.105    autotester/inputs/s0_i_138_n_0
    SLICE_X50Y34         LUT3 (Prop_lut3_I0_O)        0.150     7.255 f  autotester/inputs/s0_i_116/O
                         net (fo=4, routed)           1.023     8.278    autotester/inputs/s0_i_116_n_0
    SLICE_X50Y32         LUT3 (Prop_lut3_I0_O)        0.350     8.628 f  autotester/inputs/s0_i_55/O
                         net (fo=3, routed)           1.159     9.787    autotester/inputs/s0_i_55_n_0
    SLICE_X49Y30         LUT5 (Prop_lut5_I4_O)        0.356    10.143 f  autotester/inputs/s0_i_50/O
                         net (fo=1, routed)           0.433    10.576    autotester/inputs/s0_i_50_n_0
    SLICE_X49Y30         LUT6 (Prop_lut6_I0_O)        0.326    10.902 f  autotester/inputs/s0_i_6/O
                         net (fo=22, routed)          1.090    11.992    autotester/inputs/M_alu16_b[10]
    SLICE_X54Y29         LUT1 (Prop_lut1_I0_O)        0.124    12.116 r  autotester/inputs/i__carry__0_i_127/O
                         net (fo=1, routed)           0.000    12.116    autotester/inputs/i__carry__0_i_127_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.496 r  autotester/inputs/i__carry__0_i_83/CO[3]
                         net (fo=1, routed)           0.000    12.496    autotester/inputs/i__carry__0_i_83_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.613 r  autotester/inputs/i__carry__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    12.613    autotester/inputs/i__carry__0_i_43_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    12.867 r  autotester/inputs/i__carry__0_i_18/CO[0]
                         net (fo=22, routed)          1.040    13.907    autotester/alu16/adder/p_0_in__0[14]
    SLICE_X55Y27         LUT3 (Prop_lut3_I0_O)        0.367    14.274 r  autotester/alu16/adder/i__carry_i_684/O
                         net (fo=1, routed)           0.000    14.274    autotester/inputs/i__carry_i_627_0[0]
    SLICE_X55Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.824 r  autotester/inputs/i__carry_i_620/CO[3]
                         net (fo=1, routed)           0.000    14.824    autotester/inputs/i__carry_i_620_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.938 r  autotester/inputs/i__carry_i_544/CO[3]
                         net (fo=1, routed)           0.000    14.938    autotester/inputs/i__carry_i_544_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.052 r  autotester/inputs/i__carry__0_i_165/CO[3]
                         net (fo=1, routed)           0.000    15.052    autotester/inputs/i__carry__0_i_165_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.166 r  autotester/inputs/i__carry__0_i_151/CO[3]
                         net (fo=1, routed)           0.000    15.166    autotester/inputs/i__carry__0_i_151_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    15.323 r  autotester/inputs/i__carry__0_i_113/CO[1]
                         net (fo=21, routed)          1.783    17.106    autotester/alu16/adder/p_0_in__0[13]
    SLICE_X58Y27         LUT3 (Prop_lut3_I0_O)        0.329    17.435 r  autotester/alu16/adder/i__carry_i_628/O
                         net (fo=1, routed)           0.000    17.435    autotester/inputs/i__carry_i_618_0[0]
    SLICE_X58Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.985 r  autotester/inputs/i__carry_i_536/CO[3]
                         net (fo=1, routed)           0.000    17.985    autotester/inputs/i__carry_i_536_n_0
    SLICE_X58Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.099 r  autotester/inputs/i__carry_i_531/CO[3]
                         net (fo=1, routed)           0.000    18.099    autotester/inputs/i__carry_i_531_n_0
    SLICE_X58Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.213 r  autotester/inputs/i__carry_i_451/CO[3]
                         net (fo=1, routed)           0.000    18.213    autotester/inputs/i__carry_i_451_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.327 r  autotester/inputs/i__carry__0_i_141/CO[3]
                         net (fo=1, routed)           0.000    18.327    autotester/inputs/i__carry__0_i_141_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    18.484 r  autotester/inputs/i__carry__0_i_116/CO[1]
                         net (fo=21, routed)          1.954    20.438    autotester/alu16/adder/p_0_in__0[12]
    SLICE_X56Y26         LUT3 (Prop_lut3_I0_O)        0.329    20.767 r  autotester/alu16/adder/i__carry_i_617/O
                         net (fo=1, routed)           0.000    20.767    autotester/inputs/i__carry_i_614_0[2]
    SLICE_X56Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    21.143 r  autotester/inputs/i__carry_i_526/CO[3]
                         net (fo=1, routed)           0.000    21.143    autotester/inputs/i__carry_i_526_n_0
    SLICE_X56Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.260 r  autotester/inputs/i__carry_i_443/CO[3]
                         net (fo=1, routed)           0.000    21.260    autotester/inputs/i__carry_i_443_n_0
    SLICE_X56Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.377 r  autotester/inputs/i__carry_i_438/CO[3]
                         net (fo=1, routed)           0.000    21.377    autotester/inputs/i__carry_i_438_n_0
    SLICE_X56Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.494 r  autotester/inputs/i__carry_i_329/CO[3]
                         net (fo=1, routed)           0.000    21.494    autotester/inputs/i__carry_i_329_n_0
    SLICE_X56Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.651 r  autotester/inputs/i__carry__0_i_108/CO[1]
                         net (fo=22, routed)          1.919    23.571    autotester/alu16/adder/p_0_in__0[11]
    SLICE_X52Y26         LUT3 (Prop_lut3_I0_O)        0.332    23.903 r  autotester/alu16/adder/i__carry_i_615/O
                         net (fo=1, routed)           0.000    23.903    autotester/inputs/i__carry_i_610_0[0]
    SLICE_X52Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.436 r  autotester/inputs/i__carry_i_521/CO[3]
                         net (fo=1, routed)           0.000    24.436    autotester/inputs/i__carry_i_521_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.553 r  autotester/inputs/i__carry_i_433/CO[3]
                         net (fo=1, routed)           0.000    24.553    autotester/inputs/i__carry_i_433_n_0
    SLICE_X52Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.670 r  autotester/inputs/i__carry_i_312/CO[3]
                         net (fo=1, routed)           0.000    24.670    autotester/inputs/i__carry_i_312_n_0
    SLICE_X52Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.787 r  autotester/inputs/i__carry_i_309/CO[3]
                         net (fo=1, routed)           0.000    24.787    autotester/inputs/i__carry_i_309_n_0
    SLICE_X52Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    24.944 r  autotester/inputs/i__carry_i_212/CO[1]
                         net (fo=21, routed)          1.890    26.834    autotester/alu16/adder/p_0_in__0[10]
    SLICE_X50Y24         LUT3 (Prop_lut3_I0_O)        0.332    27.166 r  autotester/alu16/adder/i__carry_i_609/O
                         net (fo=1, routed)           0.000    27.166    autotester/inputs/i__carry_i_606_0[2]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.542 r  autotester/inputs/i__carry_i_516/CO[3]
                         net (fo=1, routed)           0.009    27.551    autotester/inputs/i__carry_i_516_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.668 r  autotester/inputs/i__carry_i_428/CO[3]
                         net (fo=1, routed)           0.000    27.668    autotester/inputs/i__carry_i_428_n_0
    SLICE_X50Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.785 r  autotester/inputs/i__carry_i_304/CO[3]
                         net (fo=1, routed)           0.000    27.785    autotester/inputs/i__carry_i_304_n_0
    SLICE_X50Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.902 r  autotester/inputs/i__carry_i_186/CO[3]
                         net (fo=1, routed)           0.000    27.902    autotester/inputs/i__carry_i_186_n_0
    SLICE_X50Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.059 r  autotester/inputs/i__carry_i_185/CO[1]
                         net (fo=21, routed)          1.587    29.645    autotester/alu16/adder/p_0_in__0[9]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.332    29.977 r  autotester/alu16/adder/i__carry_i_519/O
                         net (fo=1, routed)           0.000    29.977    autotester/inputs/i__carry_i_565[1]
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.527 r  autotester/inputs/i__carry_i_427/CO[3]
                         net (fo=1, routed)           0.009    30.537    autotester/inputs/i__carry_i_427_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.651 r  autotester/inputs/i__carry_i_303/CO[3]
                         net (fo=1, routed)           0.000    30.651    autotester/inputs/i__carry_i_303_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.765 r  autotester/inputs/i__carry_i_184/CO[3]
                         net (fo=1, routed)           0.000    30.765    autotester/inputs/i__carry_i_184_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.922 r  autotester/inputs/i__carry_i_82/CO[1]
                         net (fo=21, routed)          1.428    32.350    autotester/alu16/adder/p_0_in__0[8]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    32.679 r  autotester/alu16/adder/i__carry_i_649/O
                         net (fo=1, routed)           0.000    32.679    autotester/inputs/i__carry_i_691_0[0]
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    33.229 r  autotester/inputs/i__carry_i_562/CO[3]
                         net (fo=1, routed)           0.000    33.229    autotester/inputs/i__carry_i_562_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.343 r  autotester/inputs/i__carry_i_469/CO[3]
                         net (fo=1, routed)           0.009    33.352    autotester/inputs/i__carry_i_469_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.466 r  autotester/inputs/i__carry_i_353/CO[3]
                         net (fo=1, routed)           0.000    33.466    autotester/inputs/i__carry_i_353_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.580 r  autotester/inputs/i__carry_i_230/CO[3]
                         net (fo=1, routed)           0.000    33.580    autotester/inputs/i__carry_i_230_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.737 r  autotester/inputs/i__carry_i_112/CO[1]
                         net (fo=22, routed)          1.284    35.021    autotester/alu16/adder/p_0_in__0[7]
    SLICE_X48Y18         LUT3 (Prop_lut3_I0_O)        0.329    35.350 r  autotester/alu16/adder/i__carry_i_692/O
                         net (fo=1, routed)           0.000    35.350    autotester/inputs/i__carry_i_687_0[0]
    SLICE_X48Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.900 r  autotester/inputs/i__carry_i_637/CO[3]
                         net (fo=1, routed)           0.000    35.900    autotester/inputs/i__carry_i_637_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.014 r  autotester/inputs/i__carry_i_553/CO[3]
                         net (fo=1, routed)           0.000    36.014    autotester/inputs/i__carry_i_553_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.128 r  autotester/inputs/i__carry_i_460/CO[3]
                         net (fo=1, routed)           0.000    36.128    autotester/inputs/i__carry_i_460_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.242 r  autotester/inputs/i__carry_i_350/CO[3]
                         net (fo=1, routed)           0.000    36.242    autotester/inputs/i__carry_i_350_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.399 r  autotester/inputs/i__carry_i_246/CO[1]
                         net (fo=21, routed)          1.419    37.818    autotester/alu16/adder/p_0_in__0[6]
    SLICE_X50Y17         LUT3 (Prop_lut3_I0_O)        0.329    38.147 r  autotester/alu16/adder/i__carry_i_688/O
                         net (fo=1, routed)           0.000    38.147    autotester/inputs/i__carry_i_703_0[0]
    SLICE_X50Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    38.680 r  autotester/inputs/i__carry_i_636/CO[3]
                         net (fo=1, routed)           0.000    38.680    autotester/inputs/i__carry_i_636_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.797 r  autotester/inputs/i__carry_i_552/CO[3]
                         net (fo=1, routed)           0.000    38.797    autotester/inputs/i__carry_i_552_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    38.914 r  autotester/inputs/i__carry_i_459/CO[3]
                         net (fo=1, routed)           0.000    38.914    autotester/inputs/i__carry_i_459_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.031 r  autotester/inputs/i__carry_i_349/CO[3]
                         net (fo=1, routed)           0.000    39.031    autotester/inputs/i__carry_i_349_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.188 r  autotester/inputs/i__carry_i_227/CO[1]
                         net (fo=22, routed)          1.557    40.745    autotester/alu16/adder/p_0_in__0[5]
    SLICE_X49Y18         LUT3 (Prop_lut3_I0_O)        0.332    41.077 r  autotester/alu16/adder/i__carry_i_702/O
                         net (fo=1, routed)           0.000    41.077    autotester/inputs/i__carry_i_699_0[2]
    SLICE_X49Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    41.478 r  autotester/inputs/i__carry_i_657/CO[3]
                         net (fo=1, routed)           0.000    41.478    autotester/inputs/i__carry_i_657_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.592 r  autotester/inputs/i__carry_i_577/CO[3]
                         net (fo=1, routed)           0.000    41.592    autotester/inputs/i__carry_i_577_n_0
    SLICE_X49Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.706 r  autotester/inputs/i__carry_i_484/CO[3]
                         net (fo=1, routed)           0.000    41.706    autotester/inputs/i__carry_i_484_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.820 r  autotester/inputs/i__carry_i_387/CO[3]
                         net (fo=1, routed)           0.000    41.820    autotester/inputs/i__carry_i_387_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    41.977 r  autotester/inputs/i__carry_i_262/CO[1]
                         net (fo=21, routed)          1.382    43.359    autotester/alu16/adder/p_0_in__0[4]
    SLICE_X51Y18         LUT3 (Prop_lut3_I0_O)        0.329    43.688 r  autotester/alu16/adder/i__carry_i_700/O
                         net (fo=1, routed)           0.000    43.688    autotester/inputs/i__carry_i_695_0[0]
    SLICE_X51Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.238 r  autotester/inputs/i__carry_i_652/CO[3]
                         net (fo=1, routed)           0.000    44.238    autotester/inputs/i__carry_i_652_n_0
    SLICE_X51Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.352 r  autotester/inputs/i__carry_i_572/CO[3]
                         net (fo=1, routed)           0.000    44.352    autotester/inputs/i__carry_i_572_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.466 r  autotester/inputs/i__carry_i_479/CO[3]
                         net (fo=1, routed)           0.000    44.466    autotester/inputs/i__carry_i_479_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.580 r  autotester/inputs/i__carry_i_380/CO[3]
                         net (fo=1, routed)           0.000    44.580    autotester/inputs/i__carry_i_380_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.737 r  autotester/inputs/i__carry_i_266/CO[1]
                         net (fo=22, routed)          1.557    46.294    autotester/alu16/adder/p_0_in__0[3]
    SLICE_X53Y17         LUT3 (Prop_lut3_I0_O)        0.329    46.623 r  autotester/alu16/adder/i__carry_i_696/O
                         net (fo=1, routed)           0.000    46.623    autotester/inputs/i__carry_i_712_0[0]
    SLICE_X53Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    47.173 r  autotester/inputs/i__carry_i_651/CO[3]
                         net (fo=1, routed)           0.000    47.173    autotester/inputs/i__carry_i_651_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.287 r  autotester/inputs/i__carry_i_571/CO[3]
                         net (fo=1, routed)           0.000    47.287    autotester/inputs/i__carry_i_571_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.401 r  autotester/inputs/i__carry_i_478/CO[3]
                         net (fo=1, routed)           0.000    47.401    autotester/inputs/i__carry_i_478_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.515 r  autotester/inputs/i__carry_i_379/CO[3]
                         net (fo=1, routed)           0.000    47.515    autotester/inputs/i__carry_i_379_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.672 r  autotester/inputs/i__carry_i_254/CO[1]
                         net (fo=21, routed)          1.391    49.064    autotester/alu16/adder/p_0_in__0[2]
    SLICE_X52Y16         LUT3 (Prop_lut3_I0_O)        0.329    49.393 r  autotester/alu16/adder/i__carry_i_711/O
                         net (fo=1, routed)           0.000    49.393    autotester/inputs/i__carry_i_716_0[2]
    SLICE_X52Y16         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    49.769 r  autotester/inputs/i__carry_i_671/CO[3]
                         net (fo=1, routed)           0.000    49.769    autotester/inputs/i__carry_i_671_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.886 r  autotester/inputs/i__carry_i_594/CO[3]
                         net (fo=1, routed)           0.000    49.886    autotester/inputs/i__carry_i_594_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.003 r  autotester/inputs/i__carry_i_503/CO[3]
                         net (fo=1, routed)           0.000    50.003    autotester/inputs/i__carry_i_503_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.120 r  autotester/inputs/i__carry_i_407/CO[3]
                         net (fo=1, routed)           0.000    50.120    autotester/inputs/i__carry_i_407_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.277 r  autotester/inputs/i__carry_i_283/CO[1]
                         net (fo=22, routed)          1.899    52.176    autotester/alu16/adder/p_0_in__0[1]
    SLICE_X54Y15         LUT3 (Prop_lut3_I0_O)        0.332    52.508 r  autotester/alu16/adder/i__carry_i_717/O
                         net (fo=1, routed)           0.000    52.508    autotester/inputs/i__carry_i_708_0[0]
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    53.041 r  autotester/inputs/i__carry_i_676/CO[3]
                         net (fo=1, routed)           0.000    53.041    autotester/inputs/i__carry_i_676_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.158 r  autotester/inputs/i__carry_i_599/CO[3]
                         net (fo=1, routed)           0.000    53.158    autotester/inputs/i__carry_i_599_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.275 r  autotester/inputs/i__carry_i_508/CO[3]
                         net (fo=1, routed)           0.000    53.275    autotester/inputs/i__carry_i_508_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.392 r  autotester/inputs/i__carry_i_412/CO[3]
                         net (fo=1, routed)           0.000    53.392    autotester/inputs/i__carry_i_412_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.549 r  autotester/inputs/i__carry_i_287/CO[1]
                         net (fo=21, routed)          1.156    54.705    autotester/alu16/adder/p_0_in__0[0]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    55.037 r  autotester/alu16/adder/i__carry_i_708/O
                         net (fo=1, routed)           0.000    55.037    autotester/inputs/i__carry_i_589_1[1]
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.587 r  autotester/inputs/i__carry_i_666/CO[3]
                         net (fo=1, routed)           0.000    55.587    autotester/inputs/i__carry_i_666_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.701 r  autotester/inputs/i__carry_i_589/CO[3]
                         net (fo=1, routed)           0.000    55.701    autotester/inputs/i__carry_i_589_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.815 r  autotester/inputs/i__carry_i_498/CO[3]
                         net (fo=1, routed)           0.000    55.815    autotester/inputs/i__carry_i_498_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.929 r  autotester/inputs/i__carry_i_401/CO[3]
                         net (fo=1, routed)           0.000    55.929    autotester/inputs/i__carry_i_401_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    56.200 r  autotester/inputs/i__carry_i_271/CO[0]
                         net (fo=2, routed)           0.321    56.521    autotester/inputs/alu16/adder/p_0_in__0[0]
    SLICE_X54Y21         LUT6 (Prop_lut6_I4_O)        0.373    56.894 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22/O
                         net (fo=1, routed)           0.417    57.312    autotester/inputs/FSM_sequential_M_feeder_q[4]_i_22_n_0
    SLICE_X54Y22         LUT6 (Prop_lut6_I2_O)        0.124    57.436 r  autotester/inputs/FSM_sequential_M_feeder_q[4]_i_13/O
                         net (fo=2, routed)           0.679    58.114    autotester/inputs/z1__14
    SLICE_X61Y23         LUT6 (Prop_lut6_I5_O)        0.124    58.238 r  autotester/inputs/i__carry_i_148/O
                         net (fo=1, routed)           0.595    58.833    autotester/inputs/out2_out__0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124    58.957 r  autotester/inputs/i__carry_i_63/O
                         net (fo=1, routed)           0.000    58.957    autotester/inputs/i__carry_i_63_n_0
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217    59.174 r  autotester/inputs/i__carry_i_22/O
                         net (fo=1, routed)           0.536    59.710    autotester/inputs/M_alu16_out[0]
    SLICE_X62Y29         LUT6 (Prop_lut6_I0_O)        0.299    60.009 r  autotester/inputs/i__carry_i_4/O
                         net (fo=1, routed)           0.000    60.009    autotester/inputs_n_3
    SLICE_X62Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    60.541 r  autotester/M_feeder_d4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    60.541    autotester/M_feeder_d4_inferred__0/i__carry_n_0
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.698 f  autotester/M_feeder_d4_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.877    61.575    autotester/answers/CO[0]
    SLICE_X60Y31         LUT5 (Prop_lut5_I2_O)        0.329    61.904 f  autotester/answers/FSM_sequential_M_feeder_q[4]_i_3/O
                         net (fo=4, routed)           0.324    62.228    autotester/answers/FSM_sequential_M_feeder_q[4]_i_3_n_0
    SLICE_X60Y32         LUT6 (Prop_lut6_I5_O)        0.124    62.352 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000    62.352    autotester/M_feeder_d[2]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.513ns  (logic 7.161ns (34.911%)  route 13.352ns (65.089%))
  Logic Levels:           13  (CARRY4=4 IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.535     6.008    inputstorer/io_dip_IBUF[0]
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.132 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.132    alu16/adder/S[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.665 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.899    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.222 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[1]
                         net (fo=1, routed)           0.959     8.181    alu16/adder/s0_inferred__0/i___13_carry__2_n_6
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.306     8.487 r  alu16/adder/io_led_OBUF[21]_inst_i_4/O
                         net (fo=2, routed)           1.254     9.742    alu16/adder/s0_0[12]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.124     9.866 r  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.197    11.062    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.186 r  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.020    12.206    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.330 r  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.369    13.699    inputstorer/z1__14
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.823 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.263    14.086    inputstorer/out2_out
    SLICE_X53Y48         LUT6 (Prop_lut6_I0_O)        0.124    14.210 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.756    16.966    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    20.513 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    20.513    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.513ns  (logic 7.041ns (34.323%)  route 13.472ns (65.677%))
  Logic Levels:           12  (CARRY4=4 IBUF=1 LUT3=2 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.535     6.008    inputstorer/io_dip_IBUF[0]
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.132 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.132    alu16/adder/S[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.665 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.899    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.222 f  alu16/adder/s0_inferred__0/i___13_carry__2/O[1]
                         net (fo=1, routed)           0.959     8.181    alu16/adder/s0_inferred__0/i___13_carry__2_n_6
    SLICE_X55Y50         LUT5 (Prop_lut5_I4_O)        0.306     8.487 f  alu16/adder/io_led_OBUF[21]_inst_i_4/O
                         net (fo=2, routed)           1.254     9.742    alu16/adder/s0_0[12]
    SLICE_X58Y49         LUT4 (Prop_lut4_I0_O)        0.124     9.866 f  alu16/adder/io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.197    11.062    alu16/adder/io_led_OBUF[2]_inst_i_6_n_0
    SLICE_X56Y45         LUT5 (Prop_lut5_I4_O)        0.124    11.186 f  alu16/adder/io_led_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.020    12.206    alu16/adder/io_led_OBUF[2]_inst_i_5_n_0
    SLICE_X56Y44         LUT6 (Prop_lut6_I5_O)        0.124    12.330 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.387    13.717    alu16/adder/z1__14
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.124    13.841 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.121    16.962    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    20.513 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.513    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.665ns  (logic 6.657ns (39.943%)  route 10.008ns (60.057%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.535     6.008    inputstorer/io_dip_IBUF[0]
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.132 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.132    alu16/adder/S[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.665 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.899    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           1.000     8.214    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.307     8.521 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           1.217     9.739    inputstorer/M_adder_n
    SLICE_X61Y51         LUT6 (Prop_lut6_I2_O)        0.124     9.863 r  inputstorer/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.256    13.119    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    16.665 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.665    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.517ns  (logic 6.892ns (41.728%)  route 9.625ns (58.272%))
  Logic Levels:           9  (CARRY4=4 IBUF=1 LUT3=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.535     6.008    inputstorer/io_dip_IBUF[0]
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.132 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.132    alu16/adder/S[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.665 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.782 r  alu16/adder/s0_inferred__0/i___13_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.782    alu16/adder/s0_inferred__0/i___13_carry__0_n_0
    SLICE_X54Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.899 r  alu16/adder/s0_inferred__0/i___13_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.899    alu16/adder/s0_inferred__0/i___13_carry__1_n_0
    SLICE_X54Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.214 r  alu16/adder/s0_inferred__0/i___13_carry__2/O[3]
                         net (fo=1, routed)           1.000     8.214    alu16/adder/s0_inferred__0/i___13_carry__2_n_4
    SLICE_X55Y51         LUT5 (Prop_lut5_I4_O)        0.307     8.521 r  alu16/adder/io_led_OBUF[23]_inst_i_4/O
                         net (fo=5, routed)           1.069     9.591    alu16/adder/M_adder_n
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.153     9.744 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.021    12.765    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.753    16.517 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.517    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.960ns  (logic 6.298ns (39.458%)  route 9.663ns (60.542%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.535     6.008    inputstorer/io_dip_IBUF[0]
    SLICE_X54Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.132 r  inputstorer/i___13_carry_i_3/O
                         net (fo=1, routed)           0.000     6.132    alu16/adder/S[1]
    SLICE_X54Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.665 r  alu16/adder/s0_inferred__0/i___13_carry/CO[3]
                         net (fo=1, routed)           0.000     6.665    alu16/adder/s0_inferred__0/i___13_carry_n_0
    SLICE_X54Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.904 r  alu16/adder/s0_inferred__0/i___13_carry__0/O[2]
                         net (fo=1, routed)           0.575     7.479    alu16/adder/s0_inferred__0/i___13_carry__0_n_5
    SLICE_X55Y44         LUT5 (Prop_lut5_I4_O)        0.301     7.780 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.584     8.364    inputstorer/io_led[22][5]
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124     8.488 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.969    12.457    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    15.960 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    15.960    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[3]/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[3]/Q
                         net (fo=35, routed)          0.179     0.320    autotester/answers/Q[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  autotester/answers/FSM_sequential_M_feeder_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    autotester/M_feeder_d[3]
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[3]/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[3]/Q
                         net (fo=35, routed)          0.181     0.322    autotester/answers/Q[3]
    SLICE_X59Y29         LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  autotester/answers/FSM_sequential_M_feeder_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.367    autotester/answers_n_0
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.412ns  (logic 0.186ns (45.114%)  route 0.226ns (54.886%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y29         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[4]/C
    SLICE_X59Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  autotester/FSM_sequential_M_feeder_q_reg[4]/Q
                         net (fo=35, routed)          0.226     0.367    autotester/answers/Q[4]
    SLICE_X60Y31         LUT6 (Prop_lut6_I4_O)        0.045     0.412 r  autotester/answers/FSM_sequential_M_feeder_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    autotester/M_feeder_d[0]
    SLICE_X60Y31         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.209ns (49.236%)  route 0.215ns (50.764%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          0.215     0.379    autotester/answers/Q[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I4_O)        0.045     0.424 r  autotester/answers/FSM_sequential_M_feeder_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.424    autotester/M_feeder_d[1]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.209ns (48.777%)  route 0.219ns (51.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[0]/C
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  autotester/FSM_sequential_M_feeder_q_reg[0]/Q
                         net (fo=37, routed)          0.219     0.383    autotester/answers/Q[0]
    SLICE_X60Y32         LUT6 (Prop_lut6_I3_O)        0.045     0.428 r  autotester/answers/FSM_sequential_M_feeder_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.428    autotester/M_feeder_d[2]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.209ns (36.777%)  route 0.359ns (63.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=36, routed)          0.231     0.395    autotester/M_feeder_q[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.568    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.209ns (36.777%)  route 0.359ns (63.223%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=36, routed)          0.231     0.395    autotester/M_feeder_q[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.128     0.568    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.209ns (31.585%)  route 0.453ns (68.415%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=36, routed)          0.231     0.395    autotester/M_feeder_q[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.222     0.662    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X60Y31         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.209ns (28.804%)  route 0.517ns (71.196%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=36, routed)          0.231     0.395    autotester/M_feeder_q[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.286     0.726    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 autotester/FSM_sequential_M_feeder_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.726ns  (logic 0.209ns (28.804%)  route 0.517ns (71.196%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE                         0.000     0.000 r  autotester/FSM_sequential_M_feeder_q_reg[1]/C
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  autotester/FSM_sequential_M_feeder_q_reg[1]/Q
                         net (fo=36, routed)          0.231     0.395    autotester/M_feeder_q[1]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  autotester/FSM_sequential_M_feeder_q[4]_i_1/O
                         net (fo=5, routed)           0.286     0.726    autotester/FSM_sequential_M_feeder_q[4]_i_1_n_0
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.057ns  (logic 25.581ns (45.635%)  route 30.476ns (54.365%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=15 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.765    41.967    alu16/adder/p_0_in__0[4]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.329    42.296 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.296    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.697 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.697    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.811 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.811    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.925 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.925    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.039 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.039    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.196 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.627    44.823    alu16/adder/p_0_in__0[3]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    45.152 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.152    inputstorer/io_led_OBUF[9]_inst_i_28[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.553 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.553    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.667 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.667    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.824 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.208    47.032    alu16/adder/p_0_in__0[2]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.361 r  alu16/adder/io_led_OBUF[9]_inst_i_35/O
                         net (fo=1, routed)           0.000    47.361    inputstorer/io_led_OBUF[8]_inst_i_35[2]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.737 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.737    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.854 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.854    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.088 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.088    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.245 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    49.642    alu16/adder/p_0_in__0[1]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    49.974 r  alu16/adder/io_led_OBUF[8]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.974    inputstorer/io_led_OBUF[8]_inst_i_23_0[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.524 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.524    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.638 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.638    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.752 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    50.753    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.867 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.867    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.138 r  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           1.379    52.517    alu16/adder/p_0_in__0[0]
    SLICE_X55Y43         LUT6 (Prop_lut6_I5_O)        0.373    52.890 r  alu16/adder/io_led_OBUF[8]_inst_i_10/O
                         net (fo=1, routed)           0.812    53.702    inputstorer/M_adder_out[0]
    SLICE_X51Y44         LUT5 (Prop_lut5_I4_O)        0.124    53.826 r  inputstorer/io_led_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           1.026    54.852    inputstorer/io_led_OBUF[8]_inst_i_4_n_0
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.124    54.976 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.756    57.732    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    61.279 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    61.279    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.721ns  (logic 25.585ns (45.916%)  route 30.136ns (54.084%))
  Logic Levels:           96  (CARRY4=76 LUT2=1 LUT3=16 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.765    41.967    alu16/adder/p_0_in__0[4]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.329    42.296 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.296    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.697 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.697    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.811 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.811    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.925 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.925    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.039 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.039    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.196 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.627    44.823    alu16/adder/p_0_in__0[3]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    45.152 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.152    inputstorer/io_led_OBUF[9]_inst_i_28[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.553 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.553    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.667 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.667    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.824 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.208    47.032    alu16/adder/p_0_in__0[2]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.361 r  alu16/adder/io_led_OBUF[9]_inst_i_35/O
                         net (fo=1, routed)           0.000    47.361    inputstorer/io_led_OBUF[8]_inst_i_35[2]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.737 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.737    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.854 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.854    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.088 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.088    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.245 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.397    49.642    alu16/adder/p_0_in__0[1]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    49.974 r  alu16/adder/io_led_OBUF[8]_inst_i_35/O
                         net (fo=1, routed)           0.000    49.974    inputstorer/io_led_OBUF[8]_inst_i_23_0[1]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.524 r  inputstorer/io_led_OBUF[8]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.524    inputstorer/io_led_OBUF[8]_inst_i_28_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.638 r  inputstorer/io_led_OBUF[8]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.638    inputstorer/io_led_OBUF[8]_inst_i_23_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.752 r  inputstorer/io_led_OBUF[8]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.001    50.753    inputstorer/io_led_OBUF[8]_inst_i_18_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.867 r  inputstorer/io_led_OBUF[8]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    50.867    inputstorer/io_led_OBUF[8]_inst_i_16_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    51.138 f  inputstorer/io_led_OBUF[8]_inst_i_13/CO[0]
                         net (fo=2, routed)           0.797    51.934    alu16/adder/p_0_in__0[0]
    SLICE_X55Y43         LUT5 (Prop_lut5_I0_O)        0.373    52.307 f  alu16/adder/io_led_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.330    52.637    alu16/adder/p_0_in[0]
    SLICE_X56Y44         LUT6 (Prop_lut6_I2_O)        0.124    52.761 f  alu16/adder/io_led_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           1.387    54.148    alu16/adder/z1__14
    SLICE_X60Y51         LUT3 (Prop_lut3_I0_O)        0.124    54.272 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.121    57.393    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    60.944 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    60.944    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.512ns  (logic 23.923ns (45.557%)  route 28.589ns (54.443%))
  Logic Levels:           89  (CARRY4=71 LUT2=1 LUT3=14 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.765    41.967    alu16/adder/p_0_in__0[4]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.329    42.296 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.296    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.697 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.697    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.811 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.811    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.925 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.925    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.039 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.039    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.196 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.627    44.823    alu16/adder/p_0_in__0[3]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    45.152 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.152    inputstorer/io_led_OBUF[9]_inst_i_28[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.553 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.553    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.667 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.667    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.824 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.208    47.032    alu16/adder/p_0_in__0[2]
    SLICE_X56Y46         LUT3 (Prop_lut3_I0_O)        0.329    47.361 r  alu16/adder/io_led_OBUF[9]_inst_i_35/O
                         net (fo=1, routed)           0.000    47.361    inputstorer/io_led_OBUF[8]_inst_i_35[2]
    SLICE_X56Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    47.737 r  inputstorer/io_led_OBUF[9]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    47.737    inputstorer/io_led_OBUF[9]_inst_i_30_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.854 r  inputstorer/io_led_OBUF[9]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    47.854    inputstorer/io_led_OBUF[9]_inst_i_25_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.971 r  inputstorer/io_led_OBUF[9]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    47.971    inputstorer/io_led_OBUF[9]_inst_i_20_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.088 r  inputstorer/io_led_OBUF[9]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    48.088    inputstorer/io_led_OBUF[9]_inst_i_15_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.245 r  inputstorer/io_led_OBUF[9]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.623    49.869    alu16/adder/p_0_in__0[1]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.332    50.201 r  alu16/adder/io_led_OBUF[9]_inst_i_4/O
                         net (fo=2, routed)           0.951    51.152    inputstorer/io_led[22][0]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.124    51.276 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.910    54.186    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    57.735 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    57.735    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.639ns  (logic 22.708ns (44.842%)  route 27.931ns (55.158%))
  Logic Levels:           83  (CARRY4=66 LUT2=1 LUT3=13 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.765    41.967    alu16/adder/p_0_in__0[4]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.329    42.296 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.296    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.697 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.697    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.811 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.811    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.925 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.925    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.039 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.039    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.196 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.627    44.823    alu16/adder/p_0_in__0[3]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.329    45.152 r  alu16/adder/io_led_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.000    45.152    inputstorer/io_led_OBUF[9]_inst_i_28[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    45.553 r  inputstorer/io_led_OBUF[10]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.553    inputstorer/io_led_OBUF[10]_inst_i_24_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.667 r  inputstorer/io_led_OBUF[10]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    45.667    inputstorer/io_led_OBUF[10]_inst_i_17_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.824 r  inputstorer/io_led_OBUF[10]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.840    47.663    alu16/adder/p_0_in__0[2]
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.329    47.992 r  alu16/adder/io_led_OBUF[10]_inst_i_4/O
                         net (fo=2, routed)           0.821    48.813    inputstorer/io_led[22][1]
    SLICE_X55Y42         LUT5 (Prop_lut5_I4_O)        0.124    48.937 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.375    52.312    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    55.861 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    55.861    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.017ns  (logic 21.716ns (46.186%)  route 25.302ns (53.814%))
  Logic Levels:           79  (CARRY4=63 LUT2=1 LUT3=12 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.765    41.967    alu16/adder/p_0_in__0[4]
    SLICE_X57Y42         LUT3 (Prop_lut3_I0_O)        0.329    42.296 r  alu16/adder/io_led_OBUF[11]_inst_i_39/O
                         net (fo=1, routed)           0.000    42.296    inputstorer/io_led_OBUF[10]_inst_i_40[2]
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.697 r  inputstorer/io_led_OBUF[11]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    42.697    inputstorer/io_led_OBUF[11]_inst_i_34_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.811 r  inputstorer/io_led_OBUF[11]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    42.811    inputstorer/io_led_OBUF[11]_inst_i_29_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.925 r  inputstorer/io_led_OBUF[11]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    42.925    inputstorer/io_led_OBUF[11]_inst_i_24_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.039 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    43.039    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.196 r  inputstorer/io_led_OBUF[11]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.889    44.085    alu16/adder/p_0_in__0[3]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.329    44.414 r  alu16/adder/io_led_OBUF[11]_inst_i_4/O
                         net (fo=2, routed)           1.054    45.468    inputstorer/io_led[22][2]
    SLICE_X58Y43         LUT5 (Prop_lut5_I4_O)        0.124    45.592 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.090    48.681    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    52.240 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    52.240    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.396ns  (logic 20.472ns (46.112%)  route 23.924ns (53.888%))
  Logic Levels:           73  (CARRY4=58 LUT2=1 LUT3=11 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.661    38.824    alu16/adder/p_0_in__0[5]
    SLICE_X59Y43         LUT3 (Prop_lut3_I0_O)        0.329    39.153 r  alu16/adder/io_led_OBUF[12]_inst_i_43/O
                         net (fo=1, routed)           0.000    39.153    inputstorer/io_led_OBUF[11]_inst_i_40[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    39.703 r  inputstorer/io_led_OBUF[12]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    39.703    inputstorer/io_led_OBUF[12]_inst_i_36_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.817 r  inputstorer/io_led_OBUF[12]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    39.817    inputstorer/io_led_OBUF[12]_inst_i_31_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.931 r  inputstorer/io_led_OBUF[12]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    39.931    inputstorer/io_led_OBUF[12]_inst_i_26_n_0
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.045 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    40.045    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.202 r  inputstorer/io_led_OBUF[12]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.298    41.500    alu16/adder/p_0_in__0[4]
    SLICE_X56Y44         LUT5 (Prop_lut5_I0_O)        0.329    41.829 r  alu16/adder/io_led_OBUF[12]_inst_i_4/O
                         net (fo=2, routed)           0.946    42.775    inputstorer/io_led[22][3]
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    42.899 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.175    46.074    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    49.618 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    49.618    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.968ns  (logic 19.103ns (46.629%)  route 21.865ns (53.371%))
  Logic Levels:           67  (CARRY4=53 LUT2=1 LUT3=10 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.220    35.914    alu16/adder/p_0_in__0[6]
    SLICE_X53Y44         LUT3 (Prop_lut3_I0_O)        0.332    36.246 r  alu16/adder/io_led_OBUF[13]_inst_i_40/O
                         net (fo=1, routed)           0.000    36.246    inputstorer/io_led_OBUF[12]_inst_i_39[0]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.778 r  inputstorer/io_led_OBUF[13]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    36.778    inputstorer/io_led_OBUF[13]_inst_i_31_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.892 r  inputstorer/io_led_OBUF[13]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    36.892    inputstorer/io_led_OBUF[13]_inst_i_26_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.006 r  inputstorer/io_led_OBUF[13]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    37.006    inputstorer/io_led_OBUF[13]_inst_i_17_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.163 r  inputstorer/io_led_OBUF[13]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.369    38.532    alu16/adder/p_0_in__0[5]
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.329    38.861 r  alu16/adder/io_led_OBUF[13]_inst_i_4/O
                         net (fo=2, routed)           0.484    39.345    inputstorer/io_led[22][4]
    SLICE_X56Y42         LUT5 (Prop_lut5_I4_O)        0.124    39.469 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.168    42.637    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    46.191 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    46.191    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.821ns  (logic 17.807ns (45.869%)  route 21.015ns (54.131%))
  Logic Levels:           62  (CARRY4=49 LUT2=1 LUT3=9 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.095    33.324    alu16/adder/p_0_in__0[7]
    SLICE_X52Y43         LUT3 (Prop_lut3_I0_O)        0.329    33.653 r  alu16/adder/io_led_OBUF[14]_inst_i_41/O
                         net (fo=1, routed)           0.000    33.653    inputstorer/io_led_OBUF[13]_inst_i_42[0]
    SLICE_X52Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.186 r  inputstorer/io_led_OBUF[14]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    34.186    inputstorer/io_led_OBUF[14]_inst_i_34_n_0
    SLICE_X52Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.303 r  inputstorer/io_led_OBUF[14]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.303    inputstorer/io_led_OBUF[14]_inst_i_29_n_0
    SLICE_X52Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.420 r  inputstorer/io_led_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    34.420    inputstorer/io_led_OBUF[14]_inst_i_24_n_0
    SLICE_X52Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.537 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.537    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X52Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.694 r  inputstorer/io_led_OBUF[14]_inst_i_10/CO[1]
                         net (fo=20, routed)          0.838    35.532    alu16/adder/p_0_in__0[6]
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.332    35.864 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=2, routed)           0.584    36.448    inputstorer/io_led[22][5]
    SLICE_X55Y43         LUT5 (Prop_lut5_I4_O)        0.124    36.572 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.969    40.541    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    44.044 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    44.044    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.995ns  (logic 16.432ns (46.955%)  route 18.563ns (53.046%))
  Logic Levels:           56  (CARRY4=44 LUT2=1 LUT3=8 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.614    29.851    alu16/adder/p_0_in__0[8]
    SLICE_X58Y44         LUT3 (Prop_lut3_I0_O)        0.329    30.180 r  alu16/adder/io_led_OBUF[15]_inst_i_43/O
                         net (fo=1, routed)           0.000    30.180    inputstorer/io_led_OBUF[14]_inst_i_40[0]
    SLICE_X58Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.730 r  inputstorer/io_led_OBUF[15]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    30.730    inputstorer/io_led_OBUF[15]_inst_i_36_n_0
    SLICE_X58Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.844 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.844    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X58Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.958 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.958    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.072 r  inputstorer/io_led_OBUF[15]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    31.072    inputstorer/io_led_OBUF[15]_inst_i_17_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.229 r  inputstorer/io_led_OBUF[15]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.075    33.304    alu16/adder/p_0_in__0[7]
    SLICE_X55Y44         LUT5 (Prop_lut5_I0_O)        0.329    33.633 r  alu16/adder/io_led_OBUF[15]_inst_i_4/O
                         net (fo=2, routed)           0.689    34.322    inputstorer/io_led[22][6]
    SLICE_X56Y43         LUT5 (Prop_lut5_I4_O)        0.124    34.446 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.270    36.717    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    40.217 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    40.217    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.212ns  (logic 15.078ns (46.808%)  route 17.134ns (53.192%))
  Logic Levels:           50  (CARRY4=39 LUT2=1 LUT3=7 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.638     5.222    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.456     5.678 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          1.615     7.293    inputstorer/M_inputstorer_outA[15]
    SLICE_X51Y48         LUT2 (Prop_lut2_I1_O)        0.124     7.417 r  inputstorer/io_led_OBUF[23]_inst_i_50/O
                         net (fo=1, routed)           0.000     7.417    inputstorer/io_led_OBUF[23]_inst_i_50_n_0
    SLICE_X51Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.949 r  inputstorer/io_led_OBUF[23]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000     7.949    inputstorer/io_led_OBUF[23]_inst_i_35_n_0
    SLICE_X51Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.063 r  inputstorer/io_led_OBUF[23]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.001     8.064    inputstorer/io_led_OBUF[23]_inst_i_26_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.178 r  inputstorer/io_led_OBUF[23]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.178    inputstorer/io_led_OBUF[23]_inst_i_17_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.292 r  inputstorer/io_led_OBUF[23]_inst_i_12/CO[3]
                         net (fo=1, routed)           0.000     8.292    inputstorer/io_led_OBUF[23]_inst_i_12_n_0
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.563 r  inputstorer/io_led_OBUF[23]_inst_i_9/CO[0]
                         net (fo=20, routed)          1.248     9.810    alu16/adder/p_0_in__0[15]
    SLICE_X50Y49         LUT3 (Prop_lut3_I0_O)        0.373    10.183 r  alu16/adder/io_led_OBUF[22]_inst_i_42/O
                         net (fo=1, routed)           0.000    10.183    inputstorer/io_led_OBUF[21]_inst_i_37[0]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.696 r  inputstorer/io_led_OBUF[22]_inst_i_33/CO[3]
                         net (fo=1, routed)           0.001    10.697    inputstorer/io_led_OBUF[22]_inst_i_33_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.814 r  inputstorer/io_led_OBUF[22]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    10.814    inputstorer/io_led_OBUF[22]_inst_i_28_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  inputstorer/io_led_OBUF[22]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.931    inputstorer/io_led_OBUF[22]_inst_i_19_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.088 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.371    12.459    alu16/adder/p_0_in__0[14]
    SLICE_X49Y48         LUT3 (Prop_lut3_I0_O)        0.332    12.791 r  alu16/adder/io_led_OBUF[21]_inst_i_41/O
                         net (fo=1, routed)           0.000    12.791    inputstorer/io_led_OBUF[20]_inst_i_41[0]
    SLICE_X49Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.341 r  inputstorer/io_led_OBUF[21]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.341    inputstorer/io_led_OBUF[21]_inst_i_34_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.455 r  inputstorer/io_led_OBUF[21]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.001    13.456    inputstorer/io_led_OBUF[21]_inst_i_29_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.570 r  inputstorer/io_led_OBUF[21]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    13.570    inputstorer/io_led_OBUF[21]_inst_i_24_n_0
    SLICE_X49Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.684 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    13.684    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.841 r  inputstorer/io_led_OBUF[21]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.394    15.235    alu16/adder/p_0_in__0[13]
    SLICE_X52Y48         LUT3 (Prop_lut3_I0_O)        0.329    15.564 r  alu16/adder/io_led_OBUF[20]_inst_i_42/O
                         net (fo=1, routed)           0.000    15.564    inputstorer/io_led_OBUF[19]_inst_i_38[0]
    SLICE_X52Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.097 r  inputstorer/io_led_OBUF[20]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    16.097    inputstorer/io_led_OBUF[20]_inst_i_35_n_0
    SLICE_X52Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.214 r  inputstorer/io_led_OBUF[20]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001    16.215    inputstorer/io_led_OBUF[20]_inst_i_30_n_0
    SLICE_X52Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.332 r  inputstorer/io_led_OBUF[20]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    16.332    inputstorer/io_led_OBUF[20]_inst_i_25_n_0
    SLICE_X52Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.449 r  inputstorer/io_led_OBUF[20]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    16.449    inputstorer/io_led_OBUF[20]_inst_i_17_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.606 r  inputstorer/io_led_OBUF[20]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.405    18.010    alu16/adder/p_0_in__0[12]
    SLICE_X54Y47         LUT3 (Prop_lut3_I0_O)        0.332    18.342 r  alu16/adder/io_led_OBUF[19]_inst_i_39/O
                         net (fo=1, routed)           0.000    18.342    inputstorer/io_led_OBUF[18]_inst_i_38[0]
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.875 r  inputstorer/io_led_OBUF[19]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    18.875    inputstorer/io_led_OBUF[19]_inst_i_32_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.992 r  inputstorer/io_led_OBUF[19]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    18.992    inputstorer/io_led_OBUF[19]_inst_i_27_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.109 r  inputstorer/io_led_OBUF[19]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.001    19.110    inputstorer/io_led_OBUF[19]_inst_i_22_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.227 r  inputstorer/io_led_OBUF[19]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.227    inputstorer/io_led_OBUF[19]_inst_i_17_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.384 r  inputstorer/io_led_OBUF[19]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.483    20.867    alu16/adder/p_0_in__0[11]
    SLICE_X60Y46         LUT3 (Prop_lut3_I0_O)        0.332    21.199 r  alu16/adder/io_led_OBUF[18]_inst_i_39/O
                         net (fo=1, routed)           0.000    21.199    inputstorer/io_led_OBUF[17]_inst_i_40[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.732 r  inputstorer/io_led_OBUF[18]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.732    inputstorer/io_led_OBUF[18]_inst_i_32_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.849 r  inputstorer/io_led_OBUF[18]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.849    inputstorer/io_led_OBUF[18]_inst_i_27_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.966 r  inputstorer/io_led_OBUF[18]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    21.966    inputstorer/io_led_OBUF[18]_inst_i_22_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.083 r  inputstorer/io_led_OBUF[18]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.001    22.083    inputstorer/io_led_OBUF[18]_inst_i_17_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.240 r  inputstorer/io_led_OBUF[18]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.699    23.939    alu16/adder/p_0_in__0[10]
    SLICE_X64Y45         LUT3 (Prop_lut3_I0_O)        0.332    24.271 r  alu16/adder/io_led_OBUF[17]_inst_i_40/O
                         net (fo=1, routed)           0.000    24.271    inputstorer/io_led_OBUF[16]_inst_i_42[1]
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    24.651 r  inputstorer/io_led_OBUF[17]_inst_i_34/CO[3]
                         net (fo=1, routed)           0.000    24.651    inputstorer/io_led_OBUF[17]_inst_i_34_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.768 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.768    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.885 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    24.885    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.002 r  inputstorer/io_led_OBUF[17]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    25.002    inputstorer/io_led_OBUF[17]_inst_i_17_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.159 r  inputstorer/io_led_OBUF[17]_inst_i_10/CO[1]
                         net (fo=20, routed)          1.696    26.855    alu16/adder/p_0_in__0[9]
    SLICE_X62Y45         LUT3 (Prop_lut3_I0_O)        0.332    27.187 r  alu16/adder/io_led_OBUF[16]_inst_i_43/O
                         net (fo=1, routed)           0.000    27.187    inputstorer/io_led_OBUF[15]_inst_i_42[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.737 r  inputstorer/io_led_OBUF[16]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    27.737    inputstorer/io_led_OBUF[16]_inst_i_36_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.851 r  inputstorer/io_led_OBUF[16]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    27.851    inputstorer/io_led_OBUF[16]_inst_i_31_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.965 r  inputstorer/io_led_OBUF[16]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    27.965    inputstorer/io_led_OBUF[16]_inst_i_26_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.079 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    28.079    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.236 r  inputstorer/io_led_OBUF[16]_inst_i_10/CO[1]
                         net (fo=20, routed)          2.218    30.455    alu16/adder/p_0_in__0[8]
    SLICE_X56Y45         LUT5 (Prop_lut5_I0_O)        0.329    30.784 r  alu16/adder/io_led_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.690    31.474    inputstorer/io_led[22][7]
    SLICE_X63Y44         LUT5 (Prop_lut5_I4_O)        0.124    31.598 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.312    33.910    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.435 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.435    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.141ns (16.445%)  route 0.716ns (83.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.716     2.385    autotester/Q[0]
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[4]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.857ns  (logic 0.141ns (16.445%)  route 0.716ns (83.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.716     2.385    autotester/Q[0]
    SLICE_X59Y29         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.951ns  (logic 0.141ns (14.827%)  route 0.810ns (85.173%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.810     2.479    autotester/Q[0]
    SLICE_X60Y31         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.141ns (14.038%)  route 0.863ns (85.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.863     2.532    autotester/Q[0]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            autotester/FSM_sequential_M_feeder_q_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.004ns  (logic 0.141ns (14.038%)  route 0.863ns (85.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.584     1.528    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=66, routed)          0.863     2.532    autotester/Q[0]
    SLICE_X60Y32         FDRE                                         r  autotester/FSM_sequential_M_feeder_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.304ns  (logic 1.588ns (68.954%)  route 0.715ns (31.046%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[13]/Q
                         net (fo=30, routed)          0.165     1.845    inputstorer/M_storeA_q_reg[14]_0[13]
    SLICE_X63Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.890 r  inputstorer/io_led_OBUF[21]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.890    inputstorer/io_led_OBUF[21]_inst_i_6_n_0
    SLICE_X63Y48         MUXF7 (Prop_muxf7_I1_O)      0.065     1.955 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.140     2.095    inputstorer/alu16/M_boolean_out[13]
    SLICE_X63Y49         LUT5 (Prop_lut5_I0_O)        0.108     2.203 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.410     2.613    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.842 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.842    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.386ns  (logic 1.586ns (66.457%)  route 0.800ns (33.543%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=32, routed)          0.228     1.908    inputstorer/M_storeA_q_reg[14]_0[14]
    SLICE_X58Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.953 r  inputstorer/io_led_OBUF[22]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.953    inputstorer/io_led_OBUF[22]_inst_i_5_n_0
    SLICE_X58Y49         MUXF7 (Prop_muxf7_I0_O)      0.062     2.015 r  inputstorer/io_led_OBUF[22]_inst_i_2/O
                         net (fo=1, routed)           0.147     2.162    inputstorer/alu16/M_boolean_out[14]
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.108     2.270 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.695    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.925 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.925    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.590ns (66.311%)  route 0.808ns (33.689%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[15]/Q
                         net (fo=52, routed)          0.205     1.885    inputstorer/M_inputstorer_outA[15]
    SLICE_X60Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.930 r  inputstorer/io_led_OBUF[23]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.930    inputstorer/io_led_OBUF[23]_inst_i_6_n_0
    SLICE_X60Y51         MUXF7 (Prop_muxf7_I1_O)      0.064     1.994 r  inputstorer/io_led_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.200     2.194    inputstorer/alu16/M_boolean_out[15]
    SLICE_X60Y51         LUT5 (Prop_lut5_I0_O)        0.108     2.302 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.402     2.705    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.937 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.937    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.617ns (64.699%)  route 0.882ns (35.301%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.567     1.511    inputstorer/CLK
    SLICE_X54Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=30, routed)          0.320     1.995    inputstorer/M_storeA_q_reg[14]_0[12]
    SLICE_X61Y49         LUT6 (Prop_lut6_I3_O)        0.045     2.040 r  inputstorer/io_led_OBUF[20]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.040    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X61Y49         MUXF7 (Prop_muxf7_I1_O)      0.065     2.105 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.139     2.244    inputstorer/alu16/M_boolean_out[12]
    SLICE_X61Y49         LUT5 (Prop_lut5_I0_O)        0.108     2.352 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.423     2.775    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     4.009 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     4.009    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.579ns (63.909%)  route 0.892ns (36.091%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.595     1.539    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[11]/Q
                         net (fo=26, routed)          0.205     1.885    inputstorer/M_storeA_q_reg[14]_0[11]
    SLICE_X60Y45         LUT6 (Prop_lut6_I3_O)        0.045     1.930 r  inputstorer/io_led_OBUF[19]_inst_i_5/O
                         net (fo=1, routed)           0.000     1.930    inputstorer/io_led_OBUF[19]_inst_i_5_n_0
    SLICE_X60Y45         MUXF7 (Prop_muxf7_I0_O)      0.062     1.992 r  inputstorer/io_led_OBUF[19]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.117    inputstorer/alu16/M_boolean_out[11]
    SLICE_X60Y45         LUT5 (Prop_lut5_I0_O)        0.108     2.225 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.561     2.786    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.010 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.010    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           104 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.098ns  (logic 1.634ns (26.792%)  route 4.464ns (73.208%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.216     4.726    reset_cond/rst_n_IBUF
    SLICE_X58Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.248     6.098    reset_cond/M_reset_cond_in
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504     4.909    reset_cond/CLK
    SLICE_X59Y22         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.680ns  (logic 1.634ns (28.764%)  route 4.046ns (71.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.216     4.726    reset_cond/rst_n_IBUF
    SLICE_X58Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     5.680    reset_cond/M_reset_cond_in
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.913    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.680ns  (logic 1.634ns (28.764%)  route 4.046ns (71.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.216     4.726    reset_cond/rst_n_IBUF
    SLICE_X58Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     5.680    reset_cond/M_reset_cond_in
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.913    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.680ns  (logic 1.634ns (28.764%)  route 4.046ns (71.236%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           3.216     4.726    reset_cond/rst_n_IBUF
    SLICE_X58Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.850 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.830     5.680    reset_cond/M_reset_cond_in
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.508     4.913    reset_cond/CLK
    SLICE_X58Y18         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            inputstorer/btnB/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.423ns  (logic 1.529ns (28.197%)  route 3.894ns (71.803%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           3.894     5.423    inputstorer/btnB/sync/io_button_IBUF[0]
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.434     4.838    inputstorer/btnB/sync/CLK
    SLICE_X55Y67         FDRE                                         r  inputstorer/btnB/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.534ns (28.945%)  route 3.767ns (71.055%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.767     5.301    inputstorer/io_dip_IBUF[14]
    SLICE_X52Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X52Y45         FDRE                                         r  inputstorer/M_storeB_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[15]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.242ns  (logic 1.534ns (29.269%)  route 3.708ns (70.731%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[15] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[15]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  io_dip_IBUF[15]_inst/O
                         net (fo=4, routed)           3.708     5.242    inputstorer/io_dip_IBUF[14]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.220ns  (logic 1.536ns (29.427%)  route 3.684ns (70.573%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.684     5.220    inputstorer/io_dip_IBUF[13]
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.452     4.857    inputstorer/CLK
    SLICE_X54Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/adder/s0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.146ns  (logic 1.536ns (29.850%)  route 3.610ns (70.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.610     5.146    alu16/adder/io_dip_IBUF[11]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[14]
                            (input port)
  Destination:            alu16/adder/s0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.096ns  (logic 1.536ns (30.139%)  route 3.560ns (69.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[14] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[14]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  io_dip_IBUF[14]_inst/O
                         net (fo=4, routed)           3.560     5.096    alu16/adder/io_dip_IBUF[11]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.232ns (33.854%)  route 0.453ns (66.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.453     0.684    inputstorer/io_dip_IBUF[22]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.221ns (28.304%)  route 0.559ns (71.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.559     0.780    inputstorer/io_dip_IBUF[21]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[21]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.240ns (26.481%)  route 0.666ns (73.519%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  io_dip[21] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[21]
    J4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  io_dip_IBUF[21]_inst/O
                         net (fo=4, routed)           0.666     0.906    inputstorer/io_dip_IBUF[20]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.960ns  (logic 0.232ns (24.138%)  route 0.728ns (75.862%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.728     0.960    inputstorer/io_dip_IBUF[22]
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.257ns (26.694%)  route 0.705ns (73.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.705     0.962    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.865     2.055    inputstorer/CLK
    SLICE_X58Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.221ns (22.632%)  route 0.754ns (77.368%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.754     0.975    inputstorer/io_dip_IBUF[21]
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.254ns (25.929%)  route 0.726ns (74.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.726     0.981    inputstorer/io_dip_IBUF[17]
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X54Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[20]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.987ns  (logic 0.243ns (24.611%)  route 0.744ns (75.389%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  io_dip[20] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[20]
    J5                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  io_dip_IBUF[20]_inst/O
                         net (fo=4, routed)           0.744     0.987    inputstorer/io_dip_IBUF[19]
    SLICE_X54Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.838     2.028    inputstorer/CLK
    SLICE_X54Y49         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.244ns (24.078%)  route 0.770ns (75.922%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.770     1.014    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.864     2.054    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.033ns  (logic 0.221ns (21.373%)  route 0.812ns (78.627%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.812     1.033    alu16/adder/io_dip_IBUF[19]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK





