SIM=icarus
TOPLEVEL_LANG = verilog
VERILOG_SOURCES = $(shell pwd)/distortion_tb.v
TOPLEVEL = distortion_tb
MODULE = distortion_test

include $(shell cocotb-config --makefiles)/Makefile.sim
