5 18 101 31 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (example.vcd) 2 -o (example.cdd) 2 -v (example.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 example.v 5 33 1
2 1 0 14 620067 1 21004 0 0 3 16 0 0
2 2 1 14 59005d 3 1008 0 0 3 1 state
2 3 11 14 590067 4 201104 1 2 1 18 0 1 1 0 0 0
2 4 0 14 510051 4 1008 0 0 32 48 2 0
2 5 23 14 4b0052 4 100c 0 4 1 18 0 1 0 0 0 0 state
2 6 0 14 460046 4 1008 0 0 32 48 1 0
2 7 23 14 400047 4 100c 0 6 1 18 0 1 0 0 0 0 state
2 8 8 14 400052 4 2011c4 5 7 1 18 0 1 1 1 0 0
2 9 0 14 380038 4 1008 0 0 32 48 2 0
2 10 23 14 320039 4 100c 0 9 1 18 0 1 0 0 0 0 state
2 11 0 14 2d002d 4 1004 0 0 32 48 0 0
2 12 23 14 27002e 4 100c 0 11 1 18 0 1 0 0 0 0 state
2 13 8 14 270039 4 2011c4 10 12 1 18 0 1 1 1 0 0
2 14 0 14 1f001f 4 1008 0 0 32 48 1 0
2 15 23 14 190020 4 100c 0 14 1 18 0 1 0 0 0 0 state
2 16 0 14 140014 4 1004 0 0 32 48 0 0
2 17 23 14 e0015 4 100c 0 16 1 18 0 1 0 0 0 0 state
2 18 8 14 e0020 4 2011c4 15 17 1 18 0 1 1 1 0 0
2 19 17 14 d003a 4 1044 13 18 1 18 0 1 0 0 1 0
2 20 17 14 d0053 4 1044 8 19 1 18 0 1 0 0 1 0
2 21 17 14 d0068 4 1044 3 20 1 18 0 1 0 0 1 0
2 22 1 14 50009 0 1410 0 0 1 1 error
2 23 36 14 50068 2 6 21 22
2 24 3d 28 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clk 1 7 107000b 1 0 0 0 1 17 0 1 0 1 1 0
1 go 2 8 7000b 1 0 0 0 1 17 0 1 0 1 0 0
1 state 3 9 6000b 1 0 2 0 3 17 7 7 0 3 5 0
1 error 4 14 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 23 14 5 f 23 23 23
4 24 28 8 1 0 0 24
3 0 fsma "main.fsm1" 0 example.v 35 58 1
2 25 1 51 120013 2 100c 0 0 1 1 go
2 26 29 51 120013 2 1008 25 0 1 18 0 1 0 0 0 0
2 27 1 51 9000d 3 1008 0 0 3 1 state
2 28 29 51 9000d 3 1008 27 0 1 18 0 1 0 0 0 0
2 29 2b 51 90013 9 100a 26 28 1 18 0 1 0 0 0 0
2 30 0 53 40009 1 21008 0 0 3 16 1 0
2 31 1 52 8000c 7 100a 0 0 3 1 state
2 32 2d 53 0 4 120e 30 31 1 18 0 1 1 1 0 0
2 33 0 54 40009 1 21008 0 0 3 16 2 0
2 34 2d 54 0 2 120e 33 31 1 18 0 1 1 1 0 0
2 35 0 55 40009 1 21008 0 0 3 16 4 0
2 36 2d 55 0 1 120a 35 31 1 18 0 1 0 1 0 0
2 37 0 55 1b0020 1 21008 0 0 3 16 1 0
2 38 1 55 e0017 0 1410 0 0 3 1 next_state
2 39 37 55 e0020 1 1a 37 38
2 40 0 54 2b0030 1 21008 0 0 3 16 4 0
2 41 0 54 220027 1 21008 0 0 3 16 2 0
2 42 1a 54 1d0027 1 1208 40 41 3 18 0 7 5 2 0 0
2 43 1 54 1d001e 1 1008 0 0 1 1 go
2 44 19 54 1d0030 1 1008 42 43 3 18 0 7 5 2 0 0
2 45 1 54 100019 0 1410 0 0 3 1 next_state
2 46 37 54 100030 1 a 44 45
2 47 0 53 29002e 1 21008 0 0 3 16 1 0
2 48 0 53 200025 1 21008 0 0 3 16 2 0
2 49 1a 53 1b0025 2 1208 47 48 3 18 0 7 7 3 0 0
2 50 1 53 1b001c 2 100c 0 0 1 1 go
2 51 19 53 1b002e 2 1008 49 50 3 18 0 7 7 3 0 0
2 52 1 53 e0017 0 1410 0 0 3 1 next_state
2 53 37 53 e002e 2 1a 51 52
2 54 1 0 0 5 100a 0 0 3 1 next_state
2 55 1 0 0 4 100a 0 0 3 1 state
1 clk 5 37 d 1 0 0 0 1 17 1 1 0 1 1 0
1 go 6 38 d 1 0 0 0 1 17 1 1 0 1 0 0
1 state 7 39 2000d 1 0 2 0 3 17 7 7 0 3 5 0
1 next_state 8 41 107000a 1 0 2 0 3 17 0 7 0 2 1 0
4 54 0 0 f 54 54 0
4 55 0 0 f 55 55 0
4 29 51 9 1 32 0 29
4 32 53 0 0 53 34 29
4 53 53 14 6 29 29 29
4 34 54 0 0 46 36 29
4 46 54 16 6 29 29 29
4 36 55 0 4 39 29 29
4 39 55 14 6 29 29 29
6 50 55 54 1  0 3 2 3 16 4 0  3 16 1 0  3 16 2 0  3 16 1 0  3 16 2 0   4  0 0 1  1 0 1  1 1 1  2 1 1
7 4 48 48
3 0 fsmb "main.fsm2" 0 example.v 60 85 1
2 56 1 78 120013 2 100c 0 0 1 1 go
2 57 29 78 120013 2 1008 56 0 1 18 0 1 0 0 0 0
2 58 1 78 9000d 2 1008 0 0 3 1 state
2 59 29 78 9000d 2 1008 58 0 1 18 0 1 0 0 0 0
2 60 2b 78 90013 7 100a 57 59 1 18 0 1 0 0 0 0
2 61 0 80 40009 1 21008 0 0 3 16 1 0
2 62 1 79 8000c 4 100a 0 0 3 1 state
2 63 2d 80 0 3 120e 61 62 1 18 0 1 1 1 0 0
2 64 0 81 40009 1 21008 0 0 3 16 2 0
2 65 2d 81 0 1 120a 64 62 1 18 0 1 0 1 0 0
2 66 0 82 40009 0 21010 0 0 3 16 4 0
2 67 2d 82 0 0 1022 66 62 1 18 0 1 0 0 0 0
2 68 0 82 1b0020 0 21010 0 0 3 16 1 0
2 69 1 82 e0017 0 1410 0 0 3 1 next_state
2 70 37 82 e0020 0 32 68 69
2 71 0 81 2b0030 1 21008 0 0 3 16 4 0
2 72 0 81 220027 1 21008 0 0 3 16 2 0
2 73 1a 81 1d0027 1 1208 71 72 3 18 0 7 5 2 0 0
2 74 1 81 1d001e 1 1008 0 0 1 1 go
2 75 19 81 1d0030 1 1008 73 74 3 18 0 7 5 2 0 0
2 76 1 81 100019 0 1410 0 0 3 1 next_state
2 77 37 81 100030 1 a 75 76
2 78 0 80 29002e 1 21008 0 0 3 16 1 0
2 79 0 80 200025 1 21008 0 0 3 16 2 0
2 80 1a 80 1b0025 2 1208 78 79 3 18 0 7 7 3 0 0
2 81 1 80 1b001c 2 100c 0 0 1 1 go
2 82 19 80 1b002e 2 1008 80 81 3 18 0 7 7 3 0 0
2 83 1 80 e0017 0 1410 0 0 3 1 next_state
2 84 37 80 e002e 2 1a 82 83
2 85 1 0 0 4 100a 0 0 3 1 next_state
2 86 1 0 0 3 100a 0 0 3 1 state
1 clk 9 62 a 1 0 0 0 1 17 1 1 0 1 1 0
1 go 10 63 a 1 0 0 0 1 17 1 1 0 1 0 0
1 next_state 11 65 107000a 1 0 2 0 3 17 0 7 0 2 1 0
1 state 12 66 7000a 1 0 2 0 3 17 0 7 0 2 1 0
4 85 0 0 f 85 85 0
4 86 0 0 f 86 86 0
4 60 78 9 1 63 0 60
4 63 80 0 0 84 65 60
4 84 80 14 6 60 60 60
4 65 81 0 0 77 67 60
4 77 81 16 6 60 60 60
4 67 82 0 4 70 60 60
4 70 82 14 6 60 60 60
6 74 86 85 1  1 3 3 3 16 1 0  3 16 2 0  3 16 4 0  3 16 2 0  3 16 4 0  3 16 1 0   5  0 0 1  1 1 0  2 2 0  0 2 1  1 0 1
7 4 72 72
3 1 main.$u0 "main.$u0" 0 example.v 0 26 1
3 1 main.$u1 "main.$u1" 0 example.v 0 31 1
2 87 0 29 7000a 1 21004 0 0 1 16 0 0
2 88 1 29 10003 0 1410 0 0 1 1 clk
2 89 37 29 1000a 1 16 87 88
2 90 68 30 10007 1 1002 0 0 1 18 0 1 0 0 0 0
2 91 0 30 b000b 1 1008 0 0 32 48 1 0
2 92 2c 30 9000c 3d 900a 91 0 32 18 0 ffffffff 0 0 0 0
2 93 1 30 150017 1e 101c 0 0 1 1 clk
2 94 1b 30 140014 1e 102c 93 0 1 18 0 1 1 1 0 0
2 95 1 30 e0010 0 1410 0 0 1 1 clk
2 96 37 30 e0017 1e 3e 94 95
4 89 29 1 11 90 90 89
4 90 30 1 0 0 92 89
4 92 30 9 0 96 0 89
4 96 30 14 6 92 92 89
