Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TestBench_behav xil_defaultlib.TestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Pipeline_CPU.v" Line 1. Module Pipeline_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Reg_File.v" Line 1. Module Reg_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=148) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/ALU_Ctrl.v" Line 1. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=107) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=71) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Pipeline_CPU.v" Line 1. Module Pipeline_CPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Program_Counter.v" Line 1. Module Program_Counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Instr_Memory.v" Line 1. Module Instr_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=64) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Reg_File.v" Line 1. Module Reg_File doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Sign_Extend.v" Line 1. Module Sign_Extend doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Decoder.v" Line 1. Module Decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=148) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Adder.v" Line 1. Module Adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/ALU_Ctrl.v" Line 1. Module ALU_Ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/ALU.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=107) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Data_Memory.v" Line 1. Module Data_Memory doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Register.V" Line 1. Module Register(size=71) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/sophomore_2nd_semester/Computer_Organization/homework/110550126_hw5/CO_Lab5/Mux2to1.v" Line 1. Module Mux2to1(size=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2to1(size=32)
Compiling module xil_defaultlib.Program_Counter
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.Instr_Memory
Compiling module xil_defaultlib.Register(size=64)
Compiling module xil_defaultlib.Reg_File
Compiling module xil_defaultlib.Sign_Extend
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Register(size=148)
Compiling module xil_defaultlib.ALU_Ctrl
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Mux2to1(size=5)
Compiling module xil_defaultlib.Register(size=107)
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Register(size=71)
Compiling module xil_defaultlib.Pipeline_CPU
Compiling module xil_defaultlib.TestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench_behav
