#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000128f11bf970 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v00000128f12358e0_0 .net "PC", 31 0, v00000128f11f8410_0;  1 drivers
v00000128f12349e0_0 .var "clk", 0 0;
v00000128f1235020_0 .net "clkout", 0 0, L_00000128f1237540;  1 drivers
v00000128f1235d40_0 .net "cycles_consumed", 31 0, v00000128f1235b60_0;  1 drivers
v00000128f1234d00_0 .var "rst", 0 0;
S_00000128f11bfc90 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_00000128f11bf970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000128f11d4ac0 .param/l "RType" 0 4 2, C4<000000>;
P_00000128f11d4af8 .param/l "add" 0 4 5, C4<100000>;
P_00000128f11d4b30 .param/l "addi" 0 4 8, C4<001000>;
P_00000128f11d4b68 .param/l "addu" 0 4 5, C4<100001>;
P_00000128f11d4ba0 .param/l "and_" 0 4 5, C4<100100>;
P_00000128f11d4bd8 .param/l "andi" 0 4 8, C4<001100>;
P_00000128f11d4c10 .param/l "beq" 0 4 10, C4<000100>;
P_00000128f11d4c48 .param/l "bne" 0 4 10, C4<000101>;
P_00000128f11d4c80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000128f11d4cb8 .param/l "j" 0 4 12, C4<000010>;
P_00000128f11d4cf0 .param/l "jal" 0 4 12, C4<000011>;
P_00000128f11d4d28 .param/l "jr" 0 4 6, C4<001000>;
P_00000128f11d4d60 .param/l "lw" 0 4 8, C4<100011>;
P_00000128f11d4d98 .param/l "nor_" 0 4 5, C4<100111>;
P_00000128f11d4dd0 .param/l "or_" 0 4 5, C4<100101>;
P_00000128f11d4e08 .param/l "ori" 0 4 8, C4<001101>;
P_00000128f11d4e40 .param/l "sgt" 0 4 6, C4<101011>;
P_00000128f11d4e78 .param/l "sll" 0 4 6, C4<000000>;
P_00000128f11d4eb0 .param/l "slt" 0 4 5, C4<101010>;
P_00000128f11d4ee8 .param/l "slti" 0 4 8, C4<101010>;
P_00000128f11d4f20 .param/l "srl" 0 4 6, C4<000010>;
P_00000128f11d4f58 .param/l "sub" 0 4 5, C4<100010>;
P_00000128f11d4f90 .param/l "subu" 0 4 5, C4<100011>;
P_00000128f11d4fc8 .param/l "sw" 0 4 8, C4<101011>;
P_00000128f11d5000 .param/l "xor_" 0 4 5, C4<100110>;
P_00000128f11d5038 .param/l "xori" 0 4 8, C4<001110>;
L_00000128f1236e40 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f12366d0 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1236900 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1236820 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f12369e0 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1237070 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f12373f0 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1237380 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1237540 .functor OR 1, v00000128f12349e0_0, v00000128f11c9460_0, C4<0>, C4<0>;
L_00000128f1236eb0 .functor OR 1, L_00000128f12809b0, L_00000128f1280eb0, C4<0>, C4<0>;
L_00000128f1236c80 .functor AND 1, L_00000128f1280730, L_00000128f1281130, C4<1>, C4<1>;
L_00000128f12367b0 .functor NOT 1, v00000128f1234d00_0, C4<0>, C4<0>, C4<0>;
L_00000128f1236dd0 .functor OR 1, L_00000128f1280f50, L_00000128f127fab0, C4<0>, C4<0>;
L_00000128f1236890 .functor OR 1, L_00000128f1236dd0, L_00000128f127fdd0, C4<0>, C4<0>;
L_00000128f1237000 .functor OR 1, L_00000128f1280550, L_00000128f1296d00, C4<0>, C4<0>;
L_00000128f12370e0 .functor AND 1, L_00000128f1280410, L_00000128f1237000, C4<1>, C4<1>;
L_00000128f1236b30 .functor OR 1, L_00000128f1296300, L_00000128f1297340, C4<0>, C4<0>;
L_00000128f12374d0 .functor AND 1, L_00000128f1296e40, L_00000128f1236b30, C4<1>, C4<1>;
L_00000128f1236ba0 .functor NOT 1, L_00000128f1237540, C4<0>, C4<0>, C4<0>;
v00000128f11f8ff0_0 .net "ALUOp", 3 0, v00000128f11c93c0_0;  1 drivers
v00000128f11f8af0_0 .net "ALUResult", 31 0, v00000128f11f9950_0;  1 drivers
v00000128f11f9130_0 .net "ALUSrc", 0 0, v00000128f11c9aa0_0;  1 drivers
v00000128f1231500_0 .net "ALUin2", 31 0, L_00000128f1296260;  1 drivers
v00000128f12307e0_0 .net "MemReadEn", 0 0, v00000128f11c9dc0_0;  1 drivers
v00000128f12313c0_0 .net "MemWriteEn", 0 0, v00000128f11ca2c0_0;  1 drivers
v00000128f1231b40_0 .net "MemtoReg", 0 0, v00000128f11c9c80_0;  1 drivers
v00000128f1230b00_0 .net "PC", 31 0, v00000128f11f8410_0;  alias, 1 drivers
v00000128f1232040_0 .net "PCPlus1", 31 0, L_00000128f1281090;  1 drivers
v00000128f1231460_0 .net "PCsrc", 0 0, v00000128f11fa0d0_0;  1 drivers
v00000128f1230880_0 .net "RegDst", 0 0, v00000128f11c95a0_0;  1 drivers
v00000128f1231640_0 .net "RegWriteEn", 0 0, v00000128f11c9fa0_0;  1 drivers
v00000128f1230740_0 .net "WriteRegister", 4 0, L_00000128f127f970;  1 drivers
v00000128f1230ce0_0 .net *"_ivl_0", 0 0, L_00000128f1236e40;  1 drivers
L_00000128f12376e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000128f1230f60_0 .net/2u *"_ivl_10", 4 0, L_00000128f12376e0;  1 drivers
L_00000128f1237ad0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1230a60_0 .net *"_ivl_101", 15 0, L_00000128f1237ad0;  1 drivers
v00000128f1232220_0 .net *"_ivl_102", 31 0, L_00000128f1280690;  1 drivers
L_00000128f1237b18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1232400_0 .net *"_ivl_105", 25 0, L_00000128f1237b18;  1 drivers
L_00000128f1237b60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1231140_0 .net/2u *"_ivl_106", 31 0, L_00000128f1237b60;  1 drivers
v00000128f12324a0_0 .net *"_ivl_108", 0 0, L_00000128f1280730;  1 drivers
L_00000128f1237ba8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000128f1231000_0 .net/2u *"_ivl_110", 5 0, L_00000128f1237ba8;  1 drivers
v00000128f12322c0_0 .net *"_ivl_112", 0 0, L_00000128f1281130;  1 drivers
v00000128f1231960_0 .net *"_ivl_115", 0 0, L_00000128f1236c80;  1 drivers
v00000128f1231c80_0 .net *"_ivl_116", 47 0, L_00000128f1280870;  1 drivers
L_00000128f1237bf0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1231a00_0 .net *"_ivl_119", 15 0, L_00000128f1237bf0;  1 drivers
L_00000128f1237728 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000128f12320e0_0 .net/2u *"_ivl_12", 5 0, L_00000128f1237728;  1 drivers
v00000128f1231820_0 .net *"_ivl_120", 47 0, L_00000128f127ffb0;  1 drivers
L_00000128f1237c38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1230e20_0 .net *"_ivl_123", 15 0, L_00000128f1237c38;  1 drivers
v00000128f1230ba0_0 .net *"_ivl_125", 0 0, L_00000128f127fd30;  1 drivers
v00000128f1232540_0 .net *"_ivl_126", 31 0, L_00000128f1281310;  1 drivers
v00000128f1231aa0_0 .net *"_ivl_128", 47 0, L_00000128f1280050;  1 drivers
v00000128f1232180_0 .net *"_ivl_130", 47 0, L_00000128f1280b90;  1 drivers
v00000128f1231be0_0 .net *"_ivl_132", 47 0, L_00000128f1280910;  1 drivers
v00000128f1232360_0 .net *"_ivl_134", 47 0, L_00000128f127fc90;  1 drivers
v00000128f12306a0_0 .net *"_ivl_14", 0 0, L_00000128f1234f80;  1 drivers
v00000128f1231f00_0 .net *"_ivl_140", 0 0, L_00000128f12367b0;  1 drivers
L_00000128f1237cc8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1230c40_0 .net/2u *"_ivl_142", 31 0, L_00000128f1237cc8;  1 drivers
L_00000128f1237da0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000128f1230d80_0 .net/2u *"_ivl_146", 5 0, L_00000128f1237da0;  1 drivers
v00000128f1230920_0 .net *"_ivl_148", 0 0, L_00000128f1280f50;  1 drivers
L_00000128f1237de8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000128f1230ec0_0 .net/2u *"_ivl_150", 5 0, L_00000128f1237de8;  1 drivers
v00000128f12310a0_0 .net *"_ivl_152", 0 0, L_00000128f127fab0;  1 drivers
v00000128f12311e0_0 .net *"_ivl_155", 0 0, L_00000128f1236dd0;  1 drivers
L_00000128f1237e30 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000128f12315a0_0 .net/2u *"_ivl_156", 5 0, L_00000128f1237e30;  1 drivers
v00000128f12309c0_0 .net *"_ivl_158", 0 0, L_00000128f127fdd0;  1 drivers
L_00000128f1237770 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000128f1231fa0_0 .net/2u *"_ivl_16", 4 0, L_00000128f1237770;  1 drivers
v00000128f1231280_0 .net *"_ivl_161", 0 0, L_00000128f1236890;  1 drivers
L_00000128f1237e78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1231320_0 .net/2u *"_ivl_162", 15 0, L_00000128f1237e78;  1 drivers
v00000128f12316e0_0 .net *"_ivl_164", 31 0, L_00000128f127fe70;  1 drivers
v00000128f1231780_0 .net *"_ivl_167", 0 0, L_00000128f127ff10;  1 drivers
v00000128f12318c0_0 .net *"_ivl_168", 15 0, L_00000128f12800f0;  1 drivers
v00000128f1231d20_0 .net *"_ivl_170", 31 0, L_00000128f1280190;  1 drivers
v00000128f1231dc0_0 .net *"_ivl_174", 31 0, L_00000128f1280370;  1 drivers
L_00000128f1237ec0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1231e60_0 .net *"_ivl_177", 25 0, L_00000128f1237ec0;  1 drivers
L_00000128f1237f08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f12340f0_0 .net/2u *"_ivl_178", 31 0, L_00000128f1237f08;  1 drivers
v00000128f1234050_0 .net *"_ivl_180", 0 0, L_00000128f1280410;  1 drivers
L_00000128f1237f50 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233790_0 .net/2u *"_ivl_182", 5 0, L_00000128f1237f50;  1 drivers
v00000128f1233d30_0 .net *"_ivl_184", 0 0, L_00000128f1280550;  1 drivers
L_00000128f1237f98 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000128f1234190_0 .net/2u *"_ivl_186", 5 0, L_00000128f1237f98;  1 drivers
v00000128f1233830_0 .net *"_ivl_188", 0 0, L_00000128f1296d00;  1 drivers
v00000128f1233c90_0 .net *"_ivl_19", 4 0, L_00000128f1234da0;  1 drivers
v00000128f1234230_0 .net *"_ivl_191", 0 0, L_00000128f1237000;  1 drivers
v00000128f12342d0_0 .net *"_ivl_193", 0 0, L_00000128f12370e0;  1 drivers
L_00000128f1237fe0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000128f1232a70_0 .net/2u *"_ivl_194", 5 0, L_00000128f1237fe0;  1 drivers
v00000128f1234550_0 .net *"_ivl_196", 0 0, L_00000128f1295720;  1 drivers
L_00000128f1238028 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000128f1232cf0_0 .net/2u *"_ivl_198", 31 0, L_00000128f1238028;  1 drivers
L_00000128f1237698 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000128f1232e30_0 .net/2u *"_ivl_2", 5 0, L_00000128f1237698;  1 drivers
v00000128f12326b0_0 .net *"_ivl_20", 4 0, L_00000128f1234e40;  1 drivers
v00000128f1233150_0 .net *"_ivl_200", 31 0, L_00000128f1296620;  1 drivers
v00000128f1232d90_0 .net *"_ivl_204", 31 0, L_00000128f1296da0;  1 drivers
L_00000128f1238070 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1232ed0_0 .net *"_ivl_207", 25 0, L_00000128f1238070;  1 drivers
L_00000128f12380b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f12331f0_0 .net/2u *"_ivl_208", 31 0, L_00000128f12380b8;  1 drivers
v00000128f1232b10_0 .net *"_ivl_210", 0 0, L_00000128f1296e40;  1 drivers
L_00000128f1238100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000128f12330b0_0 .net/2u *"_ivl_212", 5 0, L_00000128f1238100;  1 drivers
v00000128f12335b0_0 .net *"_ivl_214", 0 0, L_00000128f1296300;  1 drivers
L_00000128f1238148 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000128f1234370_0 .net/2u *"_ivl_216", 5 0, L_00000128f1238148;  1 drivers
v00000128f1233290_0 .net *"_ivl_218", 0 0, L_00000128f1297340;  1 drivers
v00000128f1232bb0_0 .net *"_ivl_221", 0 0, L_00000128f1236b30;  1 drivers
v00000128f1233fb0_0 .net *"_ivl_223", 0 0, L_00000128f12374d0;  1 drivers
L_00000128f1238190 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000128f1232c50_0 .net/2u *"_ivl_224", 5 0, L_00000128f1238190;  1 drivers
v00000128f1234410_0 .net *"_ivl_226", 0 0, L_00000128f1297520;  1 drivers
v00000128f12344b0_0 .net *"_ivl_228", 31 0, L_00000128f12957c0;  1 drivers
v00000128f1233330_0 .net *"_ivl_24", 0 0, L_00000128f1236900;  1 drivers
L_00000128f12377b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000128f1232f70_0 .net/2u *"_ivl_26", 4 0, L_00000128f12377b8;  1 drivers
v00000128f1232930_0 .net *"_ivl_29", 4 0, L_00000128f1235a20;  1 drivers
v00000128f1232750_0 .net *"_ivl_32", 0 0, L_00000128f1236820;  1 drivers
L_00000128f1237800 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000128f12327f0_0 .net/2u *"_ivl_34", 4 0, L_00000128f1237800;  1 drivers
v00000128f12338d0_0 .net *"_ivl_37", 4 0, L_00000128f1235340;  1 drivers
v00000128f1233650_0 .net *"_ivl_40", 0 0, L_00000128f12369e0;  1 drivers
L_00000128f1237848 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1232890_0 .net/2u *"_ivl_42", 15 0, L_00000128f1237848;  1 drivers
v00000128f12333d0_0 .net *"_ivl_45", 15 0, L_00000128f127fb50;  1 drivers
v00000128f12329d0_0 .net *"_ivl_48", 0 0, L_00000128f1237070;  1 drivers
v00000128f1233010_0 .net *"_ivl_5", 5 0, L_00000128f1235de0;  1 drivers
L_00000128f1237890 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233470_0 .net/2u *"_ivl_50", 36 0, L_00000128f1237890;  1 drivers
L_00000128f12378d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233e70_0 .net/2u *"_ivl_52", 31 0, L_00000128f12378d8;  1 drivers
v00000128f1233510_0 .net *"_ivl_55", 4 0, L_00000128f1280c30;  1 drivers
v00000128f1233b50_0 .net *"_ivl_56", 36 0, L_00000128f1280ff0;  1 drivers
v00000128f12336f0_0 .net *"_ivl_58", 36 0, L_00000128f127fbf0;  1 drivers
v00000128f1233970_0 .net *"_ivl_62", 0 0, L_00000128f12373f0;  1 drivers
L_00000128f1237920 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233dd0_0 .net/2u *"_ivl_64", 5 0, L_00000128f1237920;  1 drivers
v00000128f1233f10_0 .net *"_ivl_67", 5 0, L_00000128f12807d0;  1 drivers
v00000128f1233a10_0 .net *"_ivl_70", 0 0, L_00000128f1237380;  1 drivers
L_00000128f1237968 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233ab0_0 .net/2u *"_ivl_72", 57 0, L_00000128f1237968;  1 drivers
L_00000128f12379b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f1233bf0_0 .net/2u *"_ivl_74", 31 0, L_00000128f12379b0;  1 drivers
v00000128f1235ca0_0 .net *"_ivl_77", 25 0, L_00000128f1280230;  1 drivers
v00000128f1236060_0 .net *"_ivl_78", 57 0, L_00000128f127f6f0;  1 drivers
v00000128f1235660_0 .net *"_ivl_8", 0 0, L_00000128f12366d0;  1 drivers
v00000128f12348a0_0 .net *"_ivl_80", 57 0, L_00000128f127fa10;  1 drivers
L_00000128f12379f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000128f1234a80_0 .net/2u *"_ivl_84", 31 0, L_00000128f12379f8;  1 drivers
L_00000128f1237a40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000128f12353e0_0 .net/2u *"_ivl_88", 5 0, L_00000128f1237a40;  1 drivers
v00000128f1234ee0_0 .net *"_ivl_90", 0 0, L_00000128f12809b0;  1 drivers
L_00000128f1237a88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000128f1236240_0 .net/2u *"_ivl_92", 5 0, L_00000128f1237a88;  1 drivers
v00000128f1234c60_0 .net *"_ivl_94", 0 0, L_00000128f1280eb0;  1 drivers
v00000128f12355c0_0 .net *"_ivl_97", 0 0, L_00000128f1236eb0;  1 drivers
v00000128f1235160_0 .net *"_ivl_98", 47 0, L_00000128f12805f0;  1 drivers
v00000128f1236420_0 .net "adderResult", 31 0, L_00000128f1280af0;  1 drivers
v00000128f1235200_0 .net "address", 31 0, L_00000128f1280cd0;  1 drivers
v00000128f1235ac0_0 .net "clk", 0 0, L_00000128f1237540;  alias, 1 drivers
v00000128f1235b60_0 .var "cycles_consumed", 31 0;
v00000128f1235520_0 .net "extImm", 31 0, L_00000128f12802d0;  1 drivers
v00000128f1235c00_0 .net "funct", 5 0, L_00000128f1280d70;  1 drivers
v00000128f1235f20_0 .net "hlt", 0 0, v00000128f11c9460_0;  1 drivers
v00000128f1235fc0_0 .net "imm", 15 0, L_00000128f1280e10;  1 drivers
v00000128f1234b20_0 .net "immediate", 31 0, L_00000128f1296760;  1 drivers
v00000128f1236100_0 .net "input_clk", 0 0, v00000128f12349e0_0;  1 drivers
v00000128f12364c0_0 .net "instruction", 31 0, L_00000128f1281450;  1 drivers
v00000128f12352a0_0 .net "memoryReadData", 31 0, v00000128f11f8870_0;  1 drivers
v00000128f1234bc0_0 .net "nextPC", 31 0, L_00000128f12811d0;  1 drivers
v00000128f1234940_0 .net "opcode", 5 0, L_00000128f1235980;  1 drivers
v00000128f1236380_0 .net "rd", 4 0, L_00000128f1235e80;  1 drivers
v00000128f12361a0_0 .net "readData1", 31 0, L_00000128f12375b0;  1 drivers
v00000128f1235700_0 .net "readData1_w", 31 0, L_00000128f1295860;  1 drivers
v00000128f1235480_0 .net "readData2", 31 0, L_00000128f1236f90;  1 drivers
v00000128f12362e0_0 .net "rs", 4 0, L_00000128f12350c0;  1 drivers
v00000128f1236560_0 .net "rst", 0 0, v00000128f1234d00_0;  1 drivers
v00000128f12357a0_0 .net "rt", 4 0, L_00000128f12814f0;  1 drivers
v00000128f12346c0_0 .net "shamt", 31 0, L_00000128f1281590;  1 drivers
v00000128f1235840_0 .net "wire_instruction", 31 0, L_00000128f1237460;  1 drivers
v00000128f1234760_0 .net "writeData", 31 0, L_00000128f1295ae0;  1 drivers
v00000128f1234800_0 .net "zero", 0 0, L_00000128f1295ea0;  1 drivers
L_00000128f1235de0 .part L_00000128f1281450, 26, 6;
L_00000128f1235980 .functor MUXZ 6, L_00000128f1235de0, L_00000128f1237698, L_00000128f1236e40, C4<>;
L_00000128f1234f80 .cmp/eq 6, L_00000128f1235980, L_00000128f1237728;
L_00000128f1234da0 .part L_00000128f1281450, 11, 5;
L_00000128f1234e40 .functor MUXZ 5, L_00000128f1234da0, L_00000128f1237770, L_00000128f1234f80, C4<>;
L_00000128f1235e80 .functor MUXZ 5, L_00000128f1234e40, L_00000128f12376e0, L_00000128f12366d0, C4<>;
L_00000128f1235a20 .part L_00000128f1281450, 21, 5;
L_00000128f12350c0 .functor MUXZ 5, L_00000128f1235a20, L_00000128f12377b8, L_00000128f1236900, C4<>;
L_00000128f1235340 .part L_00000128f1281450, 16, 5;
L_00000128f12814f0 .functor MUXZ 5, L_00000128f1235340, L_00000128f1237800, L_00000128f1236820, C4<>;
L_00000128f127fb50 .part L_00000128f1281450, 0, 16;
L_00000128f1280e10 .functor MUXZ 16, L_00000128f127fb50, L_00000128f1237848, L_00000128f12369e0, C4<>;
L_00000128f1280c30 .part L_00000128f1281450, 6, 5;
L_00000128f1280ff0 .concat [ 5 32 0 0], L_00000128f1280c30, L_00000128f12378d8;
L_00000128f127fbf0 .functor MUXZ 37, L_00000128f1280ff0, L_00000128f1237890, L_00000128f1237070, C4<>;
L_00000128f1281590 .part L_00000128f127fbf0, 0, 32;
L_00000128f12807d0 .part L_00000128f1281450, 0, 6;
L_00000128f1280d70 .functor MUXZ 6, L_00000128f12807d0, L_00000128f1237920, L_00000128f12373f0, C4<>;
L_00000128f1280230 .part L_00000128f1281450, 0, 26;
L_00000128f127f6f0 .concat [ 26 32 0 0], L_00000128f1280230, L_00000128f12379b0;
L_00000128f127fa10 .functor MUXZ 58, L_00000128f127f6f0, L_00000128f1237968, L_00000128f1237380, C4<>;
L_00000128f1280cd0 .part L_00000128f127fa10, 0, 32;
L_00000128f1281090 .arith/sum 32, v00000128f11f8410_0, L_00000128f12379f8;
L_00000128f12809b0 .cmp/eq 6, L_00000128f1235980, L_00000128f1237a40;
L_00000128f1280eb0 .cmp/eq 6, L_00000128f1235980, L_00000128f1237a88;
L_00000128f12805f0 .concat [ 32 16 0 0], L_00000128f1280cd0, L_00000128f1237ad0;
L_00000128f1280690 .concat [ 6 26 0 0], L_00000128f1235980, L_00000128f1237b18;
L_00000128f1280730 .cmp/eq 32, L_00000128f1280690, L_00000128f1237b60;
L_00000128f1281130 .cmp/eq 6, L_00000128f1280d70, L_00000128f1237ba8;
L_00000128f1280870 .concat [ 32 16 0 0], L_00000128f12375b0, L_00000128f1237bf0;
L_00000128f127ffb0 .concat [ 32 16 0 0], v00000128f11f8410_0, L_00000128f1237c38;
L_00000128f127fd30 .part L_00000128f1280e10, 15, 1;
LS_00000128f1281310_0_0 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_4 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_8 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_12 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_16 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_20 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_24 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_0_28 .concat [ 1 1 1 1], L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30, L_00000128f127fd30;
LS_00000128f1281310_1_0 .concat [ 4 4 4 4], LS_00000128f1281310_0_0, LS_00000128f1281310_0_4, LS_00000128f1281310_0_8, LS_00000128f1281310_0_12;
LS_00000128f1281310_1_4 .concat [ 4 4 4 4], LS_00000128f1281310_0_16, LS_00000128f1281310_0_20, LS_00000128f1281310_0_24, LS_00000128f1281310_0_28;
L_00000128f1281310 .concat [ 16 16 0 0], LS_00000128f1281310_1_0, LS_00000128f1281310_1_4;
L_00000128f1280050 .concat [ 16 32 0 0], L_00000128f1280e10, L_00000128f1281310;
L_00000128f1280b90 .arith/sum 48, L_00000128f127ffb0, L_00000128f1280050;
L_00000128f1280910 .functor MUXZ 48, L_00000128f1280b90, L_00000128f1280870, L_00000128f1236c80, C4<>;
L_00000128f127fc90 .functor MUXZ 48, L_00000128f1280910, L_00000128f12805f0, L_00000128f1236eb0, C4<>;
L_00000128f1280af0 .part L_00000128f127fc90, 0, 32;
L_00000128f12811d0 .functor MUXZ 32, L_00000128f1281090, L_00000128f1280af0, v00000128f11fa0d0_0, C4<>;
L_00000128f1281450 .functor MUXZ 32, L_00000128f1237460, L_00000128f1237cc8, L_00000128f12367b0, C4<>;
L_00000128f1280f50 .cmp/eq 6, L_00000128f1235980, L_00000128f1237da0;
L_00000128f127fab0 .cmp/eq 6, L_00000128f1235980, L_00000128f1237de8;
L_00000128f127fdd0 .cmp/eq 6, L_00000128f1235980, L_00000128f1237e30;
L_00000128f127fe70 .concat [ 16 16 0 0], L_00000128f1280e10, L_00000128f1237e78;
L_00000128f127ff10 .part L_00000128f1280e10, 15, 1;
LS_00000128f12800f0_0_0 .concat [ 1 1 1 1], L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10;
LS_00000128f12800f0_0_4 .concat [ 1 1 1 1], L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10;
LS_00000128f12800f0_0_8 .concat [ 1 1 1 1], L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10;
LS_00000128f12800f0_0_12 .concat [ 1 1 1 1], L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10, L_00000128f127ff10;
L_00000128f12800f0 .concat [ 4 4 4 4], LS_00000128f12800f0_0_0, LS_00000128f12800f0_0_4, LS_00000128f12800f0_0_8, LS_00000128f12800f0_0_12;
L_00000128f1280190 .concat [ 16 16 0 0], L_00000128f1280e10, L_00000128f12800f0;
L_00000128f12802d0 .functor MUXZ 32, L_00000128f1280190, L_00000128f127fe70, L_00000128f1236890, C4<>;
L_00000128f1280370 .concat [ 6 26 0 0], L_00000128f1235980, L_00000128f1237ec0;
L_00000128f1280410 .cmp/eq 32, L_00000128f1280370, L_00000128f1237f08;
L_00000128f1280550 .cmp/eq 6, L_00000128f1280d70, L_00000128f1237f50;
L_00000128f1296d00 .cmp/eq 6, L_00000128f1280d70, L_00000128f1237f98;
L_00000128f1295720 .cmp/eq 6, L_00000128f1235980, L_00000128f1237fe0;
L_00000128f1296620 .functor MUXZ 32, L_00000128f12802d0, L_00000128f1238028, L_00000128f1295720, C4<>;
L_00000128f1296760 .functor MUXZ 32, L_00000128f1296620, L_00000128f1281590, L_00000128f12370e0, C4<>;
L_00000128f1296da0 .concat [ 6 26 0 0], L_00000128f1235980, L_00000128f1238070;
L_00000128f1296e40 .cmp/eq 32, L_00000128f1296da0, L_00000128f12380b8;
L_00000128f1296300 .cmp/eq 6, L_00000128f1280d70, L_00000128f1238100;
L_00000128f1297340 .cmp/eq 6, L_00000128f1280d70, L_00000128f1238148;
L_00000128f1297520 .cmp/eq 6, L_00000128f1235980, L_00000128f1238190;
L_00000128f12957c0 .functor MUXZ 32, L_00000128f12375b0, v00000128f11f8410_0, L_00000128f1297520, C4<>;
L_00000128f1295860 .functor MUXZ 32, L_00000128f12957c0, L_00000128f1236f90, L_00000128f12374d0, C4<>;
S_00000128f11bfe20 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000128f11b4b30 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000128f1237150 .functor NOT 1, v00000128f11c9aa0_0, C4<0>, C4<0>, C4<0>;
v00000128f11c9e60_0 .net *"_ivl_0", 0 0, L_00000128f1237150;  1 drivers
v00000128f11c9500_0 .net "in1", 31 0, L_00000128f1236f90;  alias, 1 drivers
v00000128f11ca0e0_0 .net "in2", 31 0, L_00000128f1296760;  alias, 1 drivers
v00000128f11ca540_0 .net "out", 31 0, L_00000128f1296260;  alias, 1 drivers
v00000128f11c9b40_0 .net "s", 0 0, v00000128f11c9aa0_0;  alias, 1 drivers
L_00000128f1296260 .functor MUXZ 32, L_00000128f1296760, L_00000128f1236f90, L_00000128f1237150, C4<>;
S_00000128f11675c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000128f11f7d60 .param/l "RType" 0 4 2, C4<000000>;
P_00000128f11f7d98 .param/l "add" 0 4 5, C4<100000>;
P_00000128f11f7dd0 .param/l "addi" 0 4 8, C4<001000>;
P_00000128f11f7e08 .param/l "addu" 0 4 5, C4<100001>;
P_00000128f11f7e40 .param/l "and_" 0 4 5, C4<100100>;
P_00000128f11f7e78 .param/l "andi" 0 4 8, C4<001100>;
P_00000128f11f7eb0 .param/l "beq" 0 4 10, C4<000100>;
P_00000128f11f7ee8 .param/l "bne" 0 4 10, C4<000101>;
P_00000128f11f7f20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000128f11f7f58 .param/l "j" 0 4 12, C4<000010>;
P_00000128f11f7f90 .param/l "jal" 0 4 12, C4<000011>;
P_00000128f11f7fc8 .param/l "jr" 0 4 6, C4<001000>;
P_00000128f11f8000 .param/l "lw" 0 4 8, C4<100011>;
P_00000128f11f8038 .param/l "nor_" 0 4 5, C4<100111>;
P_00000128f11f8070 .param/l "or_" 0 4 5, C4<100101>;
P_00000128f11f80a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000128f11f80e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000128f11f8118 .param/l "sll" 0 4 6, C4<000000>;
P_00000128f11f8150 .param/l "slt" 0 4 5, C4<101010>;
P_00000128f11f8188 .param/l "slti" 0 4 8, C4<101010>;
P_00000128f11f81c0 .param/l "srl" 0 4 6, C4<000010>;
P_00000128f11f81f8 .param/l "sub" 0 4 5, C4<100010>;
P_00000128f11f8230 .param/l "subu" 0 4 5, C4<100011>;
P_00000128f11f8268 .param/l "sw" 0 4 8, C4<101011>;
P_00000128f11f82a0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000128f11f82d8 .param/l "xori" 0 4 8, C4<001110>;
v00000128f11c93c0_0 .var "ALUOp", 3 0;
v00000128f11c9aa0_0 .var "ALUSrc", 0 0;
v00000128f11c9dc0_0 .var "MemReadEn", 0 0;
v00000128f11ca2c0_0 .var "MemWriteEn", 0 0;
v00000128f11c9c80_0 .var "MemtoReg", 0 0;
v00000128f11c95a0_0 .var "RegDst", 0 0;
v00000128f11c9fa0_0 .var "RegWriteEn", 0 0;
v00000128f11c8c40_0 .net "funct", 5 0, L_00000128f1280d70;  alias, 1 drivers
v00000128f11c9460_0 .var "hlt", 0 0;
v00000128f11c8920_0 .net "opcode", 5 0, L_00000128f1235980;  alias, 1 drivers
v00000128f11c9640_0 .net "rst", 0 0, v00000128f1234d00_0;  alias, 1 drivers
E_00000128f11b53b0 .event anyedge, v00000128f11c9640_0, v00000128f11c8920_0, v00000128f11c8c40_0;
S_00000128f1167750 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000128f11b4fb0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000128f1237460 .functor BUFZ 32, L_00000128f12813b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000128f11ca180_0 .net "Data_Out", 31 0, L_00000128f1237460;  alias, 1 drivers
v00000128f11c96e0 .array "InstMem", 2047 0, 31 0;
v00000128f11c8740_0 .net *"_ivl_0", 31 0, L_00000128f12813b0;  1 drivers
v00000128f11ca220_0 .net *"_ivl_3", 10 0, L_00000128f1281270;  1 drivers
v00000128f11c8d80_0 .net *"_ivl_4", 12 0, L_00000128f1280a50;  1 drivers
L_00000128f1237c80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000128f11c9d20_0 .net *"_ivl_7", 1 0, L_00000128f1237c80;  1 drivers
v00000128f11ca360_0 .net "addr", 31 0, v00000128f11f8410_0;  alias, 1 drivers
v00000128f11c87e0_0 .var/i "i", 31 0;
L_00000128f12813b0 .array/port v00000128f11c96e0, L_00000128f1280a50;
L_00000128f1281270 .part v00000128f11f8410_0, 0, 11;
L_00000128f1280a50 .concat [ 11 2 0 0], L_00000128f1281270, L_00000128f1237c80;
S_00000128f11129c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000128f12375b0 .functor BUFZ 32, L_00000128f12804b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000128f1236f90 .functor BUFZ 32, L_00000128f127f830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000128f11c8ec0_0 .net *"_ivl_0", 31 0, L_00000128f12804b0;  1 drivers
v00000128f11c8f60_0 .net *"_ivl_10", 6 0, L_00000128f127f8d0;  1 drivers
L_00000128f1237d58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000128f11a56f0_0 .net *"_ivl_13", 1 0, L_00000128f1237d58;  1 drivers
v00000128f11a5830_0 .net *"_ivl_2", 6 0, L_00000128f127f790;  1 drivers
L_00000128f1237d10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000128f11f9e50_0 .net *"_ivl_5", 1 0, L_00000128f1237d10;  1 drivers
v00000128f11f9ef0_0 .net *"_ivl_8", 31 0, L_00000128f127f830;  1 drivers
v00000128f11f8910_0 .net "clk", 0 0, L_00000128f1237540;  alias, 1 drivers
v00000128f11f94f0_0 .var/i "i", 31 0;
v00000128f11f9d10_0 .net "readData1", 31 0, L_00000128f12375b0;  alias, 1 drivers
v00000128f11f9590_0 .net "readData2", 31 0, L_00000128f1236f90;  alias, 1 drivers
v00000128f11f9db0_0 .net "readRegister1", 4 0, L_00000128f12350c0;  alias, 1 drivers
v00000128f11f9630_0 .net "readRegister2", 4 0, L_00000128f12814f0;  alias, 1 drivers
v00000128f11f8730 .array "registers", 31 0, 31 0;
v00000128f11f9f90_0 .net "rst", 0 0, v00000128f1234d00_0;  alias, 1 drivers
v00000128f11f9090_0 .net "we", 0 0, v00000128f11c9fa0_0;  alias, 1 drivers
v00000128f11f9450_0 .net "writeData", 31 0, L_00000128f1295ae0;  alias, 1 drivers
v00000128f11f85f0_0 .net "writeRegister", 4 0, L_00000128f127f970;  alias, 1 drivers
E_00000128f11b54f0/0 .event negedge, v00000128f11c9640_0;
E_00000128f11b54f0/1 .event posedge, v00000128f11f8910_0;
E_00000128f11b54f0 .event/or E_00000128f11b54f0/0, E_00000128f11b54f0/1;
L_00000128f12804b0 .array/port v00000128f11f8730, L_00000128f127f790;
L_00000128f127f790 .concat [ 5 2 0 0], L_00000128f12350c0, L_00000128f1237d10;
L_00000128f127f830 .array/port v00000128f11f8730, L_00000128f127f8d0;
L_00000128f127f8d0 .concat [ 5 2 0 0], L_00000128f12814f0, L_00000128f1237d58;
S_00000128f1112b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000128f11129c0;
 .timescale 0 0;
v00000128f11c8e20_0 .var/i "i", 31 0;
S_00000128f1165c70 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000128f11b63b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000128f1236f20 .functor NOT 1, v00000128f11c95a0_0, C4<0>, C4<0>, C4<0>;
v00000128f11f91d0_0 .net *"_ivl_0", 0 0, L_00000128f1236f20;  1 drivers
v00000128f11f96d0_0 .net "in1", 4 0, L_00000128f12814f0;  alias, 1 drivers
v00000128f11f9c70_0 .net "in2", 4 0, L_00000128f1235e80;  alias, 1 drivers
v00000128f11f93b0_0 .net "out", 4 0, L_00000128f127f970;  alias, 1 drivers
v00000128f11f9810_0 .net "s", 0 0, v00000128f11c95a0_0;  alias, 1 drivers
L_00000128f127f970 .functor MUXZ 5, L_00000128f1235e80, L_00000128f12814f0, L_00000128f1236f20, C4<>;
S_00000128f1165e00 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000128f11b55b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000128f12371c0 .functor NOT 1, v00000128f11c9c80_0, C4<0>, C4<0>, C4<0>;
v00000128f11f98b0_0 .net *"_ivl_0", 0 0, L_00000128f12371c0;  1 drivers
v00000128f11f9310_0 .net "in1", 31 0, v00000128f11f9950_0;  alias, 1 drivers
v00000128f11f8f50_0 .net "in2", 31 0, v00000128f11f8870_0;  alias, 1 drivers
v00000128f11fa030_0 .net "out", 31 0, L_00000128f1295ae0;  alias, 1 drivers
v00000128f11f9270_0 .net "s", 0 0, v00000128f11c9c80_0;  alias, 1 drivers
L_00000128f1295ae0 .functor MUXZ 32, v00000128f11f8870_0, v00000128f11f9950_0, L_00000128f12371c0, C4<>;
S_00000128f114f020 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000128f114f1b0 .param/l "ADD" 0 9 12, C4<0000>;
P_00000128f114f1e8 .param/l "AND" 0 9 12, C4<0010>;
P_00000128f114f220 .param/l "NOR" 0 9 12, C4<0101>;
P_00000128f114f258 .param/l "OR" 0 9 12, C4<0011>;
P_00000128f114f290 .param/l "SGT" 0 9 12, C4<0111>;
P_00000128f114f2c8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000128f114f300 .param/l "SLT" 0 9 12, C4<0110>;
P_00000128f114f338 .param/l "SRL" 0 9 12, C4<1001>;
P_00000128f114f370 .param/l "SUB" 0 9 12, C4<0001>;
P_00000128f114f3a8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000128f114f3e0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000128f114f418 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000128f12381d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000128f11f8690_0 .net/2u *"_ivl_0", 31 0, L_00000128f12381d8;  1 drivers
v00000128f11f8c30_0 .net "opSel", 3 0, v00000128f11c93c0_0;  alias, 1 drivers
v00000128f11f8b90_0 .net "operand1", 31 0, L_00000128f1295860;  alias, 1 drivers
v00000128f11f9770_0 .net "operand2", 31 0, L_00000128f1296260;  alias, 1 drivers
v00000128f11f9950_0 .var "result", 31 0;
v00000128f11f99f0_0 .net "zero", 0 0, L_00000128f1295ea0;  alias, 1 drivers
E_00000128f11b6d30 .event anyedge, v00000128f11c93c0_0, v00000128f11f8b90_0, v00000128f11ca540_0;
L_00000128f1295ea0 .cmp/eq 32, v00000128f11f9950_0, L_00000128f12381d8;
S_00000128f1195aa0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000128f1230090 .param/l "RType" 0 4 2, C4<000000>;
P_00000128f12300c8 .param/l "add" 0 4 5, C4<100000>;
P_00000128f1230100 .param/l "addi" 0 4 8, C4<001000>;
P_00000128f1230138 .param/l "addu" 0 4 5, C4<100001>;
P_00000128f1230170 .param/l "and_" 0 4 5, C4<100100>;
P_00000128f12301a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000128f12301e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000128f1230218 .param/l "bne" 0 4 10, C4<000101>;
P_00000128f1230250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000128f1230288 .param/l "j" 0 4 12, C4<000010>;
P_00000128f12302c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000128f12302f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000128f1230330 .param/l "lw" 0 4 8, C4<100011>;
P_00000128f1230368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000128f12303a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000128f12303d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000128f1230410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000128f1230448 .param/l "sll" 0 4 6, C4<000000>;
P_00000128f1230480 .param/l "slt" 0 4 5, C4<101010>;
P_00000128f12304b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000128f12304f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000128f1230528 .param/l "sub" 0 4 5, C4<100010>;
P_00000128f1230560 .param/l "subu" 0 4 5, C4<100011>;
P_00000128f1230598 .param/l "sw" 0 4 8, C4<101011>;
P_00000128f12305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000128f1230608 .param/l "xori" 0 4 8, C4<001110>;
v00000128f11fa0d0_0 .var "PCsrc", 0 0;
v00000128f11f89b0_0 .net "funct", 5 0, L_00000128f1280d70;  alias, 1 drivers
v00000128f11f87d0_0 .net "opcode", 5 0, L_00000128f1235980;  alias, 1 drivers
v00000128f11fa170_0 .net "operand1", 31 0, L_00000128f12375b0;  alias, 1 drivers
v00000128f11f9a90_0 .net "operand2", 31 0, L_00000128f1296260;  alias, 1 drivers
v00000128f11f8a50_0 .net "rst", 0 0, v00000128f1234d00_0;  alias, 1 drivers
E_00000128f11b6770/0 .event anyedge, v00000128f11c9640_0, v00000128f11c8920_0, v00000128f11f9d10_0, v00000128f11ca540_0;
E_00000128f11b6770/1 .event anyedge, v00000128f11c8c40_0;
E_00000128f11b6770 .event/or E_00000128f11b6770/0, E_00000128f11b6770/1;
S_00000128f1195c30 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000128f11f8e10 .array "DataMem", 2047 0, 31 0;
v00000128f11fa210_0 .net "address", 31 0, v00000128f11f9950_0;  alias, 1 drivers
v00000128f11f9b30_0 .net "clock", 0 0, L_00000128f1236ba0;  1 drivers
v00000128f11f9bd0_0 .net "data", 31 0, L_00000128f1236f90;  alias, 1 drivers
v00000128f11f8eb0_0 .var/i "i", 31 0;
v00000128f11f8870_0 .var "q", 31 0;
v00000128f11f8550_0 .net "rden", 0 0, v00000128f11c9dc0_0;  alias, 1 drivers
v00000128f11f8370_0 .net "wren", 0 0, v00000128f11ca2c0_0;  alias, 1 drivers
E_00000128f11b3670 .event posedge, v00000128f11f9b30_0;
S_00000128f117d130 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000128f11bfc90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000128f11b66b0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000128f11f8cd0_0 .net "PCin", 31 0, L_00000128f12811d0;  alias, 1 drivers
v00000128f11f8410_0 .var "PCout", 31 0;
v00000128f11f84b0_0 .net "clk", 0 0, L_00000128f1237540;  alias, 1 drivers
v00000128f11f8d70_0 .net "rst", 0 0, v00000128f1234d00_0;  alias, 1 drivers
    .scope S_00000128f1195aa0;
T_0 ;
    %wait E_00000128f11b6770;
    %load/vec4 v00000128f11f8a50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000128f11fa0d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000128f11f87d0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000128f11fa170_0;
    %load/vec4 v00000128f11f9a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000128f11f87d0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000128f11fa170_0;
    %load/vec4 v00000128f11f9a90_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000128f11f87d0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000128f11f87d0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000128f11f87d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000128f11f89b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000128f11fa0d0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000128f117d130;
T_1 ;
    %wait E_00000128f11b54f0;
    %load/vec4 v00000128f11f8d70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000128f11f8410_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000128f11f8cd0_0;
    %assign/vec4 v00000128f11f8410_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000128f1167750;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000128f11c87e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000128f11c87e0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000128f11c87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %load/vec4 v00000128f11c87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000128f11c87e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 270532614, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 16779306, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 337641475, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11c96e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000128f11675c0;
T_3 ;
    %wait E_00000128f11b53b0;
    %load/vec4 v00000128f11c9640_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000128f11c9460_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000128f11ca2c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000128f11c9c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000128f11c9dc0_0, 0;
    %assign/vec4 v00000128f11c95a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000128f11c9460_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000128f11c93c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000128f11c9aa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000128f11c9fa0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000128f11ca2c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000128f11c9c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000128f11c9dc0_0, 0, 1;
    %store/vec4 v00000128f11c95a0_0, 0, 1;
    %load/vec4 v00000128f11c8920_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9460_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c95a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %load/vec4 v00000128f11c8c40_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c95a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000128f11c95a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9dc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9c80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11ca2c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000128f11c9aa0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000128f11c93c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000128f11129c0;
T_4 ;
    %wait E_00000128f11b54f0;
    %fork t_1, S_00000128f1112b50;
    %jmp t_0;
    .scope S_00000128f1112b50;
t_1 ;
    %load/vec4 v00000128f11f9f90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000128f11c8e20_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000128f11c8e20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000128f11c8e20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11f8730, 0, 4;
    %load/vec4 v00000128f11c8e20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000128f11c8e20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000128f11f9090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000128f11f9450_0;
    %load/vec4 v00000128f11f85f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11f8730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11f8730, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000128f11129c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000128f11129c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000128f11f94f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000128f11f94f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000128f11f94f0_0;
    %ix/getv/s 4, v00000128f11f94f0_0;
    %load/vec4a v00000128f11f8730, 4;
    %ix/getv/s 4, v00000128f11f94f0_0;
    %load/vec4a v00000128f11f8730, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000128f11f94f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000128f11f94f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000128f114f020;
T_6 ;
    %wait E_00000128f11b6d30;
    %load/vec4 v00000128f11f8c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %add;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %sub;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %and;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %or;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %xor;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %or;
    %inv;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000128f11f8b90_0;
    %load/vec4 v00000128f11f9770_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000128f11f9770_0;
    %load/vec4 v00000128f11f8b90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000128f11f8b90_0;
    %ix/getv 4, v00000128f11f9770_0;
    %shiftl 4;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000128f11f8b90_0;
    %ix/getv 4, v00000128f11f9770_0;
    %shiftr 4;
    %assign/vec4 v00000128f11f9950_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000128f1195c30;
T_7 ;
    %wait E_00000128f11b3670;
    %load/vec4 v00000128f11f8550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000128f11fa210_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000128f11f8e10, 4;
    %assign/vec4 v00000128f11f8870_0, 0;
T_7.0 ;
    %load/vec4 v00000128f11f8370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000128f11f9bd0_0;
    %ix/getv 3, v00000128f11fa210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11f8e10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000128f1195c30;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000128f11f8eb0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000128f11f8eb0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000128f11f8eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000128f11f8e10, 0, 4;
    %load/vec4 v00000128f11f8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000128f11f8eb0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_00000128f1195c30;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000128f11f8eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000128f11f8eb0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000128f11f8eb0_0;
    %load/vec4a v00000128f11f8e10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000128f11f8eb0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000128f11f8eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000128f11f8eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000128f11bfc90;
T_10 ;
    %wait E_00000128f11b54f0;
    %load/vec4 v00000128f1236560_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000128f1235b60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000128f1235b60_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000128f1235b60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000128f11bf970;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000128f12349e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000128f1234d00_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000128f11bf970;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000128f12349e0_0;
    %inv;
    %assign/vec4 v00000128f12349e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000128f11bf970;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000128f1234d00_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000128f1234d00_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v00000128f1235d40_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
