Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 25 03:01:08 2023
| Host         : LAPTOP-7GOEKSIJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              22 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+----------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------+---------------+----------------------------+------------------+----------------+
|  fpga_clk_IBUF_BUFG |               | st/wz[7]_i_1_n_0           |                1 |              1 |
|  st/pos             |               |                            |                1 |              3 |
|  fpga_clk_IBUF_BUFG |               | st/sw[3]_i_1_n_0           |                1 |              4 |
|  fpga_clk_IBUF_BUFG |               | st/wz_out[1]               |                2 |              4 |
|  fpga_clk_IBUF_BUFG |               | st/count_250hz[16]_i_1_n_0 |                4 |             16 |
|  fpga_clk_IBUF_BUFG |               |                            |               10 |             19 |
+---------------------+---------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


