Classic Timing Analyzer report for lab3
Tue Sep 29 23:11:59 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'read'
  8. Clock Hold: 'CLK'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                                                                                        ; To                                                                                                                                                                            ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.867 ns                                       ; address[4]                                                                                                                                                  ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 10.855 ns                                      ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 ; buffer_out[4]                                                                                                                                                                 ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.436 ns                                      ; wren                                                                                                                                                        ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                   ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 108.41 MHz ( period = 9.224 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0                                                              ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'read'          ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                                          ; buffer_block:inst25|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]                                                                                                            ; read       ; read     ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK        ; CLK      ; 11           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                                                                                                             ;                                                                                                                                                                               ;            ;          ; 11           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; read            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                                                                                           ; To                                                                                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 108.41 MHz ( period = 9.224 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; 108.62 MHz ( period = 9.206 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg7                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.116 ns                ;
; N/A   ; 108.86 MHz ( period = 9.186 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a5                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg2                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.106 ns                ;
; N/A   ; 108.89 MHz ( period = 9.184 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg4                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.105 ns                ;
; N/A   ; 109.05 MHz ( period = 9.170 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a6                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg1                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; 109.05 MHz ( period = 9.170 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a4                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg3                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; 109.05 MHz ( period = 9.170 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a1                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg6                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; 109.17 MHz ( period = 9.160 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a2                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg5                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.093 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                                                                    ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 259.47 MHz ( period = 3.854 ns )               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4                                                              ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                                       ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a1                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a2                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a4                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a5                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a6                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 325.73 MHz ( period = 3.070 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7                    ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg1  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a1~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg2  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a2~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg3  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg4  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a4~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg5  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a5~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg6  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a6~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg7  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7~porta_memory_reg0  ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; 356.13 MHz ( period = 2.808 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; 358.04 MHz ( period = 2.793 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 1.430 ns                ;
; N/A   ; 372.16 MHz ( period = 2.687 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.324 ns                ;
; N/A   ; 395.73 MHz ( period = 2.527 ns )               ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; 425.35 MHz ( period = 2.351 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 426.99 MHz ( period = 2.342 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 436.11 MHz ( period = 2.293 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.016 ns                ;
; N/A   ; 439.17 MHz ( period = 2.277 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; CLK        ; CLK      ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; 446.83 MHz ( period = 2.238 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.961 ns                ;
; N/A   ; 448.43 MHz ( period = 2.230 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.953 ns                ;
; N/A   ; 448.63 MHz ( period = 2.229 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 452.69 MHz ( period = 2.209 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 455.37 MHz ( period = 2.196 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.919 ns                ;
; N/A   ; 462.11 MHz ( period = 2.164 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; 463.39 MHz ( period = 2.158 ns )               ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg1                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a1~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg2                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a2~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg3                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a3~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg4                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a4~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg5                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a5~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg6                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a6~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg7                                                               ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a7~porta_memory_reg0                                                               ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4                                                    ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                                             ; CLK        ; CLK      ; None                        ; None                      ; 1.720 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                    ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                    ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.614 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0                                                    ; CLK        ; CLK      ; None                        ; None                      ; 1.253 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.785 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.715 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.680 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; rom_block:inst|lpm_counter0:inst3|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                          ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[2]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[0]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[1]                                                                     ; CLK        ; CLK      ; None                        ; None                      ; 0.609 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'read'                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                               ; To                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]      ; rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]      ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; buffer_block:inst25|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; buffer_block:inst25|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] ; read       ; read     ; None                        ; None                      ; 0.488 ns                ;
+-------+------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                        ; To                                                                                                                                                                            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0 ; CLK        ; CLK      ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg6 ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg4 ; CLK        ; CLK      ; None                       ; None                       ; 1.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg5 ; CLK        ; CLK      ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg1 ; CLK        ; CLK      ; None                       ; None                       ; 1.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg7 ; CLK        ; CLK      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg2 ; CLK        ; CLK      ; None                       ; None                       ; 1.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                          ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg3 ; CLK        ; CLK      ; None                       ; None                       ; 1.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0] ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0]                                   ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1] ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                   ; CLK        ; CLK      ; None                       ; None                       ; 0.609 ns                 ;
; Not operational: Clock Skew > Data Delay ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[0] ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|cntr_nlf:cntr1|safe_q[1]                                   ; CLK        ; CLK      ; None                       ; None                       ; 0.680 ns                 ;
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                     ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                                          ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.867 ns   ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 5.097 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.984 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.964 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 4.835 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.722 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.700 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 4.522 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.514 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A   ; None         ; 4.442 ns   ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 4.401 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.381 ns   ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A   ; None         ; 4.353 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A   ; None         ; 4.299 ns   ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A   ; None         ; 4.089 ns   ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A   ; None         ; 3.102 ns   ; address[4] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4           ; CLK      ;
; N/A   ; None         ; 2.884 ns   ; address[0] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0           ; CLK      ;
; N/A   ; None         ; 2.764 ns   ; address[3] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3           ; CLK      ;
; N/A   ; None         ; 2.718 ns   ; address[2] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2           ; CLK      ;
; N/A   ; None         ; 2.666 ns   ; address[1] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1           ; CLK      ;
; N/A   ; None         ; 2.661 ns   ; wren       ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                 ; CLK      ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                          ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                                                        ; To            ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 10.855 ns  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3 ; buffer_out[4] ; CLK        ;
; N/A   ; None         ; 10.242 ns  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a2 ; buffer_out[5] ; CLK        ;
; N/A   ; None         ; 10.070 ns  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a5 ; buffer_out[2] ; CLK        ;
; N/A   ; None         ; 10.066 ns  ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7 ; buffer_out[0] ; CLK        ;
; N/A   ; None         ; 9.835 ns   ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a6 ; buffer_out[1] ; CLK        ;
; N/A   ; None         ; 9.718 ns   ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0 ; buffer_out[7] ; CLK        ;
; N/A   ; None         ; 9.378 ns   ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a4 ; buffer_out[3] ; CLK        ;
; N/A   ; None         ; 9.090 ns   ; buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a1 ; buffer_out[6] ; CLK        ;
; N/A   ; None         ; 7.084 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[1]                                                                    ; ram_out[1]    ; CLK        ;
; N/A   ; None         ; 6.876 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[4]                                                          ; rom_out[4]    ; CLK        ;
; N/A   ; None         ; 6.737 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[4]                                                                    ; ram_out[4]    ; CLK        ;
; N/A   ; None         ; 6.700 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[7]                                                                    ; ram_out[7]    ; CLK        ;
; N/A   ; None         ; 6.622 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[0]                                                                    ; ram_out[0]    ; CLK        ;
; N/A   ; None         ; 6.514 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[3]                                                                    ; ram_out[3]    ; CLK        ;
; N/A   ; None         ; 6.468 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[6]                                                          ; rom_out[6]    ; CLK        ;
; N/A   ; None         ; 6.462 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[6]                                                                    ; ram_out[6]    ; CLK        ;
; N/A   ; None         ; 6.429 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[2]                                                                    ; ram_out[2]    ; CLK        ;
; N/A   ; None         ; 6.037 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[0]                                                          ; rom_out[0]    ; CLK        ;
; N/A   ; None         ; 6.018 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[5]                                                          ; rom_out[5]    ; CLK        ;
; N/A   ; None         ; 6.013 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[3]                                                          ; rom_out[3]    ; CLK        ;
; N/A   ; None         ; 5.890 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[1]                                                          ; rom_out[1]    ; CLK        ;
; N/A   ; None         ; 5.789 ns   ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|q_a[5]                                                                    ; ram_out[5]    ; CLK        ;
; N/A   ; None         ; 5.750 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]                                                          ; rom_out[7]    ; CLK        ;
; N/A   ; None         ; 5.574 ns   ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[2]                                                          ; rom_out[2]    ; CLK        ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                            ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                                          ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.436 ns ; wren       ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg                 ; CLK      ;
; N/A           ; None        ; -2.441 ns ; address[1] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg1           ; CLK      ;
; N/A           ; None        ; -2.493 ns ; address[2] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg2           ; CLK      ;
; N/A           ; None        ; -2.539 ns ; address[3] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg3           ; CLK      ;
; N/A           ; None        ; -2.659 ns ; address[0] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg0           ; CLK      ;
; N/A           ; None        ; -2.877 ns ; address[4] ; lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_address_reg4           ; CLK      ;
; N/A           ; None        ; -3.857 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -3.859 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -3.864 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -3.931 ns ; address[1] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -4.074 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg0 ; CLK      ;
; N/A           ; None        ; -4.084 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.143 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.145 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.156 ns ; address[3] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.217 ns ; address[2] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -4.440 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg3 ; CLK      ;
; N/A           ; None        ; -4.442 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
; N/A           ; None        ; -4.475 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg1 ; CLK      ;
; N/A           ; None        ; -4.514 ns ; address[0] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 ; CLK      ;
; N/A           ; None        ; -5.642 ns ; address[4] ; rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4 ; CLK      ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 29 23:11:59 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "read" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "buffer_block:inst25|inst22" as buffer
Info: Clock "CLK" has Internal fmax of 108.41 MHz between source memory "buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7" and destination memory "lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0" (period= 9.224 ns)
    Info: + Longest memory to memory delay is 1.125 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7'
        Info: 2: + IC(0.926 ns) + CELL(0.134 ns) = 1.125 ns; Loc. = M512_X16_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0'
        Info: Total cell delay = 0.199 ns ( 17.69 % )
        Info: Total interconnect delay = 0.926 ns ( 82.31 % )
    Info: - Smallest clock skew is -3.325 ns
        Info: + Shortest clock path from clock "CLK" to destination memory is 2.308 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.459 ns) = 2.308 ns; Loc. = M512_X16_Y22; Fanout = 1; MEM Node = 'lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_datain_reg0'
            Info: Total cell delay = 1.313 ns ( 56.89 % )
            Info: Total interconnect delay = 0.995 ns ( 43.11 % )
        Info: - Longest clock path from clock "CLK" to source memory is 5.633 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]'
            Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25|inst22'
            Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25|inst22~clkctrl'
            Info: 5: + IC(0.656 ns) + CELL(0.413 ns) = 5.633 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a7'
            Info: Total cell delay = 2.251 ns ( 39.96 % )
            Info: Total interconnect delay = 3.382 ns ( 60.04 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "read" Internal fmax is restricted to 500.0 MHz between source register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]" and destination register "rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.488 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 1; COMB Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 0.488 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "read" to destination register is 2.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'read'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'read~clkctrl'
                Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.482 ns ( 59.83 % )
                Info: Total interconnect delay = 0.995 ns ( 40.17 % )
            Info: - Longest clock path from clock "read" to source register is 2.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 1; CLK Node = 'read'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G1; Fanout = 2; COMB Node = 'read~clkctrl'
                Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.477 ns; Loc. = LCFF_X17_Y11_N31; Fanout = 3; REG Node = 'rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]'
                Info: Total cell delay = 1.482 ns ( 59.83 % )
                Info: Total interconnect delay = 0.995 ns ( 40.17 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 11 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]" and destination pin or register "buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0" for clock "CLK" (Hold time is 1.683 ns)
    Info: + Largest clock skew is 3.418 ns
        Info: + Longest clock path from clock "CLK" to destination memory is 5.679 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]'
            Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25|inst22'
            Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25|inst22~clkctrl'
            Info: 5: + IC(0.656 ns) + CELL(0.459 ns) = 5.679 ns; Loc. = M512_X24_Y22; Fanout = 1; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0'
            Info: Total cell delay = 2.297 ns ( 40.45 % )
            Info: Total interconnect delay = 3.382 ns ( 59.55 % )
        Info: - Shortest clock path from clock "CLK" to source memory is 2.261 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.413 ns) = 2.261 ns; Loc. = M512_X16_Y11; Fanout = 2; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]'
            Info: Total cell delay = 1.267 ns ( 56.04 % )
            Info: Total interconnect delay = 0.994 ns ( 43.96 % )
    Info: - Micro clock to output delay of source is 0.140 ns
    Info: - Shortest memory to memory delay is 1.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X16_Y11; Fanout = 2; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|q_a[7]'
        Info: 2: + IC(1.599 ns) + CELL(0.134 ns) = 1.798 ns; Loc. = M512_X24_Y22; Fanout = 1; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a0~porta_datain_reg0'
        Info: Total cell delay = 0.199 ns ( 11.07 % )
        Info: Total interconnect delay = 1.599 ns ( 88.93 % )
    Info: + Micro hold delay of destination is 0.203 ns
Info: tsu for memory "rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4" (data pin = "address[4]", clock pin = "CLK") is 5.867 ns
    Info: + Longest pin to memory delay is 8.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_G15; Fanout = 2; PIN Node = 'address[4]'
        Info: 2: + IC(5.554 ns) + CELL(0.491 ns) = 6.852 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 1; COMB Node = 'rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~17'
        Info: 3: + IC(0.315 ns) + CELL(0.366 ns) = 7.533 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 1; COMB Node = 'rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2'
        Info: 4: + IC(0.487 ns) + CELL(0.131 ns) = 8.151 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.795 ns ( 22.02 % )
        Info: Total interconnect delay = 6.356 ns ( 77.98 % )
    Info: + Micro setup delay of destination is 0.022 ns
    Info: - Shortest clock path from clock "CLK" to destination memory is 2.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.651 ns) + CELL(0.458 ns) = 2.306 ns; Loc. = M512_X16_Y11; Fanout = 8; MEM Node = 'rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg4'
        Info: Total cell delay = 1.312 ns ( 56.90 % )
        Info: Total interconnect delay = 0.994 ns ( 43.10 % )
Info: tco from clock "CLK" to destination pin "buffer_out[4]" through memory "buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3" is 10.855 ns
    Info: + Longest clock path from clock "CLK" to source memory is 5.633 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.591 ns) + CELL(0.712 ns) = 2.157 ns; Loc. = LCFF_X1_Y10_N9; Fanout = 4; REG Node = 'buffer_block:inst25|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[4]'
        Info: 3: + IC(0.344 ns) + CELL(0.272 ns) = 2.773 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'buffer_block:inst25|inst22'
        Info: 4: + IC(1.791 ns) + CELL(0.000 ns) = 4.564 ns; Loc. = CLKCTRL_G4; Fanout = 30; COMB Node = 'buffer_block:inst25|inst22~clkctrl'
        Info: 5: + IC(0.656 ns) + CELL(0.413 ns) = 5.633 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3'
        Info: Total cell delay = 2.251 ns ( 39.96 % )
        Info: Total interconnect delay = 3.382 ns ( 60.04 % )
    Info: + Micro clock to output delay of source is 0.140 ns
    Info: + Longest memory to pin delay is 5.082 ns
        Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y22; Fanout = 2; MEM Node = 'buffer_block:inst25|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_g1m:auto_generated|altsyncram_m781:altsyncram2|ram_block3a3'
        Info: 2: + IC(3.035 ns) + CELL(1.982 ns) = 5.082 ns; Loc. = PIN_AA17; Fanout = 0; PIN Node = 'buffer_out[4]'
        Info: Total cell delay = 2.047 ns ( 40.28 % )
        Info: Total interconnect delay = 3.035 ns ( 59.72 % )
Info: th for memory "lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg" (data pin = "wren", clock pin = "CLK") is -2.436 ns
    Info: + Longest clock path from clock "CLK" to destination memory is 2.307 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 51; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.458 ns) = 2.307 ns; Loc. = M512_X16_Y22; Fanout = 8; MEM Node = 'lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.312 ns ( 56.87 % )
        Info: Total interconnect delay = 0.995 ns ( 43.13 % )
    Info: + Micro hold delay of destination is 0.203 ns
    Info: - Shortest pin to memory delay is 4.946 ns
        Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C15; Fanout = 1; PIN Node = 'wren'
        Info: 2: + IC(3.875 ns) + CELL(0.224 ns) = 4.946 ns; Loc. = M512_X16_Y22; Fanout = 8; MEM Node = 'lpm_ram_dq2:inst35|altsyncram:altsyncram_component|altsyncram_n7a1:auto_generated|ram_block1a0~porta_we_reg'
        Info: Total cell delay = 1.071 ns ( 21.65 % )
        Info: Total interconnect delay = 3.875 ns ( 78.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Tue Sep 29 23:11:59 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


