Fitter report for top_ADCinterface
Fri May 22 20:06:33 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Routing Usage Summary
 25. I/O Rules Summary
 26. I/O Rules Details
 27. I/O Rules Matrix
 28. Fitter Device Options
 29. Operating Settings and Conditions
 30. Estimated Delay Added for Hold Timing Summary
 31. Estimated Delay Added for Hold Timing Details
 32. Fitter Messages
 33. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Fitter Summary                                                               ;
+---------------------------------+--------------------------------------------+
; Fitter Status                   ; Successful - Fri May 22 20:06:33 2015      ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name                   ; top_ADCinterface                           ;
; Top-level Entity Name           ; top_ADCinterface                           ;
; Family                          ; Cyclone V                                  ;
; Device                          ; 5CEFA2F23C8                                ;
; Timing Models                   ; Final                                      ;
; Logic utilization (in ALMs)     ; 541 / 9,430 ( 6 % )                        ;
; Total registers                 ; 781                                        ;
; Total pins                      ; 53 / 224 ( 24 % )                          ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 512 / 1,802,240 ( < 1 % )                  ;
; Total DSP Blocks                ; 0 / 25 ( 0 % )                             ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0 / 4 ( 0 % )                              ;
; Total DLLs                      ; 0 / 4 ( 0 % )                              ;
+---------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CEFA2F23C8                           ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------+
; I/O Assignment Warnings                                       ;
+------------------------+--------------------------------------+
; Pin Name               ; Reason                               ;
+------------------------+--------------------------------------+
; adc_interface_adc_csbn ; Missing drive strength and slew rate ;
; adc_interface_adc_sdio ; Missing drive strength and slew rate ;
; adc_interface_adc_sclk ; Missing drive strength and slew rate ;
; adc_interface_adc_oen  ; Missing drive strength and slew rate ;
; adc_interface_adc_sdon ; Missing drive strength and slew rate ;
; adc_interface_cha_3p5  ; Missing drive strength and slew rate ;
; adc_interface_cha_2x   ; Missing drive strength and slew rate ;
; adc_interface_cha_8p5x ; Missing drive strength and slew rate ;
; adc_interface_cha_in1  ; Missing drive strength and slew rate ;
; adc_interface_cha_in3  ; Missing drive strength and slew rate ;
; adc_interface_cha_en   ; Missing drive strength and slew rate ;
; adc_interface_cha_in4  ; Missing drive strength and slew rate ;
; adc_interface_mon_fs   ; Missing drive strength and slew rate ;
; adc_interface_mon_en   ; Missing drive strength and slew rate ;
; adc_interface_chb_en   ; Missing drive strength and slew rate ;
; adc_interface_chb_in2  ; Missing drive strength and slew rate ;
; adc_interface_chb_in1  ; Missing drive strength and slew rate ;
; adc_interface_chb_in4  ; Missing drive strength and slew rate ;
; adc_interface_chb_3p5x ; Missing drive strength and slew rate ;
; adc_interface_chb_2x   ; Missing drive strength and slew rate ;
; adc_interface_chb_8p5x ; Missing drive strength and slew rate ;
; leds_led[7]            ; Missing drive strength and slew rate ;
; leds_led[6]            ; Missing drive strength and slew rate ;
; leds_led[5]            ; Missing drive strength and slew rate ;
; leds_led[4]            ; Missing drive strength and slew rate ;
; leds_led[3]            ; Missing drive strength and slew rate ;
; leds_led[2]            ; Missing drive strength and slew rate ;
; leds_led[1]            ; Missing drive strength and slew rate ;
; leds_led[0]            ; Missing drive strength and slew rate ;
+------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                           ; Action          ; Operation                                         ; Reason                     ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                         ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; adc_dataandclock_adc_clk~inputCLKENA0                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; clk_clk~inputCLKENA0                                                                                                                                                                                                                                                           ; Created         ; Placement                                         ; Fitter Periphery Placement ;           ;                ;                                                                                                                                                                                                                                                                                          ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q         ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                   ; PORTBDATAOUT     ;                       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][2]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][2]~DUPLICATE                                                                                                                                                                                                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~DUPLICATE                                                                                                                                          ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0] ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                              ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                             ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                             ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                       ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                         ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                         ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                              ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6]~DUPLICATE                                              ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]~DUPLICATE                                              ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                 ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                    ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                   ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                     ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~DUPLICATE                                                                                                                                                             ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                 ;                  ;                       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[2]~DUPLICATE                                                                                                        ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                       ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                           ;                  ;                       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;           ;                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                           ;                  ;                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 1664 ) ; 0.00 % ( 0 / 1664 )        ; 0.00 % ( 0 / 1664 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 1664 ) ; 0.00 % ( 0 / 1664 )        ; 0.00 % ( 0 / 1664 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 1474 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 181 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 9 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 541 / 9,430           ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 541                   ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 645 / 9,430           ; 7 %   ;
;         [a] ALMs used for LUT logic and registers           ; 201                   ;       ;
;         [b] ALMs used for LUT logic                         ; 285                   ;       ;
;         [c] ALMs used for registers                         ; 159                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 105 / 9,430           ; 1 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 9,430             ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 1                     ;       ;
;         [c] Due to LAB input limits                         ; 0                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 83 / 943              ; 9 %   ;
;     -- Logic LABs                                           ; 83                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 820                   ;       ;
;     -- 7 input functions                                    ; 10                    ;       ;
;     -- 6 input functions                                    ; 205                   ;       ;
;     -- 5 input functions                                    ; 166                   ;       ;
;     -- 4 input functions                                    ; 140                   ;       ;
;     -- <=3 input functions                                  ; 299                   ;       ;
; Combinational ALUT usage for route-throughs                 ; 146                   ;       ;
; Dedicated logic registers                                   ; 781                   ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 719 / 18,860          ; 4 %   ;
;         -- Secondary logic registers                        ; 62 / 18,860           ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 727                   ;       ;
;         -- Routing optimization registers                   ; 54                    ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 53 / 224              ; 24 %  ;
;     -- Clock pins                                           ; 2 / 9                 ; 22 %  ;
;     -- Dedicated input pins                                 ; 3 / 11                ; 27 %  ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 1 / 176               ; < 1 % ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 512 / 1,802,240       ; < 1 % ;
; Total block memory implementation bits                      ; 10,240 / 1,802,240    ; < 1 % ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 25                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 4                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 88                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3                 ; 0 %   ;
; Hard Memory Controllers                                     ; 0 / 1                 ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.9% / 0.9% / 0.8%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 16.4% / 17.2% / 14.0% ;       ;
; Maximum fan-out                                             ; 405                   ;       ;
; Highest non-global fan-out                                  ; 345                   ;       ;
; Total fan-out                                               ; 6269                  ;       ;
; Average fan-out                                             ; 3.38                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                  ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 505 / 9430 ( 5 % )   ; 64 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
; ALMs needed [=A-B+C]                                        ; 505                  ; 64                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 572 / 9430 ( 6 % )   ; 74 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
;         [a] ALMs used for LUT logic and registers           ; 178                  ; 23                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 252                  ; 33                   ; 0                              ;
;         [c] ALMs used for registers                         ; 142                  ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                    ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 68 / 9430 ( < 1 % )  ; 10 / 9430 ( < 1 % )  ; 0 / 9430 ( 0 % )               ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1 / 9430 ( < 1 % )   ; 0 / 9430 ( 0 % )     ; 0 / 9430 ( 0 % )               ;
;         [a] Due to location constrained logic               ; 0                    ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 1                    ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 0                    ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Difficulty packing design                                   ; Low                  ; Low                  ; Low                            ;
;                                                             ;                      ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 75 / 943 ( 8 % )     ; 10 / 943 ( 1 % )     ; 0 / 943 ( 0 % )                ;
;     -- Logic LABs                                           ; 75                   ; 10                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 719                  ; 101                  ; 0                              ;
;     -- 7 input functions                                    ; 9                    ; 1                    ; 0                              ;
;     -- 6 input functions                                    ; 191                  ; 14                   ; 0                              ;
;     -- 5 input functions                                    ; 146                  ; 20                   ; 0                              ;
;     -- 4 input functions                                    ; 125                  ; 15                   ; 0                              ;
;     -- <=3 input functions                                  ; 248                  ; 51                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 133                  ; 13                   ; 0                              ;
; Memory ALUT usage                                           ; 0                    ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                    ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Dedicated logic registers                                   ; 0                    ; 0                    ; 0                              ;
;     -- By type:                                             ;                      ;                      ;                                ;
;         -- Primary logic registers                          ; 639 / 18860 ( 3 % )  ; 80 / 18860 ( < 1 % ) ; 0 / 18860 ( 0 % )              ;
;         -- Secondary logic registers                        ; 57 / 18860 ( < 1 % ) ; 5 / 18860 ( < 1 % )  ; 0 / 18860 ( 0 % )              ;
;     -- By function:                                         ;                      ;                      ;                                ;
;         -- Design implementation registers                  ; 647                  ; 80                   ; 0                              ;
;         -- Routing optimization registers                   ; 49                   ; 5                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
;                                                             ;                      ;                      ;                                ;
; Virtual pins                                                ; 0                    ; 0                    ; 0                              ;
; I/O pins                                                    ; 53                   ; 0                    ; 0                              ;
; I/O registers                                               ; 0                    ; 0                    ; 0                              ;
; Total block memory bits                                     ; 512                  ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 10240                ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 1 / 176 ( < 1 % )    ; 0 / 176 ( 0 % )      ; 0 / 176 ( 0 % )                ;
; Clock enable block                                          ; 2 / 104 ( 1 % )      ; 0 / 104 ( 0 % )      ; 0 / 104 ( 0 % )                ;
;                                                             ;                      ;                      ;                                ;
; Connections                                                 ;                      ;                      ;                                ;
;     -- Input Connections                                    ; 514                  ; 123                  ; 1                              ;
;     -- Registered Input Connections                         ; 265                  ; 93                   ; 0                              ;
;     -- Output Connections                                   ; 5                    ; 249                  ; 384                            ;
;     -- Registered Output Connections                        ; 0                    ; 248                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Internal Connections                                        ;                      ;                      ;                                ;
;     -- Total Connections                                    ; 5643                 ; 897                  ; 393                            ;
;     -- Registered Connections                               ; 2646                 ; 692                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; External Connections                                        ;                      ;                      ;                                ;
;     -- Top                                                  ; 0                    ; 253                  ; 266                            ;
;     -- sld_hub:auto_hub                                     ; 253                  ; 0                    ; 119                            ;
;     -- hard_block:auto_generated_inst                       ; 266                  ; 119                  ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Partition Interface                                         ;                      ;                      ;                                ;
;     -- Input Ports                                          ; 43                   ; 37                   ; 4                              ;
;     -- Output Ports                                         ; 34                   ; 55                   ; 9                              ;
;     -- Bidir Ports                                          ; 0                    ; 0                    ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Registered Ports                                            ;                      ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                    ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                    ; 21                   ; 0                              ;
;                                                             ;                      ;                      ;                                ;
; Port Connectivity                                           ;                      ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                    ; 4                    ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                    ; 28                   ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                    ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                    ; 24                   ; 0                              ;
;     -- Output Ports with no Source                          ; 0                    ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                    ; 29                   ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                    ; 44                   ; 0                              ;
+-------------------------------------------------------------+----------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; adc_dataandclock_adc_clk        ; N16   ; 5B       ; 54           ; 18           ; 43           ; 32                    ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_clk(n)     ; M16   ; 5B       ; 54           ; 18           ; 60           ; 0                     ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[0]    ; R11   ; 3B       ; 25           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[0](n) ; R10   ; 3B       ; 25           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[1]    ; U12   ; 3B       ; 24           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[1](n) ; U11   ; 3B       ; 24           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[2]    ; R9    ; 3B       ; 23           ; 0            ; 40           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[2](n) ; T10   ; 3B       ; 23           ; 0            ; 57           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[3]    ; U10   ; 3B       ; 19           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[3](n) ; T9    ; 3B       ; 19           ; 0            ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[4]    ; N19   ; 5B       ; 54           ; 19           ; 3            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[4](n) ; M18   ; 5B       ; 54           ; 19           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[5]    ; K17   ; 5B       ; 54           ; 20           ; 3            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[5](n) ; L17   ; 5B       ; 54           ; 20           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[6]    ; L19   ; 5B       ; 54           ; 21           ; 3            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[6](n) ; L18   ; 5B       ; 54           ; 21           ; 20           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[7]    ; T18   ; 5A       ; 54           ; 14           ; 43           ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; adc_dataandclock_adc_data[7](n) ; T17   ; 5A       ; 54           ; 14           ; 60           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; LVDS         ; Off         ; --                        ; User                 ;
; buttonsandswitches_b1           ; H18   ; 7A       ; 48           ; 45           ; 17           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; buttonsandswitches_b2           ; J18   ; 7A       ; 48           ; 45           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; buttonsandswitches_sw1          ; C16   ; 7A       ; 52           ; 45           ; 51           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; buttonsandswitches_sw2          ; D17   ; 7A       ; 50           ; 45           ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; buttonsandswitches_sw3          ; G17   ; 7A       ; 50           ; 45           ; 34           ; 0                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
; clk_clk                         ; H13   ; 7A       ; 38           ; 45           ; 0            ; 405                   ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; User                 ;
+---------------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; adc_interface_adc_csbn ; R22   ; 5A       ; 54           ; 15           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_adc_oen  ; P22   ; 5A       ; 54           ; 16           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_adc_sclk ; R16   ; 5A       ; 54           ; 16           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_adc_sdio ; R21   ; 5A       ; 54           ; 16           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_adc_sdon ; R17   ; 5A       ; 54           ; 16           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_2x   ; P8    ; 3B       ; 18           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_3p5  ; V10   ; 3B       ; 16           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_8p5x ; R7    ; 3A       ; 14           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_en   ; W9    ; 3A       ; 11           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_in1  ; P7    ; 3A       ; 14           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_in3  ; W8    ; 3A       ; 11           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_cha_in4  ; U6    ; 3A       ; 12           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_2x   ; AB10  ; 3B       ; 25           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_3p5x ; P12   ; 3B       ; 24           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_8p5x ; AB11  ; 3B       ; 25           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_en   ; AA9   ; 3B       ; 22           ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_in1  ; Y9    ; 3B       ; 23           ; 0            ; 74           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_in2  ; Y10   ; 3B       ; 23           ; 0            ; 91           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_chb_in4  ; R12   ; 3B       ; 24           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_mon_en   ; AA10  ; 3B       ; 22           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; adc_interface_mon_fs   ; AA8   ; 3B       ; 19           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[0]            ; N1    ; 2A       ; 0            ; 19           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[1]            ; N2    ; 2A       ; 0            ; 19           ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[2]            ; U1    ; 2A       ; 0            ; 19           ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[3]            ; U2    ; 2A       ; 0            ; 19           ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[4]            ; W2    ; 2A       ; 0            ; 18           ; 60           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[5]            ; AA1   ; 2A       ; 0            ; 18           ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[6]            ; AA2   ; 2A       ; 0            ; 18           ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; leds_led[7]            ; Y3    ; 2A       ; 0            ; 18           ; 43           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 16mA             ; Off                               ; --                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+------------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; 2A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3A       ; 5 / 16 ( 31 % )  ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 19 / 32 ( 59 % ) ; 2.5V          ; --           ; 2.5V          ;
; 4A       ; 0 / 48 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5A       ; 7 / 16 ( 44 % )  ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 8 / 16 ( 50 % )  ; 2.5V          ; --           ; 2.5V          ;
; 7A       ; 6 / 48 ( 13 % )  ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                            ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A2       ; 288        ; 9A       ; ^MSEL2                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ; --       ; VCCBAT                          ; power  ;              ; 1.2V                ; --           ;                 ; --       ; --           ;
; A4       ; 290        ; 9A       ; ^nCONFIG                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A5       ; 264        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A7       ; 273        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 271        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 262        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 260        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A12      ; 242        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 230        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 218        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 216        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; A17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; A21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; A22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 29         ; 2A       ; leds_led[5]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA2      ; 31         ; 2A       ; leds_led[6]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA3      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA5      ; 53         ; 3A       ; ^AS_DATA2, DATA2                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA6      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA7      ; 79         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA8      ; 82         ; 3B       ; adc_interface_mon_fs            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA9      ; 89         ; 3B       ; adc_interface_chb_en            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA10     ; 87         ; 3B       ; adc_interface_mon_en            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA11     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 113        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 111        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA15     ; 116        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA17     ; 127        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA18     ; 129        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 130        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA22     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 55         ; 3A       ; ^AS_DATA1, DATA1                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB4      ; 57         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB5      ; 76         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB6      ; 74         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB7      ; 81         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB8      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB9      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB10     ; 98         ; 3B       ; adc_interface_chb_2x            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB11     ; 100        ; 3B       ; adc_interface_chb_8p5x          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB12     ; 108        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 106        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB15     ; 114        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; 4A       ; VREFB4AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; AB17     ; 119        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ; 121        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB19     ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; AB20     ; 122        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB21     ; 124        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B4       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B5       ; 266        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 268        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 270        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ;            ; 8A       ; VREFB8AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; B9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B10      ; 263        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B11      ; 250        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 240        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 228        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 225        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 204        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B19      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; B20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; B22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C1       ; 16         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C2       ; 18         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; C3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C5       ; 292        ; 9A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C6       ; 272        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C8       ; 278        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 265        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C11      ; 248        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C12      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; C13      ; 241        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ;            ; 7A       ; VREFB7AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; C15      ; 223        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 206        ; 7A       ; buttonsandswitches_sw1          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; C18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; C22      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D3       ; 22         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; D4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D6       ; 274        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 276        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 277        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D11      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D12      ; 247        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ; 239        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; D14      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D15      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D16      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D17      ; 207        ; 7A       ; buttonsandswitches_sw2          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; D21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; D22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E1       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; E2       ; 20         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; E3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E5       ; 289        ; 9A       ; ^MSEL3                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E6       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E7       ; 282        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E9       ; 275        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ; 267        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E11      ;            ; --       ; VCCPD7A8A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E12      ; 249        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; E14      ; 231        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ; 215        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E16      ; 209        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E18      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; E19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; E22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 291        ; 9A       ; ^MSEL4                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F4       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 280        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F9       ; 269        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 253        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F12      ; 238        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F13      ; 233        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 226        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 217        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; F17      ; 202        ; 7A       ; ^GND                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F18      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F19      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; F21      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G1       ; 17         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G2       ; 19         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; G3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 287        ; 9A       ; ^nCE                            ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 279        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G7       ;            ; 8A       ; VCCIO8A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G8       ; 258        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G10      ; 251        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 236        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 245        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 237        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 224        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 210        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 208        ; 7A       ; buttonsandswitches_sw3          ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G18      ; 211        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; G20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; G22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H5       ; 286        ; 9A       ; ^nSTATUS                        ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H6       ; 281        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 256        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ; 261        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H10      ; 234        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H11      ; 243        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; H13      ; 235        ; 7A       ; clk_clk                         ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H14      ; 227        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 221        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ; 219        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ;            ; 7A       ; VCCIO7A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H18      ; 213        ; 7A       ; buttonsandswitches_b1           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H19      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; H20      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; H22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 285        ; 9A       ; ^MSEL1                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 255        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ; 257        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J9       ; 259        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J11      ; 232        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J13      ; 229        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; J17      ; 220        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 214        ; 7A       ; buttonsandswitches_b2           ; input  ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J19      ; 212        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; J21      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; J22      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K6       ; 284        ; 9A       ; ^CONF_DONE                      ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 254        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 246        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ; 222        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K17      ; 178        ; 5B       ; adc_dataandclock_adc_data[5]    ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K18      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ; 205        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K20      ; 203        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; K21      ; 183        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 185        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ; 21         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L2       ; 23         ; 2A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; L3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L6       ; 283        ; 9A       ; ^MSEL0                          ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 252        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L8       ; 244        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; L9       ;            ;          ; DNU                             ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ; 180        ; 5B       ; adc_dataandclock_adc_data[5](n) ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L18      ; 184        ; 5B       ; adc_dataandclock_adc_data[6](n) ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L19      ; 182        ; 5B       ; adc_dataandclock_adc_data[6]    ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L20      ;            ; 5B       ; VREFB5BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; L21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; L22      ; 177        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M5       ; 48         ; 3A       ; altera_reserved_tdo             ; output ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; M6       ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M7       ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M8       ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M9       ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; M10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ; 172        ; 5B       ; adc_dataandclock_adc_clk(n)     ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M17      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M18      ; 176        ; 5B       ; adc_dataandclock_adc_data[4](n) ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M19      ;            ; 5B       ; VCCIO5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; M20      ; 179        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M21      ; 181        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; M22      ; 175        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N1       ; 24         ; 2A       ; leds_led[0]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N2       ; 26         ; 2A       ; leds_led[1]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N6       ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N8       ; 80         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N9       ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; N10      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 170        ; 5B       ; adc_dataandclock_adc_clk        ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; 5B       ; VCCPD5B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; N19      ; 174        ; 5B       ; adc_dataandclock_adc_data[4]    ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N20      ; 171        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 173        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; N22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P5       ; 50         ; 3A       ; altera_reserved_tms             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; P6       ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P7       ; 73         ; 3A       ; adc_interface_cha_in1           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P8       ; 78         ; 3B       ; adc_interface_cha_2x            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P9       ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P10      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ; 97         ; 3B       ; adc_interface_chb_3p5x          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; P13      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; P15      ;            ; --       ; VCC                             ; power  ;              ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ; 167        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P17      ; 169        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P18      ; 168        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P19      ; 166        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; P20      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P21      ;            ; 5A       ; VCCPD5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 164        ; 5A       ; adc_interface_adc_oen           ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R2       ;            ; --       ; VCCPD1A2A                       ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R4       ; 49         ; 3A       ; ^nCSO, DATA4                    ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; R5       ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R6       ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R7       ; 71         ; 3A       ; adc_interface_cha_8p5x          ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R8       ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R9       ; 93         ; 3B       ; adc_dataandclock_adc_data[2]    ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R10      ; 99         ; 3B       ; adc_dataandclock_adc_data[0](n) ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R11      ; 101        ; 3B       ; adc_dataandclock_adc_data[0]    ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R12      ; 95         ; 3B       ; adc_interface_chb_in4           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; R13      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; R14      ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; R15      ; 161        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; R16      ; 163        ; 5A       ; adc_interface_adc_sclk          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R17      ; 165        ; 5A       ; adc_interface_adc_sdon          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R18      ;            ; 5A       ; VCCIO5A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; R19      ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; R20      ;            ; 5A       ; VREFB5AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; R21      ; 162        ; 5A       ; adc_interface_adc_sdio          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 160        ; 5A       ; adc_interface_adc_csbn          ; output ; 2.5 V        ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T4       ; 51         ; 3A       ; ^AS_DATA3, DATA3                ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; T5       ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T6       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T7       ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T8       ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ; 83         ; 3B       ; adc_dataandclock_adc_data[3](n) ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T10      ; 91         ; 3B       ; adc_dataandclock_adc_data[2](n) ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; T11      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; T12      ; 110        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 112        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ; 126        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; T15      ; 159        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T16      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T17      ; 157        ; 5A       ; adc_dataandclock_adc_data[7](n) ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T18      ; 155        ; 5A       ; adc_dataandclock_adc_data[7]    ; input  ; LVDS         ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 154        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 156        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; T22      ; 158        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 25         ; 2A       ; leds_led[2]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U2       ; 27         ; 2A       ; leds_led[3]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U6       ; 67         ; 3A       ; adc_interface_cha_in4           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U7       ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U8       ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U9       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; U10      ; 85         ; 3B       ; adc_dataandclock_adc_data[3]    ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U11      ; 94         ; 3B       ; adc_dataandclock_adc_data[1](n) ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U12      ; 96         ; 3B       ; adc_dataandclock_adc_data[1]    ; input  ; LVDS         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U13      ; 109        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U15      ; 128        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U16      ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U18      ;            ; --       ; VCCA_FPLL                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U21      ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; U22      ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 56         ; 3A       ; ^DCLK                           ;        ;              ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; V4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V5       ; 52         ; 3A       ; altera_reserved_tck             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; V6       ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V7       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCPGM                          ; power  ;              ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; V9       ; 75         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V10      ; 77         ; 3B       ; adc_interface_cha_3p5           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V13      ; 107        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ; 118        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V15      ; 120        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V16      ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V17      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; V18      ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V20      ; 131        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V21      ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; V22      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W1       ;            ; 2A       ; VREFB2AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 28         ; 2A       ; leds_led[4]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W3       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; W5       ; 54         ; 3A       ; altera_reserved_tdi             ; input  ; 2.5 V        ;                     ; --           ; N               ; no       ; Off          ;
; W6       ;            ; 3A       ; VCCPD3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W7       ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 63         ; 3A       ; adc_interface_cha_in3           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W9       ; 65         ; 3A       ; adc_interface_cha_en            ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W10      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W11      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W13      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W15      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W16      ; 136        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W17      ;            ; --       ; VCCPD3B4A                       ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W18      ;            ; --       ; VCC_AUX                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W19      ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ;            ; 4A       ; VCCIO4A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; W21      ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; W22      ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y1       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 30         ; 2A       ; leds_led[7]                     ; output ; 3.3-V LVTTL  ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y4       ;            ; 2A       ; VCCIO2A                         ; power  ;              ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ;          ; NC                              ;        ;              ;                     ; --           ;                 ; --       ; --           ;
; Y7       ;            ; 3A       ; VREFB3AN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ; 3A       ; VCCIO3A                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y9       ; 92         ; 3B       ; adc_interface_chb_in1           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y10      ; 90         ; 3B       ; adc_interface_chb_in2           ; output ; 2.5 V        ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y11      ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ; 3B       ; VREFB3BN0                       ; power  ;              ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; 3B       ; VCCIO3B                         ; power  ;              ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y14      ; 115        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y15      ; 117        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 123        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 125        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ;            ;          ; GND                             ; gnd    ;              ;                     ; --           ;                 ; --       ; --           ;
; Y19      ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y21      ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y22      ; 138        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;                     ; Column I/O   ;                 ; no       ; On           ;
+----------+------------+----------+---------------------------------+--------+--------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                    ; Library Name      ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; |top_ADCinterface                                                                                   ; 540.5 (0.8)          ; 644.0 (1.3)                      ; 104.5 (0.5)                                       ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 820 (3)             ; 781 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 53   ; 0            ; |top_ADCinterface                                                                                                                                                                                                                                                                                                      ; work              ;
;    |ADCinterface_qsys:inst|                                                                         ; 480.2 (0.0)          ; 569.7 (0.0)                      ; 90.5 (0.0)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 716 (0)             ; 696 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst                                                                                                                                                                                                                                                                               ; ADCinterface_qsys ;
;       |ADCinterface:adcinterface_0|                                                                 ; 60.2 (60.2)          ; 70.3 (70.3)                      ; 10.8 (10.8)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 75 (75)             ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface:adcinterface_0                                                                                                                                                                                                                                                   ; ADCinterface_qsys ;
;       |ADCinterface_qsys_master_0:master_0|                                                         ; 360.3 (0.0)          ; 431.2 (0.0)                      ; 70.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 541 (0)             ; 480 (0)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0                                                                                                                                                                                                                                           ; ADCinterface_qsys ;
;          |altera_avalon_packets_to_master:transacto|                                                ; 116.3 (0.0)          ; 133.4 (0.0)                      ; 17.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 186 (0)             ; 126 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                 ; ADCinterface_qsys ;
;             |packets_to_master:p2m|                                                                 ; 116.3 (116.3)        ; 133.4 (133.4)                    ; 17.2 (17.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 186 (186)           ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                           ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:fifo|                                                               ; 15.2 (15.2)          ; 15.4 (15.4)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 17 (17)                   ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                ; ADCinterface_qsys ;
;             |altsyncram:mem_rtl_0|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                           ; work              ;
;                |altsyncram_g0n1:auto_generated|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                            ; work              ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                    ; 8.0 (8.0)            ; 8.3 (8.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                     ; ADCinterface_qsys ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                         ; 205.0 (0.0)          ; 257.2 (0.0)                      ; 52.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 291 (0)             ; 306 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                          ; ADCinterface_qsys ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                     ; 203.8 (0.0)          ; 256.2 (0.0)                      ; 52.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (0)             ; 306 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                        ; ADCinterface_qsys ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                        ; 10.1 (1.8)           ; 22.7 (8.2)                       ; 12.6 (6.4)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 50 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                            ; ADCinterface_qsys ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                     ; 6.7 (6.7)            ; 10.6 (10.6)                      ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:in_to_out_synchronizer|                                  ; 0.2 (0.2)            ; 1.3 (1.3)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                             ; work              ;
;                   |altera_std_synchronizer:out_to_in_synchronizer|                                  ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                             ; work              ;
;                |altera_jtag_src_crosser:source_crosser|                                             ; 3.6 (3.0)            ; 11.1 (6.9)                       ; 7.5 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                 ; ADCinterface_qsys ;
;                   |altera_jtag_control_signal_crosser:crosser|                                      ; 0.6 (0.3)            ; 4.2 (0.3)                        ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                      ; ADCinterface_qsys ;
;                      |altera_std_synchronizer:synchronizer|                                         ; 0.0 (0.0)            ; 3.8 (3.8)                        ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer ; work              ;
;                |altera_jtag_streaming:jtag_streaming|                                               ; 189.7 (182.1)        ; 221.4 (207.8)                    ; 31.8 (25.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 279 (269)           ; 226 (207)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                   ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                    ; 2.9 (2.9)            ; 3.5 (3.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                      ; ADCinterface_qsys ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                      ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                        ; ADCinterface_qsys ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                        ; 0.0 (0.0)            ; 4.0 (4.0)                        ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                          ; work              ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                               ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                 ; work              ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                       ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                         ; work              ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                            ; 0.6 (0.6)            ; 1.2 (1.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                              ; work              ;
;                |altera_std_synchronizer:synchronizer|                                               ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                   ; work              ;
;             |altera_jtag_sld_node:node|                                                             ; 1.1 (0.0)            ; 1.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                ; ADCinterface_qsys ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                  ; 1.1 (1.1)            ; 1.1 (1.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                              ; work              ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                    ; 15.3 (15.3)          ; 15.3 (15.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                     ; ADCinterface_qsys ;
;          |altera_reset_controller:rst_controller|                                                   ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                    ; ADCinterface_qsys ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                            ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                         ; ADCinterface_qsys ;
;       |ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|                                       ; 59.6 (0.0)           ; 66.7 (0.0)                       ; 7.3 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 99 (0)              ; 91 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                         ; ADCinterface_qsys ;
;          |altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|                       ; 8.3 (8.3)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                      ; ADCinterface_qsys ;
;          |altera_merlin_master_agent:master_0_master_agent|                                         ; 1.7 (1.7)            ; 2.6 (2.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent                                                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|                            ; 4.5 (1.7)            ; 4.8 (1.8)                        ; 0.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (4)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent                                                                                                                                                           ; ADCinterface_qsys ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                         ; 2.8 (2.8)            ; 3.0 (3.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                             ; ADCinterface_qsys ;
;          |altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|                  ; 6.3 (6.3)            ; 7.5 (7.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator                                                                                                                                                 ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|              ; 21.6 (21.6)          ; 26.7 (26.7)                      ; 5.3 (5.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 22 (22)             ; 35 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter                                                                                                                                             ; ADCinterface_qsys ;
;          |altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|              ; 16.8 (16.8)          ; 16.8 (16.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 43 (43)             ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter                                                                                                                                             ; ADCinterface_qsys ;
;       |altera_reset_controller:rst_controller|                                                      ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                        ; ADCinterface_qsys ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                             ; ADCinterface_qsys ;
;    |sld_hub:auto_hub|                                                                               ; 59.5 (0.5)           ; 73.0 (0.5)                       ; 13.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (1)             ; 85 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub                                                                                                                                                                                                                                                                                     ; work              ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 59.0 (1.3)           ; 72.5 (2.8)                       ; 13.5 (1.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 100 (1)             ; 85 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                         ; alt_sld_fab       ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 57.8 (0.0)           ; 69.7 (0.0)                       ; 11.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                         ; alt_sld_fab       ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 57.8 (38.2)          ; 69.7 (45.8)                      ; 11.9 (7.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 99 (64)             ; 80 (52)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                            ; work              ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 9.5 (9.5)            ; 10.3 (10.3)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                    ; work              ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 10.1 (10.1)          ; 13.6 (13.6)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top_ADCinterface|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                  ; work              ;
+-----------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                            ;
+---------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; Name                            ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+
; adc_interface_adc_csbn          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; buttonsandswitches_b1           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; buttonsandswitches_b2           ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; buttonsandswitches_sw1          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; buttonsandswitches_sw2          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; buttonsandswitches_sw3          ; Input    ; -- ; --   ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_interface_adc_sdio          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_adc_sclk          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_adc_oen           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_adc_sdon          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_3p5           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_2x            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_8p5x          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_in1           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_in3           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_en            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_cha_in4           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_mon_fs            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_mon_en            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_en            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_in2           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_in1           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_in4           ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_3p5x          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_2x            ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; adc_interface_chb_8p5x          ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[7]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[6]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[5]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[4]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[3]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[2]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[1]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; leds_led[0]                     ; Output   ; -- ; --   ; --   ; -- ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; clk_clk                         ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[7]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_clk        ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[6]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[5]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[4]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[3]    ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[2]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[1]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[0]    ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[7](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_clk(n)     ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[6](n) ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[5](n) ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[4](n) ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[3](n) ; Input    ; -- ; --   ; (0)  ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[2](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[1](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
; adc_dataandclock_adc_data[0](n) ; Input    ; -- ; (0)  ; --   ; -- ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------------------+----------+----+------+------+----+------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                           ;
+----------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------+-------------------+---------+
; buttonsandswitches_b1                                                      ;                   ;         ;
; buttonsandswitches_b2                                                      ;                   ;         ;
; buttonsandswitches_sw1                                                     ;                   ;         ;
; buttonsandswitches_sw2                                                     ;                   ;         ;
; buttonsandswitches_sw3                                                     ;                   ;         ;
; clk_clk                                                                    ;                   ;         ;
; adc_dataandclock_adc_data[7]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][7]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[7]~0 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[7]~0 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][7]~feeder ; 0                 ; 0       ;
; adc_dataandclock_adc_clk                                                   ;                   ;         ;
; adc_dataandclock_adc_data[6]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][6]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][6]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[6]~1 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[6]~1 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[5]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][5]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][5]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[5]~2 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[5]~2 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[4]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][4]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][4]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[4]~3 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[4]~3 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[3]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][3]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][3]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[3]~4 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[3]~4 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[2]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][2]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][2]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[2]~5 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[2]~5 ; 0                 ; 0       ;
; adc_dataandclock_adc_data[1]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][1]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][1]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[1]~6 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[1]~6 ; 0                 ; 0       ;
; adc_dataandclock_adc_data[0]                                               ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][0]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][0]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[0]~7 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[0]~7 ; 0                 ; 0       ;
; adc_dataandclock_adc_data[7](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][7]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[7]~0 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[7]~0 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][7]~feeder ; 0                 ; 0       ;
; adc_dataandclock_adc_clk(n)                                                ;                   ;         ;
; adc_dataandclock_adc_data[6](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][6]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][6]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[6]~1 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[6]~1 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[5](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][5]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][5]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[5]~2 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[5]~2 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[4](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][4]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][4]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[4]~3 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[4]~3 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[3](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][3]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][3]        ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[3]~4 ; 1                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[3]~4 ; 1                 ; 0       ;
; adc_dataandclock_adc_data[2](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][2]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][2]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[2]~5 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[2]~5 ; 0                 ; 0       ;
; adc_dataandclock_adc_data[1](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][1]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][1]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[1]~6 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[1]~6 ; 0                 ; 0       ;
; adc_dataandclock_adc_data[0](n)                                            ;                   ;         ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][0]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][0]        ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[0]~7 ; 0                 ; 0       ;
;      - ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[0]~7 ; 0                 ; 0       ;
+----------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                  ; Location            ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~0                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~1                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N3   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~3                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N36  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~4                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N39  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~5                                                                                                                                                                                                                         ; MLABCELL_X13_Y9_N15 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~6                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N9   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~7                                                                                                                                                                                                                         ; LABCELL_X14_Y8_N12  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata[0]~3                                                                                                                                                                                                                      ; LABCELL_X14_Y8_N48  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~0                                                                                                                                               ; LABCELL_X5_Y7_N57   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                  ; MLABCELL_X4_Y9_N0   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1                                                                                                                                              ; LABCELL_X1_Y9_N12   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~5                                                                                                                                               ; LABCELL_X1_Y9_N6    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                          ; MLABCELL_X4_Y6_N36  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~5                                                                                                                                              ; MLABCELL_X4_Y6_N24  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~2                                                                                                                                                 ; LABCELL_X7_Y7_N45   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                       ; FF_X1_Y9_N26        ; 27      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                  ; LABCELL_X5_Y8_N48   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                             ; LABCELL_X6_Y8_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                            ; LABCELL_X2_Y8_N21   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                            ; MLABCELL_X9_Y7_N27  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                             ; MLABCELL_X9_Y7_N3   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                              ; LABCELL_X2_Y7_N36   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                           ; MLABCELL_X4_Y7_N51  ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                            ; LABCELL_X2_Y8_N51   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                     ; MLABCELL_X4_Y9_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0           ; FF_X9_Y5_N41        ; 20      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1         ; MLABCELL_X9_Y5_N54  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                ; LABCELL_X6_Y6_N57   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0 ; LABCELL_X2_Y7_N15   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                          ; LABCELL_X2_Y5_N42   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                          ; LABCELL_X2_Y5_N54   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid               ; MLABCELL_X4_Y3_N54  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]   ; FF_X5_Y5_N25        ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~0                                            ; LABCELL_X1_Y1_N27   ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                            ; MLABCELL_X4_Y5_N6   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                ; FF_X6_Y4_N58        ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                    ; LABCELL_X2_Y5_N36   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                    ; LABCELL_X5_Y3_N36   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~11                                                  ; LABCELL_X6_Y4_N42   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                      ; MLABCELL_X4_Y6_N48  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                       ; LABCELL_X2_Y5_N39   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                    ; MLABCELL_X4_Y3_N48  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                         ; LABCELL_X5_Y6_N36   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                        ; MLABCELL_X9_Y4_N0   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                        ; LABCELL_X5_Y3_N0    ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                        ; LABCELL_X2_Y5_N24   ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                            ; LABCELL_X5_Y4_N0    ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                            ; LABCELL_X5_Y4_N9    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                         ; MLABCELL_X9_Y4_N15  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                              ; LABCELL_X5_Y6_N24   ; 18      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                       ; FF_X2_Y3_N16        ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                      ; LABCELL_X7_Y4_N39   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~0                                      ; LABCELL_X7_Y4_N42   ; 26      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                          ; MLABCELL_X4_Y5_N57  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~3                          ; LABCELL_X5_Y1_N24   ; 17      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                        ; MLABCELL_X4_Y5_N36  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                             ; LABCELL_X5_Y6_N3    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                     ; MLABCELL_X4_Y5_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                            ; FF_X2_Y5_N5         ; 43      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                           ; LABCELL_X6_Y6_N0    ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                  ; FF_X7_Y7_N59        ; 212     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                            ; FF_X12_Y6_N41       ; 29      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                         ; MLABCELL_X13_Y6_N21 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|comb~0                                                                                                                                     ; MLABCELL_X13_Y6_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|rp_valid                                                                                                                                   ; MLABCELL_X13_Y6_N9  ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|count[1]~0                                                                                                                   ; LABCELL_X12_Y5_N24  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|data_reg[13]~0                                                                                                               ; LABCELL_X12_Y5_N54  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                      ; FF_X12_Y5_N2        ; 55      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|Equal0~0                                                                                                                     ; MLABCELL_X9_Y7_N45  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                   ; LABCELL_X10_Y7_N54  ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                      ; FF_X7_Y7_N41        ; 91      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; adc_dataandclock_adc_clk                                                                                                                                                                                                                                                              ; PIN_N16             ; 32      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                          ; JTAG_X0_Y4_N3       ; 345     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                          ; JTAG_X0_Y4_N3       ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk_clk                                                                                                                                                                                                                                                                               ; PIN_H13             ; 405     ; Clock                      ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                     ; FF_X2_Y2_N59        ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                            ; MLABCELL_X4_Y2_N42  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                          ; LABCELL_X2_Y6_N6    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                             ; LABCELL_X1_Y5_N57   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                             ; LABCELL_X1_Y5_N45   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                               ; LABCELL_X1_Y6_N51   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                ; MLABCELL_X4_Y2_N15  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                      ; LABCELL_X1_Y5_N18   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]~1                                                        ; LABCELL_X5_Y2_N24   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                   ; LABCELL_X1_Y5_N33   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                          ; FF_X1_Y3_N38        ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                         ; FF_X2_Y2_N2         ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; FF_X1_Y2_N5         ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; FF_X2_Y2_N14        ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                   ; LABCELL_X1_Y2_N12   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; FF_X2_Y2_N26        ; 83      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                                           ; LABCELL_X2_Y2_N3    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                         ;
+--------------------------+----------+---------+----------------------+------------------+---------------------------+
; Name                     ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------+----------+---------+----------------------+------------------+---------------------------+
; adc_dataandclock_adc_clk ; PIN_N16  ; 32      ; Global Clock         ; GCLK8            ; --                        ;
; clk_clk                  ; PIN_H13  ; 405     ; Global Clock         ; GCLK12           ; --                        ;
+--------------------------+----------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                 ; 345     ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                         ; 212     ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                             ; 91      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                ; 83      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; 83      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                                                     ; 68      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|use_reg                                                                                                                                             ; 55      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[0]~1                                                                                                    ; 54      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|source_addr[1]~0                                                                                                    ; 54      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                   ; 43      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; 38      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~2                                                                                                                                                                        ; 33      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_WRITE_DATA                                                                                                                                                              ; 33      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[0]                                                                                                                                                                   ; 31      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]                                                                                                                                                                   ; 30      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                 ; 29      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                   ; 29      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|data_reg[13]~0                                                                                                                                      ; 29      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                              ; 27      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]~0                                                             ; 26      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                 ; 25      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[9]~2                                                                                                                                       ; 25      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|rp_valid                                                                                                                                                          ; 24      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|always10~1                                                                                                                                          ; 24      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                 ; 23      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                                                 ; 23      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_channel                                                                                                                                                                                            ; 23      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[10]~3                                                                                                                                      ; 23      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                            ; 22      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                                                      ; 21      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                        ; 20      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                  ; 20      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                  ; 20      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                  ; 20      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~1                                                                                                                                                                          ; 19      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                  ; 19      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_ISSUE                                                                                                                                                             ; 18      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.RETURN_PACKET                                                                                                                                                               ; 18      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~0                                                                     ; 18      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~2                                                                                                                                                                                                  ; 18      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR4                                                                                                                                                                   ; 18      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                   ; 18      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                 ; 17      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]~3                                                 ; 17      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                 ; 17      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                                                     ; 17      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                         ; 16      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~3                                                                                                                                                                                                  ; 16      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~9                                                             ; 16      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[12]~4                                                                                                                                      ; 16      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                  ; 16      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                            ; 15      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~0                                                                    ; 15      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~0                                                                                 ; 15      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                 ; 14      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[11]~1                                                                                                                                      ; 14      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~1                                                                                 ; 14      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                         ; 14      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                         ; 14      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                               ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                        ; 13      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                                                     ; 13      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|av_waitrequest                                                                                                                                                                 ; 13      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                         ; 13      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                        ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                      ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                      ; 12      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                           ; 12      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                  ; 12      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                        ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                        ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                                                      ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                 ; 11      ;
; ~GND                                                                                                                                                                                                                                                                                                         ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[0]                                                                                                                                                                                                              ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~1                                                                   ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]~0                                                                   ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_startofpacket                                                                                                                                                                                           ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_CMD_WAIT                                                                                                                                                               ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                  ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                 ; 11      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                  ; 11      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                         ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                   ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                                                               ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[8]~12                                                                                                                                      ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                   ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                   ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid~0                                                                     ; 10      ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                            ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                         ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                      ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                        ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[24]~3                                                                                                                                                                   ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[1]                                                                                                                                                                                                              ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]                                                                                                                                                                                                              ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|last_trans                                                                                                                                                                        ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                               ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                                                  ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_cdr                                                                                    ; 9       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~5                                                                                                                                                                                                                                                ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|m0_write                                                                                                                                                          ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                           ; 9       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][0]                                                                                                                                                                                                                                                 ; 9       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][1]                                                                                                                                                                                                                                                 ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                         ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                         ; 9       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                         ; 9       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                       ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                            ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                            ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                    ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                           ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                       ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                               ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata[0]~3                                                                                                                                                                                                                                             ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|Equal0~0                                                                                                                                            ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[2]                                                                                                                                                                                                              ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[1]                                                                                                                                                                                                              ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                  ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[16]~2                                                                                                                                                                   ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                       ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                            ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready                                                                                                                                                                                                    ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[8]~1                                                                                                                                                                    ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~7                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_esc                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_ASSERT                                                                                                                                                                 ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[0]~0                                                                                                                                                                    ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[3]                                                                                 ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~6                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~4                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~3                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[2]~9                                                                                                                                       ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~1                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~0                                                                                                                                                                                                                                                ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                              ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~11                                                                         ; 8       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led[0]~0                                                                                                                                                                                                                                                  ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]~5                                                                                                                                                                      ; 8       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~1                                                                                                                                                                     ; 8       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~DUPLICATE                                                                               ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[1]~DUPLICATE                                                             ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~5                                                                                                                                                                     ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~5                                                                                                                                                                                                  ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0                                                                                                                                                                        ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_valid                                                                                                                                                                                                              ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_waitrequest_generated~0                                                                                                                              ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read                                                                                                                                                                              ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest                                                                                                                                                               ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]~14                                                                         ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                               ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~12                                                                            ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                                                   ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[2]                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[4]~11                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[3]~10                                                                                                                                      ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[7]~8                                                                                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[6]~7                                                                                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[5]~6                                                                                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[1]~5                                                                                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_write~0                                                                                                                                              ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|write                                                                                                                                                                             ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|out_data[0]~0                                                                                                                                       ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0                                                                                 ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                  ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]~2                                                                          ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[2]                                                                                                                                                                        ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[3]                                                                                                                                                                        ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[1]                                                                                                                                                                        ; 7       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~DUPLICATE                                                       ; 6       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                            ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[3]                                                                                                                                                                                                              ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[2]                                                                                                                                                                                                              ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_DATA_WAIT                                                                                                                                                              ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~4                                                                                                                                                                                                  ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector0~0                                                                                                                                                                       ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector1~0                                                                                                                                                                       ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|resetrequest                                                                              ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|av_readdatavalid~1                                                                                                                                                             ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                                                  ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_data[5]~0                                                                                                                                                                                               ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_startofpacket                                                                                                                                                                 ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[4]                                                                                 ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~0                                                               ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]                                                                       ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[0]                                                                                                                                                                     ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~1                                   ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~0                                   ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_all_valid                                                                       ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]                                                                                                                                                                        ; 6       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                           ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~DUPLICATE                                                                                                                                                     ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]~DUPLICATE                                                       ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]~DUPLICATE                                                        ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                          ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                         ; 5       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~4                                                    ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                               ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|read~0                                                                                                                                                                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[3]                                                                                                                                                                                                              ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                   ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~6                                                                                                                                                                                                  ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.0000                                                                                                                                                                        ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal2~0                                                                                                                                                                          ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|always10~0                                                                                                                                          ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]                                                                  ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                   ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|Equal0~0                                                                                                                                                                                                    ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal10~0                                                                                                                                                                         ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[5]                                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[6]                                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                                                      ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                                                 ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                                               ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~0                                                                          ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|byteen_reg[0]                                                                                                                                       ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[13]                                                              ; 5       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[2]~DUPLICATE                                                                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1~DUPLICATE                                                         ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]~DUPLICATE                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]~DUPLICATE                                                    ; 4       ;
; adc_dataandclock_adc_data[0]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[1]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[2]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[3]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[4]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[5]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[6]~input                                                                                                                                                                                                                                                                           ; 4       ;
; adc_dataandclock_adc_data[7]~input                                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                    ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                            ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0                                                                                                                                                                  ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                                                                                                   ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0                                                                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                         ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                                                                                                 ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]~1                                                                               ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                 ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[4]                                                                                                                                                                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[4]                                                                                                                                                                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|comb~0                                                                                                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                         ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE1                                                                                                                                                                   ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel~1                                                                                                                                                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel_char                                                                                                                                                                                           ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|av_readdatavalid~0                                                                                                                                                             ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~15                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~14                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~13                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[15]                                                                             ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]                                                                             ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                                                  ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|read_latency_shift_reg~0                                                                                                                                ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector5~0                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_EXTRA                                                                                                                                                                   ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~1                                                                                                                                                                          ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal0~0                                                                                                                                                                          ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[7]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_endofpacket                                                                                                                                                                   ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|out_valid                                                                                                                                                                                                   ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[6]                             ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal8~1                                                                                                                                                                          ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Equal8~0                                                                                                                                                                          ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                                                            ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Selector42~0                                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready                                                                ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][7]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][6]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][5]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][7]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][6]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][5]                                                                                                                                                                                                                                                 ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                         ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[5]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[7]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]                                                                                                                                                                        ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[10]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[12]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[13]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[15]                                                                                                                                                                       ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                                              ; 4       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                                              ; 4       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE                                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]~DUPLICATE                                                       ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]~DUPLICATE                                                        ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[1]~DUPLICATE                                                        ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~DUPLICATE                                                           ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]~DUPLICATE                                                        ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1                                                                                             ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                               ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~1                                                                                                      ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                        ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                    ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                                                                                                    ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~14                                                                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                          ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                     ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                    ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[1]                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[3]                                                                                                                                                                     ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|rd_ptr[5]                                                                                                                                                                                                              ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[5]                                                                                                                                                                                                              ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~20                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~67                                                                                                                                                                          ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]                                                                                                                                                           ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                                                                      ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[14]~0                                                                                                                                                                     ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable                                                                                                                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]                                                                                                                                                    ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]                                                                                                                                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[12]                                                                             ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[10]                                                                             ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~48                                                                                                                                                                          ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~47                                                                                                                                                                          ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_endofpacket                                                                                                                                                                                             ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]                                                                                                                                                           ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[6]~0                                                                                                                                                                      ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~0                                                                                                                                                        ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[1]                                                                                                                                                                       ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[2]                                                                                                                                                                       ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_esc                                                                                                                                                                                                    ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]                                                                                                                                                                                           ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_sop                                                                                                                                                                                                    ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_eop                                                                                                                                                                                                    ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_valid                                                                                                                                                                         ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]~12                                                                         ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~2                                   ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[0]                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[1]                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[7]                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[3]                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[4]                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[2]                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]                                                                                                                                                                        ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0                                                                                  ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~5                                                                             ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                                                     ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~3                                                                          ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~0                                                                                  ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[5]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[4]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[3]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[2]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHB_IN1~0                                                                                                                                                                                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][1]                                                                                                                                                                                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|CHA_IN4~0                                                                                                                                                                                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][1]                                                                                                                                                                                                                                                 ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:adcinterface_0_avalon_slave_0_translator|av_waitrequest_generated~1                                                                                                                              ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                                                            ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                                                      ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[0]                                                                                                                                      ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                                                     ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[17]                                                              ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[8]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                                               ; 3       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~DUPLICATE                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2~DUPLICATE                                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[8]~DUPLICATE                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~DUPLICATE                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~DUPLICATE                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[2]~DUPLICATE                                                                                                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[15]~DUPLICATE                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:master_0_master_agent|hold_waitrequest~feeder                                                                                                                                                        ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                      ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2                                                                                          ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1                                                                                                  ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~0                                                                                                           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                     ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                 ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                               ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~1                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~19                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~17                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~16                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~15                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~14                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~10                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~9                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~8                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~7                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~6                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~3                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~2                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[6]                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]                                                                                ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[7]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[6]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[5]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[4]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[3]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[2]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|Equal0~0                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[7]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[6]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[5]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[4]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[3]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[6]                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|out_data~3                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable~2                                                                                                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|Add0~3                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|Add0~2                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|Add0~1                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|Add0~0                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[6] ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|comb~1                                                                                                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2                                                                      ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid~3                                                                                                                                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_valid~2                                                                                                                                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|empty                                                                                                                                                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]                                                                                                                                                           ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~83                                                                                                                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[5]~5                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|Add1~0                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[4]~4                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[3]~3                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[2]~2                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[1]~1                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|mem_rd_ptr[0]~0                                                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|full                                                                                                                                                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|src_valid                                                                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~6                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~5                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~4                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~3                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~2                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~3                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~20                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~19                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~18                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter~2                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:adcinterface_0_avalon_slave_0_agent_rsp_fifo|mem~1                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~59                                                                                                                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[2]                                                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~54                                                                                                                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state~53                                                                                                                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_SIZE2                                                                                                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~1                                                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~0                                                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~0                                                                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|first_trans                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|sent_channel~0                                                                                                                                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle~0                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[2]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~1                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[0]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[1]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[3]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[5]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[6]                                                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|in_ready_0~0                                                                                                                                                                      ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|count[1]~0                                                                                                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~18                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[11]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[13]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[5]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[8]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[6]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[9]                                                                              ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1~1                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~0                                                          ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector4~0                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable[1]                                                                                                                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[3]                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[5]                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[6]                                                                                                                                                                       ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|in_data_toggle                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector69~0                                                                                                                                                                      ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[6]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[5]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[4]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[3]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[1]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[2]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data0[0]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~4                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~3                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~1                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~9                                                                      ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[0]                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[2]                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add5~0                                                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~0                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~3                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~2                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[9]                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[1]                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[5]                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6]                                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~2                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~11                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal17~2                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~0                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_valid_internal                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer|dreg[1]                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                            ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][1]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][2]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][3]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][4]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][5]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][6]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[0][7]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|Decoder0~2                                                                                                                                                                                                                                                ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_cmd_width_adapter|address_reg[2]                                                                                                                                      ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback~0                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~2                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal3~1                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]                                                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                                                                           ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][2]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][3]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][4]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][5]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][6]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[8][7]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][4]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][3]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][4]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][3]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][2]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[4][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][0]                                                                                                                                                                                                                                                 ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                                                             ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18]                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[17]                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[14]                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[10]                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[16]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[8]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[0]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[17]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[9]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata[2]                                                                                                                                                                                                                                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[18]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[10]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[19]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[11]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[20]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[12]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[21]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[13]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[22]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[14]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[23]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[15]                                                                                                                                        ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~29                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~17                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add0~5                                                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[1]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[2]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[3]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[4]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[5]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[6]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg[7]                                                                                                                                         ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:adcinterface_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[7]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~25                                                                                   ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add8~5                                                                                    ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~73                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~69                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~53                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~45                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~41                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add10~33                                                                                  ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]                               ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                                                     ; 2       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~DUPLICATE                                                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[0]~DUPLICATE                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[6]~DUPLICATE                                                                  ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~DUPLICATE                                                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped~DUPLICATE                                                  ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]~DUPLICATE                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[5][2]~DUPLICATE                                                                                                                                                                                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[16]~DUPLICATE                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[13]~DUPLICATE                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]~DUPLICATE                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[9]~DUPLICATE                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[12]~DUPLICATE                                        ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[1]~DUPLICATE                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~DUPLICATE                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]~DUPLICATE                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]~DUPLICATE                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]~DUPLICATE                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~DUPLICATE                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[16]~DUPLICATE                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]~DUPLICATE                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]~DUPLICATE                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]~DUPLICATE                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1~feeder                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor~feeder                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder                                                                                                                   ; 1       ;
; ADCinterface_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder                                                                                                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1~feeder                                                                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~feeder                                                                                                                                                    ; 1       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                           ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                                                                                                                                                    ; 1       ;
; altera_reserved_tck~input                                                                                                                                                                                                                                                                                    ; 1       ;
; altera_reserved_tms~input                                                                                                                                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~7                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~5                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~4                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~3                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~2                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter~0                                                                             ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~5                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~4                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~5                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal3~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~3                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~2                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~3                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~2                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0                                                                                                   ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]                                                                                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~2                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR~0                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~3                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~1                                                                                                    ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~0                                                                                                          ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~13                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~12                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~11                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~10                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~9                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~8                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~7                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~6                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~5                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~4                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~3                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~2                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~0                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal1~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                     ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~1                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~0                                                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~2                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~1                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~0                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                               ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal3~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo~3                                                                                                              ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                                                                                                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~0                                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|wr_ptr[0]~0                                                                                                                                                                                                            ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[0]~7                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[0]~7                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[0]~7                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[1]~6                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[1]~6                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[1]~6                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[2]~5                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[2]~5                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[2]~5                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[3]~4                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[3]~4                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[3]~4                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[4]~3                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[4]~3                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[4]~3                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[5]~2                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[5]~2                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[5]~2                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[6]~1                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[6]~1                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[6]~1                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_chb_tmp[7]~0                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|adc_cha_tmp[7]~0                                                                                                                                                                                                                                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|led_tmp[7]~0                                                                                                                                                                                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|ADC_OEn~0                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~28                                                                            ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~7                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~6                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~5                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~27                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_valid_buffer                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[0]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|din_s1  ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[0] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2~0                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[1] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|din_s1                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~21                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~20                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~18                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~13                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~12                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~11                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~5                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~2                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_2                                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter~0                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[2] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~9                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_udr                                                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add3~0                                                                                    ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~0                                                                  ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~3                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~2                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~1                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal13~0                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[4]                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[3]                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[2]                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[1]                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]                                                   ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[3] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~8                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[5]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~26                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~25                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~24                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~23                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][0]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][0]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~22                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~23                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~22                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[1]                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid~0                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc~0                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]                                                                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[4] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~7                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                          ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]                                                                            ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~21                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|out_data[16]~15                                                                                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|out_data[8]~14                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_data[5]~0                                  ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer|dreg[2]                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer|dreg[5] ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~6                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                              ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~24                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~23                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~22                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~15                                                                             ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]~21                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~3                                                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~2                                                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~1                                                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[8]                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|read_data_buffer[0]                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector80~0                                                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|next_empty~0                                                                                                                                                                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[3]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[4]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[6]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[7]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[1]                                                                     ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~1                                                                                                                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|Selector2~0                                                                                                                                                                       ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[3]                                                                                                                                                           ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|byteenable~0                                                                                                                                                                      ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~21                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~20                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][1]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][1]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][1]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~19                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][1]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][1]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~20                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~19                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~18                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~17                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][2]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][2]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][2]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~16                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][2]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][2]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~18                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~17                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~15                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~14                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][3]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][3]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][3]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~13                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][3]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][3]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~16                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~15                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~12                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~11                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][4]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][4]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][4]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~10                                                                                                                                                                                                                                               ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][4]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][4]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~14                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~13                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~9                                                                                                                                                                                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~8                                                                                                                                                                                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][5]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][5]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][5]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~7                                                                                                                                                                                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[7][5]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[6][5]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~12                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avalon_slave_0_rsp_width_adapter|data_reg~11                                                                                                                                         ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~6                                                                                                                                                                                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|readdata~5                                                                                                                                                                                                                                                ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][6]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[2][6]                                                                                                                                                                                                                                                 ; 1       ;
; ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[1][6]                                                                                                                                                                                                                                                 ; 1       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------+----------------------+-----------------+-----------------+---------------------------------------------+
; Name                                                                                                                                                 ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------+----------------------+-----------------+-----------------+---------------------------------------------+
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512  ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None ; M10K_X3_Y7_N0 ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+------+---------------+----------------------+-----------------+-----------------+---------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+--------------------------------------------------------+
; Routing Usage Summary                                  ;
+------------------------------+-------------------------+
; Routing Resource Type        ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 1,842 / 140,056 ( 1 % ) ;
; C12 interconnects            ; 6 / 6,048 ( < 1 % )     ;
; C2 interconnects             ; 509 / 54,648 ( < 1 % )  ;
; C4 interconnects             ; 297 / 25,920 ( 1 % )    ;
; DQS bus muxes                ; 0 / 17 ( 0 % )          ;
; DQS-18 I/O buses             ; 0 / 17 ( 0 % )          ;
; DQS-9 I/O buses              ; 0 / 17 ( 0 % )          ;
; Direct links                 ; 204 / 140,056 ( < 1 % ) ;
; Global clocks                ; 2 / 16 ( 13 % )         ;
; Local interconnects          ; 351 / 36,960 ( < 1 % )  ;
; Quadrant clocks              ; 0 / 88 ( 0 % )          ;
; R14 interconnects            ; 23 / 5,984 ( < 1 % )    ;
; R14/C12 interconnect drivers ; 24 / 9,504 ( < 1 % )    ;
; R3 interconnects             ; 736 / 60,192 ( 1 % )    ;
; R6 interconnects             ; 975 / 127,072 ( < 1 % ) ;
; Spine clocks                 ; 2 / 120 ( 2 % )         ;
; Wire stub REs                ; 0 / 7,344 ( 0 % )       ;
+------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                       ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                      ; 53           ; 0            ; 53           ; 0            ; 0            ; 57        ; 53           ; 0            ; 57        ; 57        ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 48           ;
; Total Unchecked                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable              ; 4            ; 57           ; 4            ; 57           ; 57           ; 0         ; 4            ; 57           ; 0         ; 0         ; 57           ; 36           ; 57           ; 57           ; 57           ; 57           ; 36           ; 57           ; 57           ; 57           ; 57           ; 36           ; 57           ; 57           ; 57           ; 57           ; 57           ; 9            ;
; Total Fail                      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; adc_interface_adc_csbn          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; buttonsandswitches_b1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; buttonsandswitches_b2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; buttonsandswitches_sw1          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; buttonsandswitches_sw2          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; buttonsandswitches_sw3          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_interface_adc_sdio          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_adc_sclk          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_adc_oen           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_adc_sdon          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_3p5           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_2x            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_8p5x          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_in1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_in3           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_en            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_cha_in4           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_mon_fs            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_mon_en            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_en            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_in2           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_in1           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_in4           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_3p5x          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_2x            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_interface_chb_8p5x          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[7]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[6]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[5]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[4]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[3]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[2]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[1]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; leds_led[0]                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; clk_clk                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; adc_dataandclock_adc_data[7]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_clk        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[6]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[5]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[4]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[3]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[2]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[1]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[0]    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; altera_reserved_tms             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[7](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_clk(n)     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[6](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[5](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[4](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[3](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[2](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[1](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; adc_dataandclock_adc_data[0](n) ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 365.6             ;
; I/O,altera_reserved_tck ; altera_reserved_tck  ; 17.6              ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                ; 1.803             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.757             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                                  ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                 ; 1.757             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.752             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                 ; 1.738             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                 ; 1.737             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[15]                 ; 1.724             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.714             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[2]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.714             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.704             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.685             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.649             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.649             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.640             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.601             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.578             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.575             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.573             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[3]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.554             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.547             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[5]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.542             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[4]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.542             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.508             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                   ; 1.502             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[6]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.483             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                   ; 1.474             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.457             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1 ; 1.418             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[8]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.412             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[2]                                                       ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                              ; 1.327             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                              ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[8]                  ; 1.323             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                              ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[11]                 ; 1.323             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                ; 1.271             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|received_esc           ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|sink_data_buffer[5]                                    ; 1.270             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[7]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.267             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[2]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                  ; 1.241             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                     ; 1.236             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_BYPASS                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                          ; 1.229             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                ; 1.224             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                              ; 1.217             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                              ; 1.213             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[5]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                  ; 1.207             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[4]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                  ; 1.207             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[3]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                  ; 1.203             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                     ; 1.202             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                     ; 1.202             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer|dreg[1] ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                              ; 1.201             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][2]                                                              ; 1.195             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                ; 1.192             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                ; 1.192             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1]      ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                                              ; 1.189             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                     ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                ; 1.167             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                        ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                               ; 1.157             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                                                        ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[5]                                               ; 1.157             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                                        ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                               ; 1.157             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                    ; 1.147             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                    ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                ; 1.137             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                  ; 1.137             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                        ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[2]                                               ; 1.137             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                ; 1.133             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                    ; 1.123             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                        ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                              ; 1.106             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                               ; 1.101             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                           ; 1.091             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                       ; 1.087             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                              ; 1.087             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                            ; 1.086             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                            ; 1.086             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                            ; 1.086             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                ; 1.078             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                ; 1.075             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                           ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_WRITE_DATA                                ; 1.073             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                ; 1.068             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[6]                                            ; 1.066             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[5]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[4]                                            ; 1.066             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[3]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                            ; 1.066             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                                            ; 1.066             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[8]                                                     ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[7]                                            ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                              ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                              ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                       ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                ; 1.058             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                ; 1.035             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                ; 1.035             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                ; 1.029             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                         ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                              ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_PADDED                                              ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]                                                                                                                                             ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                           ; 1.022             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[4]                                                      ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]                                           ; 1.014             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[7]                                                      ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[3]                                           ; 1.014             ;
; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[9]                                                      ; ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[5]                                           ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                       ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                       ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                       ; 1.009             ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                   ; 1.003             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEFA2F23C8 for design "top_ADCinterface"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184025): 9 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins.
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[7]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[7](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_clk(n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[6]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[6](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[5]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[5](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[4]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[4](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[3](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[2](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[1](n)".
    Info (184026): differential I/O pin "adc_dataandclock_adc_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "adc_dataandclock_adc_data[0](n)".
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk_clk~inputCLKENA0 with 412 fanout uses global clock CLKCTRL_G12
    Info (11162): adc_dataandclock_adc_clk~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G8
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (176233): Starting register packing
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Warning (332060): Node: clk_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADCinterface_qsys:inst|ADCinterface_qsys_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out is being clocked by clk_clk
Warning (332060): Node: adc_dataandclock_adc_clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register ADCinterface_qsys:inst|ADCinterface:adcinterface_0|mem[3][3] is being clocked by adc_dataandclock_adc_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
Info (176235): Finished register packing
    Extra Info (176218): Packed 8 registers into blocks of type EC
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:11
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:07
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10
Info (170194): Fitter routing operations ending: elapsed time is 00:00:06
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 3.19 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:16
Info (144001): Generated suppressed messages file C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 1977 megabytes
    Info: Processing ended: Fri May 22 20:06:35 2015
    Info: Elapsed time: 00:01:18
    Info: Total CPU time (on all processors): 00:01:47


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Eric/Documents/Altera/Verilog_stuff/ADCinterface2/output_files/top_ADCinterface.fit.smsg.


