# VerilogALU

#all modules working as intended,
top module simulation outputs expected results
# will update once i get an fpga board
