# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 894 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 895 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 896 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 897 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 898 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 899 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 900 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 901 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 902 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 903 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 904 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 905 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 906 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 907 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 908 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 909 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 910 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 911 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 912 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 913 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 914 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 915 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 916 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 917 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 918 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 919 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 920 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 921 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 922 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 923 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 924 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 925 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_address0 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_d0 { O 32 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_address1 { O 8 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_ce1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_we1 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 926 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 927 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 928 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 929 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 930 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 931 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 932 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 933 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 934 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 935 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 936 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 937 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 938 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 939 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 940 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 941 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 942 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 943 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 944 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 945 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 946 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 947 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 948 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 949 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 950 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 951 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 952 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 953 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 954 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 955 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 956 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 957 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 958 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 959 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 960 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 961 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 962 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 963 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 964 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 965 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 966 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 967 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 968 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 969 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 970 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 971 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 972 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 973 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 976 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 977 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 978 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 979 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 980 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 981 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 982 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 983 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 984 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 985 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 986 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 987 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 988 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1 \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 989 \
    name ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a \
    op interface \
    ports { ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_address0 { O 2 vector } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_ce0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_we0 { O 1 bit } ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_d0 { O 1 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 890 \
    name gmem_weights2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_weights2 \
    op interface \
    ports { m_axi_gmem_weights2_0_AWVALID { O 1 bit } m_axi_gmem_weights2_0_AWREADY { I 1 bit } m_axi_gmem_weights2_0_AWADDR { O 64 vector } m_axi_gmem_weights2_0_AWID { O 1 vector } m_axi_gmem_weights2_0_AWLEN { O 32 vector } m_axi_gmem_weights2_0_AWSIZE { O 3 vector } m_axi_gmem_weights2_0_AWBURST { O 2 vector } m_axi_gmem_weights2_0_AWLOCK { O 2 vector } m_axi_gmem_weights2_0_AWCACHE { O 4 vector } m_axi_gmem_weights2_0_AWPROT { O 3 vector } m_axi_gmem_weights2_0_AWQOS { O 4 vector } m_axi_gmem_weights2_0_AWREGION { O 4 vector } m_axi_gmem_weights2_0_AWUSER { O 1 vector } m_axi_gmem_weights2_0_WVALID { O 1 bit } m_axi_gmem_weights2_0_WREADY { I 1 bit } m_axi_gmem_weights2_0_WDATA { O 32 vector } m_axi_gmem_weights2_0_WSTRB { O 4 vector } m_axi_gmem_weights2_0_WLAST { O 1 bit } m_axi_gmem_weights2_0_WID { O 1 vector } m_axi_gmem_weights2_0_WUSER { O 1 vector } m_axi_gmem_weights2_0_ARVALID { O 1 bit } m_axi_gmem_weights2_0_ARREADY { I 1 bit } m_axi_gmem_weights2_0_ARADDR { O 64 vector } m_axi_gmem_weights2_0_ARID { O 1 vector } m_axi_gmem_weights2_0_ARLEN { O 32 vector } m_axi_gmem_weights2_0_ARSIZE { O 3 vector } m_axi_gmem_weights2_0_ARBURST { O 2 vector } m_axi_gmem_weights2_0_ARLOCK { O 2 vector } m_axi_gmem_weights2_0_ARCACHE { O 4 vector } m_axi_gmem_weights2_0_ARPROT { O 3 vector } m_axi_gmem_weights2_0_ARQOS { O 4 vector } m_axi_gmem_weights2_0_ARREGION { O 4 vector } m_axi_gmem_weights2_0_ARUSER { O 1 vector } m_axi_gmem_weights2_0_RVALID { I 1 bit } m_axi_gmem_weights2_0_RREADY { O 1 bit } m_axi_gmem_weights2_0_RDATA { I 32 vector } m_axi_gmem_weights2_0_RLAST { I 1 bit } m_axi_gmem_weights2_0_RID { I 1 vector } m_axi_gmem_weights2_0_RFIFONUM { I 13 vector } m_axi_gmem_weights2_0_RUSER { I 1 vector } m_axi_gmem_weights2_0_RRESP { I 2 vector } m_axi_gmem_weights2_0_BVALID { I 1 bit } m_axi_gmem_weights2_0_BREADY { O 1 bit } m_axi_gmem_weights2_0_BRESP { I 2 vector } m_axi_gmem_weights2_0_BID { I 1 vector } m_axi_gmem_weights2_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 891 \
    name weights \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_weights \
    op interface \
    ports { weights { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 892 \
    name gmem_bias2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem_bias2 \
    op interface \
    ports { m_axi_gmem_bias2_0_AWVALID { O 1 bit } m_axi_gmem_bias2_0_AWREADY { I 1 bit } m_axi_gmem_bias2_0_AWADDR { O 64 vector } m_axi_gmem_bias2_0_AWID { O 1 vector } m_axi_gmem_bias2_0_AWLEN { O 32 vector } m_axi_gmem_bias2_0_AWSIZE { O 3 vector } m_axi_gmem_bias2_0_AWBURST { O 2 vector } m_axi_gmem_bias2_0_AWLOCK { O 2 vector } m_axi_gmem_bias2_0_AWCACHE { O 4 vector } m_axi_gmem_bias2_0_AWPROT { O 3 vector } m_axi_gmem_bias2_0_AWQOS { O 4 vector } m_axi_gmem_bias2_0_AWREGION { O 4 vector } m_axi_gmem_bias2_0_AWUSER { O 1 vector } m_axi_gmem_bias2_0_WVALID { O 1 bit } m_axi_gmem_bias2_0_WREADY { I 1 bit } m_axi_gmem_bias2_0_WDATA { O 32 vector } m_axi_gmem_bias2_0_WSTRB { O 4 vector } m_axi_gmem_bias2_0_WLAST { O 1 bit } m_axi_gmem_bias2_0_WID { O 1 vector } m_axi_gmem_bias2_0_WUSER { O 1 vector } m_axi_gmem_bias2_0_ARVALID { O 1 bit } m_axi_gmem_bias2_0_ARREADY { I 1 bit } m_axi_gmem_bias2_0_ARADDR { O 64 vector } m_axi_gmem_bias2_0_ARID { O 1 vector } m_axi_gmem_bias2_0_ARLEN { O 32 vector } m_axi_gmem_bias2_0_ARSIZE { O 3 vector } m_axi_gmem_bias2_0_ARBURST { O 2 vector } m_axi_gmem_bias2_0_ARLOCK { O 2 vector } m_axi_gmem_bias2_0_ARCACHE { O 4 vector } m_axi_gmem_bias2_0_ARPROT { O 3 vector } m_axi_gmem_bias2_0_ARQOS { O 4 vector } m_axi_gmem_bias2_0_ARREGION { O 4 vector } m_axi_gmem_bias2_0_ARUSER { O 1 vector } m_axi_gmem_bias2_0_RVALID { I 1 bit } m_axi_gmem_bias2_0_RREADY { O 1 bit } m_axi_gmem_bias2_0_RDATA { I 32 vector } m_axi_gmem_bias2_0_RLAST { I 1 bit } m_axi_gmem_bias2_0_RID { I 1 vector } m_axi_gmem_bias2_0_RFIFONUM { I 10 vector } m_axi_gmem_bias2_0_RUSER { I 1 vector } m_axi_gmem_bias2_0_RRESP { I 2 vector } m_axi_gmem_bias2_0_BVALID { I 1 bit } m_axi_gmem_bias2_0_BREADY { O 1 bit } m_axi_gmem_bias2_0_BRESP { I 2 vector } m_axi_gmem_bias2_0_BID { I 1 vector } m_axi_gmem_bias2_0_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 893 \
    name bias \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_bias \
    op interface \
    ports { bias { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


