module register_64 (out, in, write, reset, clk);
	output logic [63:0] out;
	input logic [63:0] in;
	input logic write, reset, clk;
	
		generate
		for(i=0; i<8; i++) begin : lvl1
			mux4_1 lvl1 (wires[i], in[i*4], in[i*4+1], in[i*4+2], in[i*4+3], select[1], select[0]);
		end
	endgenerate