<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/dark/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Sat Nov 09 21:28:27 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt Pong_impl_1.twr Pong_impl_1.udb -gui

-----------------------------------------
Design:          pong
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock ref_clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock vga_clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

[IGNORED:]create_clock -name {pll_module/lscc_pll_inst/ref_clk_c} -period 83.3333333333333 [get_nets ref_clk_c]
create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]
create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>

Combinational Loops
-------------------
++++ Loop1
vga_controller/i470_4_lut/B	->	vga_controller/i470_4_lut/Z

++++ Loop2
vga_controller/i14_4_lut/B	->	vga_controller/i14_4_lut/Z

++++ Loop3
vga_controller/i13_4_lut/B	->	vga_controller/i13_4_lut/Z

++++ Loop4
vga_controller/i2_4_lut/C	->	vga_controller/i2_4_lut/Z

++++ Loop5
vga_controller/i1_4_lut/C	->	vga_controller/i1_4_lut/Z

++++ Loop6
vga_controller/i1826_4_lut/C	->	vga_controller/i1826_4_lut/Z


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "ref_clk"</big></U></B>

create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock ref_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From ref_clk                           |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock ref_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From vga_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "vga_clk"</big></U></B>

create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock vga_clk              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From vga_clk                           |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          14.846 ns |         67.358 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock vga_clk              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From ref_clk                           |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 43.5294%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |   39.800 ns |   24.954 ns |    4   |   14.846 ns |  67.358 MHz |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_controller/VGAVerticalCounter/vcount_71__i9/SR              
                                         |   24.955 ns 
{vga_controller/VGAVerticalCounter/vcount_71__i7/SR   vga_controller/VGAVerticalCounter/vcount_71__i8/SR}              
                                         |   24.955 ns 
{vga_controller/VGAVerticalCounter/vcount_71__i5/SR   vga_controller/VGAVerticalCounter/vcount_71__i6/SR}              
                                         |   24.955 ns 
{vga_controller/VGAVerticalCounter/vcount_71__i3/SR   vga_controller/VGAVerticalCounter/vcount_71__i4/SR}              
                                         |   24.955 ns 
{vga_controller/VGAVerticalCounter/vcount_71__i1/SR   vga_controller/VGAVerticalCounter/vcount_71__i2/SR}              
                                         |   24.955 ns 
vga_controller/VGAVerticalCounter/vcount_71__i0/SR              
                                         |   24.955 ns 
vga_controller/VGAHorizontalCounter/hcount_69__i0/SR              
                                         |   26.649 ns 
{vga_controller/VGAHorizontalCounter/hcount_69__i5/SR   vga_controller/VGAHorizontalCounter/hcount_69__i6/SR}              
                                         |   26.649 ns 
{vga_controller/VGAHorizontalCounter/hcount_69__i3/SR   vga_controller/VGAHorizontalCounter/hcount_69__i4/SR}              
                                         |   26.649 ns 
{vga_controller/VGAHorizontalCounter/hcount_69__i1/SR   vga_controller/VGAHorizontalCounter/hcount_69__i2/SR}              
                                         |   26.649 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {ref_clk} -period 83</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>.3333333333333 -waveform {0.000 41.666}</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1> [get_ports ref_clk]</A>                    |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {vga_clk} </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>-source [get_pins {pll_module/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>inst/u_PLL_B/REFERENCECLK}] -multiply_b</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>y 67 -divide_by 32 [get_pins {pll_modul</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>e/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>   |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_controller/VGAVerticalCounter/vcount_71__i9/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i7/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i8/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i1/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i5/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i6/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i4/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i0/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i3/D              
                                         |    3.417 ns 
vga_controller/VGAVerticalCounter/vcount_71__i2/D              
                                         |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 5 Start or End Points      |           Type           
-------------------------------------------------------------------
hsync                                   |                    output
vsync                                   |                    output
red                                     |                    output
green                                   |                    output
blue                                    |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         5
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i0/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/SR",
        "phy_name":"SLICE_5/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : {vga_controller/VGAVerticalCounter/vcount_71__i1/SR   vga_controller/VGAVerticalCounter/vcount_71__i2/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAVerticalCounter/vcount_71__i1/SR   vga_controller/VGAVerticalCounter/vcount_71__i2/SR}",
        "phy_name":"SLICE_4/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : {vga_controller/VGAVerticalCounter/vcount_71__i3/SR   vga_controller/VGAVerticalCounter/vcount_71__i4/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAVerticalCounter/vcount_71__i3/SR   vga_controller/VGAVerticalCounter/vcount_71__i4/SR}",
        "phy_name":"SLICE_3/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : {vga_controller/VGAVerticalCounter/vcount_71__i5/SR   vga_controller/VGAVerticalCounter/vcount_71__i6/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAVerticalCounter/vcount_71__i5/SR   vga_controller/VGAVerticalCounter/vcount_71__i6/SR}",
        "phy_name":"SLICE_2/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i5/CK",
        "phy_name":"SLICE_2/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : {vga_controller/VGAVerticalCounter/vcount_71__i7/SR   vga_controller/VGAVerticalCounter/vcount_71__i8/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAVerticalCounter/vcount_71__i7/SR   vga_controller/VGAVerticalCounter/vcount_71__i8/SR}",
        "phy_name":"SLICE_1/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i7/CK",
        "phy_name":"SLICE_1/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i9/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 4
Delay Ratio      : 80.9% (route), 19.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 24.954 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           14.316
-----------------------------------------   ------
End-of-path arrival time( ns )              20.486

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
        "phy_name":"SLICE_9/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i9/SR",
        "phy_name":"SLICE_0/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
            "phy_name":"SLICE_9/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/Q",
            "phy_name":"SLICE_9/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[5]",
            "phy_name":"vga_controller/xpix[5]"
        },
        "arrive":10.832,
        "delay":3.271
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C",
            "phy_name":"SLICE_51/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z",
            "phy_name":"SLICE_51/F1"
        },
        "arrive":11.282,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n1788",
            "phy_name":"vga_controller/VGAHorizontalCounter/n1788"
        },
        "arrive":13.838,
        "delay":2.556
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/C",
            "phy_name":"SLICE_42/A1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i4_4_lut/Z",
            "phy_name":"SLICE_42/F1"
        },
        "arrive":14.288,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n554",
            "phy_name":"vga_controller/n554"
        },
        "arrive":16.778,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A",
            "phy_name":"SLICE_32/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z",
            "phy_name":"SLICE_32/F1"
        },
        "arrive":17.228,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/n1375",
            "phy_name":"vga_controller/n1375"
        },
        "arrive":20.486,
        "delay":3.258
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i5/CK   vga_controller/VGAHorizontalCounter/hcount_69__i6/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i5/Q
                                          SLICE_R16C22D   CLK_TO_Q0_DELAY  1.391         7.561  10      
vga_controller/xpix[5]                                    NET DELAY        3.271        10.832  1       
vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/C->vga_controller/VGAHorizontalCounter/i2_3_lut_adj_62/Z
                                          SLICE_R17C24D   B1_TO_F1_DELAY   0.450        11.282  2       
vga_controller/VGAHorizontalCounter/n1788
                                                          NET DELAY        2.556        13.838  1       
vga_controller/VGAHorizontalCounter/i4_4_lut/C->vga_controller/VGAHorizontalCounter/i4_4_lut/Z
                                          SLICE_R17C25A   A1_TO_F1_DELAY   0.450        14.288  7       
vga_controller/n554                                       NET DELAY        2.490        16.778  1       
vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/A->vga_controller/VGAHorizontalCounter/i2_4_lut_adj_59/Z
                                          SLICE_R17C25B   B1_TO_F1_DELAY   0.450        17.228  6       
vga_controller/n1375                                      NET DELAY        3.258        20.486  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i9/CK",
        "phy_name":"SLICE_0/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
Path End         : {vga_controller/VGAHorizontalCounter/hcount_69__i1/SR   vga_controller/VGAHorizontalCounter/hcount_69__i2/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.648 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           12.622
-----------------------------------------   ------
End-of-path arrival time( ns )              18.792

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
        "phy_name":"SLICE_10/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAHorizontalCounter/hcount_69__i1/SR   vga_controller/VGAHorizontalCounter/hcount_69__i2/SR}",
        "phy_name":"SLICE_11/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
            "phy_name":"SLICE_10/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[4]",
            "phy_name":"vga_controller/xpix[4]"
        },
        "arrive":11.627,
        "delay":4.066
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B",
            "phy_name":"SLICE_44/D1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_44/F1"
        },
        "arrive":12.077,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n198",
            "phy_name":"vga_controller/VGAHorizontalCounter/n198"
        },
        "arrive":14.567,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/B",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/Z",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":15.017,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n582",
            "phy_name":"vga_controller/VGAHorizontalCounter/n582"
        },
        "arrive":18.792,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
                                          SLICE_R16C22C   CLK_TO_Q1_DELAY  1.391         7.561  9       
vga_controller/xpix[4]                                    NET DELAY        4.066        11.627  1       
vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B->vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z
                                          SLICE_R17C23A   D1_TO_F1_DELAY   0.450        12.077  1       
vga_controller/VGAHorizontalCounter/n198                  NET DELAY        2.490        14.567  1       
vga_controller/VGAHorizontalCounter/i2_4_lut/B->vga_controller/VGAHorizontalCounter/i2_4_lut/Z
                                          SLICE_R17C23B   B1_TO_F1_DELAY   0.450        15.017  6       
vga_controller/VGAHorizontalCounter/n582                  NET DELAY        3.775        18.792  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
Path End         : {vga_controller/VGAHorizontalCounter/hcount_69__i3/SR   vga_controller/VGAHorizontalCounter/hcount_69__i4/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.648 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           12.622
-----------------------------------------   ------
End-of-path arrival time( ns )              18.792

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
        "phy_name":"SLICE_10/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAHorizontalCounter/hcount_69__i3/SR   vga_controller/VGAHorizontalCounter/hcount_69__i4/SR}",
        "phy_name":"SLICE_10/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
            "phy_name":"SLICE_10/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[4]",
            "phy_name":"vga_controller/xpix[4]"
        },
        "arrive":11.627,
        "delay":4.066
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B",
            "phy_name":"SLICE_44/D1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_44/F1"
        },
        "arrive":12.077,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n198",
            "phy_name":"vga_controller/VGAHorizontalCounter/n198"
        },
        "arrive":14.567,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/B",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/Z",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":15.017,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n582",
            "phy_name":"vga_controller/VGAHorizontalCounter/n582"
        },
        "arrive":18.792,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
                                          SLICE_R16C22C   CLK_TO_Q1_DELAY  1.391         7.561  9       
vga_controller/xpix[4]                                    NET DELAY        4.066        11.627  1       
vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B->vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z
                                          SLICE_R17C23A   D1_TO_F1_DELAY   0.450        12.077  1       
vga_controller/VGAHorizontalCounter/n198                  NET DELAY        2.490        14.567  1       
vga_controller/VGAHorizontalCounter/i2_4_lut/B->vga_controller/VGAHorizontalCounter/i2_4_lut/Z
                                          SLICE_R17C23B   B1_TO_F1_DELAY   0.450        15.017  6       
vga_controller/VGAHorizontalCounter/n582                  NET DELAY        3.775        18.792  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
Path End         : {vga_controller/VGAHorizontalCounter/hcount_69__i5/SR   vga_controller/VGAHorizontalCounter/hcount_69__i6/SR}
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.648 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           12.622
-----------------------------------------   ------
End-of-path arrival time( ns )              18.792

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
        "phy_name":"SLICE_10/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"{vga_controller/VGAHorizontalCounter/hcount_69__i5/SR   vga_controller/VGAHorizontalCounter/hcount_69__i6/SR}",
        "phy_name":"SLICE_9/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
            "phy_name":"SLICE_10/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[4]",
            "phy_name":"vga_controller/xpix[4]"
        },
        "arrive":11.627,
        "delay":4.066
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B",
            "phy_name":"SLICE_44/D1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_44/F1"
        },
        "arrive":12.077,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n198",
            "phy_name":"vga_controller/VGAHorizontalCounter/n198"
        },
        "arrive":14.567,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/B",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/Z",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":15.017,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n582",
            "phy_name":"vga_controller/VGAHorizontalCounter/n582"
        },
        "arrive":18.792,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
                                          SLICE_R16C22C   CLK_TO_Q1_DELAY  1.391         7.561  9       
vga_controller/xpix[4]                                    NET DELAY        4.066        11.627  1       
vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B->vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z
                                          SLICE_R17C23A   D1_TO_F1_DELAY   0.450        12.077  1       
vga_controller/VGAHorizontalCounter/n198                  NET DELAY        2.490        14.567  1       
vga_controller/VGAHorizontalCounter/i2_4_lut/B->vga_controller/VGAHorizontalCounter/i2_4_lut/Z
                                          SLICE_R17C23B   B1_TO_F1_DELAY   0.450        15.017  6       
vga_controller/VGAHorizontalCounter/n582                  NET DELAY        3.775        18.792  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i5/CK",
        "phy_name":"SLICE_9/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i0/SR
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 3
Delay Ratio      : 81.8% (route), 18.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 26.648 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#2)    39.800
+ Master Clock Source Latency                      0.000
- Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
- Setup Time                                       0.530
----------------------------------------------   -------
End-of-path required time( ns )                   45.440

  Source Clock Arrival Time (vga_clk:R#1)    0.000
+ Master Clock Source Latency                0.000
+ Source Clock Path Delay                    6.170
+ Data Path Delay                           12.622
-----------------------------------------   ------
End-of-path arrival time( ns )              18.792

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
        "phy_name":"SLICE_10/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/SR",
        "phy_name":"SLICE_6/LSR"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
            "phy_name":"SLICE_10/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[4]",
            "phy_name":"vga_controller/xpix[4]"
        },
        "arrive":11.627,
        "delay":4.066
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B",
            "phy_name":"SLICE_44/D1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z",
            "phy_name":"SLICE_44/F1"
        },
        "arrive":12.077,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n198",
            "phy_name":"vga_controller/VGAHorizontalCounter/n198"
        },
        "arrive":14.567,
        "delay":2.490
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/B",
            "phy_name":"SLICE_40/B1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/i2_4_lut/Z",
            "phy_name":"SLICE_40/F1"
        },
        "arrive":15.017,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n582",
            "phy_name":"vga_controller/VGAHorizontalCounter/n582"
        },
        "arrive":18.792,
        "delay":3.775
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
                                          SLICE_R16C22C   CLK_TO_Q1_DELAY  1.391         7.561  9       
vga_controller/xpix[4]                                    NET DELAY        4.066        11.627  1       
vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/B->vga_controller/VGAHorizontalCounter/i1_2_lut_3_lut/Z
                                          SLICE_R17C23A   D1_TO_F1_DELAY   0.450        12.077  1       
vga_controller/VGAHorizontalCounter/n198                  NET DELAY        2.490        14.567  1       
vga_controller/VGAHorizontalCounter/i2_4_lut/B->vga_controller/VGAHorizontalCounter/i2_4_lut/Z
                                          SLICE_R17C23B   B1_TO_F1_DELAY   0.450        15.017  6       
vga_controller/VGAHorizontalCounter/n582                  NET DELAY        3.775        18.792  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {ref_clk} -period 83.3333333333333 -waveform {0.000 41.666} [get_ports ref_clk]</A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {vga_clk} -source [get_pins {pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i0/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/Q",
        "phy_name":"SLICE_6/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/D",
        "phy_name":"SLICE_6/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/CK",
            "phy_name":"SLICE_6/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/Q",
            "phy_name":"SLICE_6/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/xpix[0]",
            "phy_name":"vga_controller/VGAHorizontalCounter/xpix[0]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_1/C1",
            "phy_name":"SLICE_6/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_1/S1",
            "phy_name":"SLICE_6/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[0]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[0]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAHorizontalCounter/hcount_69__i0/CK->vga_controller/VGAHorizontalCounter/hcount_69__i0/Q
                                          SLICE_R16C22A   CLK_TO_Q1_DELAY  1.391         7.561  2       
vga_controller/VGAHorizontalCounter/xpix[0]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAHorizontalCounter/hcount_69_add_4_1/C1->vga_controller/VGAHorizontalCounter/hcount_69_add_4_1/S1
                                          SLICE_R16C22A   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAHorizontalCounter/n45[0]
                                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i0/CK",
        "phy_name":"SLICE_6/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_71__i0/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i0/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/Q",
        "phy_name":"SLICE_5/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/D",
        "phy_name":"SLICE_5/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/CK",
            "phy_name":"SLICE_5/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/Q",
            "phy_name":"SLICE_5/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/ypix[0]",
            "phy_name":"vga_controller/VGAVerticalCounter/ypix[0]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_1/C1",
            "phy_name":"SLICE_5/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_1/S1",
            "phy_name":"SLICE_5/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[0]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[0]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_controller/VGAVerticalCounter/vcount_71__i0/CK->vga_controller/VGAVerticalCounter/vcount_71__i0/Q
                                          SLICE_R15C25A   CLK_TO_Q1_DELAY  1.391         7.561  2       
vga_controller/VGAVerticalCounter/ypix[0]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAVerticalCounter/vcount_71_add_4_1/C1->vga_controller/VGAVerticalCounter/vcount_71_add_4_1/S1
                                          SLICE_R15C25A   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAVerticalCounter/n45[0]                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i0/CK",
        "phy_name":"SLICE_5/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i2/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i2/Q",
        "phy_name":"SLICE_11/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i2/D",
        "phy_name":"SLICE_11/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i2/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i2/Q",
            "phy_name":"SLICE_11/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/xpix[2]",
            "phy_name":"vga_controller/VGAHorizontalCounter/xpix[2]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/C1",
            "phy_name":"SLICE_11/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/S1",
            "phy_name":"SLICE_11/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[2]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[2]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i1/CK   vga_controller/VGAHorizontalCounter/hcount_69__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i2/Q
                                          SLICE_R16C22B   CLK_TO_Q1_DELAY  1.391         7.561  5       
vga_controller/VGAHorizontalCounter/xpix[2]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/C1->vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/S1
                                          SLICE_R16C22B   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAHorizontalCounter/n45[2]
                                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_71__i2/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i2/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i2/Q",
        "phy_name":"SLICE_4/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i2/D",
        "phy_name":"SLICE_4/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i2/CK",
            "phy_name":"SLICE_4/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i2/Q",
            "phy_name":"SLICE_4/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/ypix[2]",
            "phy_name":"vga_controller/VGAVerticalCounter/ypix[2]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_3/C1",
            "phy_name":"SLICE_4/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_3/S1",
            "phy_name":"SLICE_4/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[2]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[2]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_71__i1/CK   vga_controller/VGAVerticalCounter/vcount_71__i2/CK}->vga_controller/VGAVerticalCounter/vcount_71__i2/Q
                                          SLICE_R15C25B   CLK_TO_Q1_DELAY  1.391         7.561  4       
vga_controller/VGAVerticalCounter/ypix[2]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAVerticalCounter/vcount_71_add_4_3/C1->vga_controller/VGAVerticalCounter/vcount_71_add_4_3/S1
                                          SLICE_R15C25B   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAVerticalCounter/n45[2]                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i1/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/Q",
        "phy_name":"SLICE_11/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/D",
        "phy_name":"SLICE_11/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
            "phy_name":"SLICE_11/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/Q",
            "phy_name":"SLICE_11/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/xpix[1]",
            "phy_name":"vga_controller/VGAHorizontalCounter/xpix[1]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/C0",
            "phy_name":"SLICE_11/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/S0",
            "phy_name":"SLICE_11/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[1]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[1]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i1/CK   vga_controller/VGAHorizontalCounter/hcount_69__i2/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i1/Q
                                          SLICE_R16C22B   CLK_TO_Q0_DELAY  1.391         7.561  3       
vga_controller/VGAHorizontalCounter/xpix[1]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/C0->vga_controller/VGAHorizontalCounter/hcount_69_add_4_3/S0
                                          SLICE_R16C22B   C0_TO_F0_DELAY   0.450         9.587  1       
vga_controller/VGAHorizontalCounter/n45[1]
                                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i1/CK",
        "phy_name":"SLICE_11/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_71__i1/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i1/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/Q",
        "phy_name":"SLICE_4/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/D",
        "phy_name":"SLICE_4/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
            "phy_name":"SLICE_4/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/Q",
            "phy_name":"SLICE_4/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/ypix[1]",
            "phy_name":"vga_controller/VGAVerticalCounter/ypix[1]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_3/C0",
            "phy_name":"SLICE_4/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_3/S0",
            "phy_name":"SLICE_4/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[1]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[1]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_71__i1/CK   vga_controller/VGAVerticalCounter/vcount_71__i2/CK}->vga_controller/VGAVerticalCounter/vcount_71__i1/Q
                                          SLICE_R15C25B   CLK_TO_Q0_DELAY  1.391         7.561  4       
vga_controller/VGAVerticalCounter/ypix[1]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAVerticalCounter/vcount_71_add_4_3/C0->vga_controller/VGAVerticalCounter/vcount_71_add_4_3/S0
                                          SLICE_R15C25B   C0_TO_F0_DELAY   0.450         9.587  1       
vga_controller/VGAVerticalCounter/n45[1]                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i1/CK",
        "phy_name":"SLICE_4/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i4/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
        "phy_name":"SLICE_10/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/D",
        "phy_name":"SLICE_10/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i4/Q",
            "phy_name":"SLICE_10/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/xpix[4]",
            "phy_name":"vga_controller/xpix[4]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/C1",
            "phy_name":"SLICE_10/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/S1",
            "phy_name":"SLICE_10/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[4]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[4]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i4/Q
                                          SLICE_R16C22C   CLK_TO_Q1_DELAY  1.391         7.561  9       
vga_controller/xpix[4]                                    NET DELAY        1.576         9.137  1       
vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/C1->vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/S1
                                          SLICE_R16C22C   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAHorizontalCounter/n45[4]
                                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_71__i4/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i4/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i4/Q",
        "phy_name":"SLICE_3/Q1"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i4/D",
        "phy_name":"SLICE_3/DI1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i4/CK",
            "phy_name":"SLICE_3/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i4/Q",
            "phy_name":"SLICE_3/Q1"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/ypix[4]",
            "phy_name":"vga_controller/ypix[4]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_5/C1",
            "phy_name":"SLICE_3/C1"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_5/S1",
            "phy_name":"SLICE_3/F1"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[4]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[4]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_71__i3/CK   vga_controller/VGAVerticalCounter/vcount_71__i4/CK}->vga_controller/VGAVerticalCounter/vcount_71__i4/Q
                                          SLICE_R15C25C   CLK_TO_Q1_DELAY  1.391         7.561  6       
vga_controller/ypix[4]                                    NET DELAY        1.576         9.137  1       
vga_controller/VGAVerticalCounter/vcount_71_add_4_5/C1->vga_controller/VGAVerticalCounter/vcount_71_add_4_5/S1
                                          SLICE_R15C25C   C1_TO_F1_DELAY   0.450         9.587  1       
vga_controller/VGAVerticalCounter/n45[4]                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAHorizontalCounter/hcount_69__i3/Q
Path End         : vga_controller/VGAHorizontalCounter/hcount_69__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/Q",
        "phy_name":"SLICE_10/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/D",
        "phy_name":"SLICE_10/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
            "phy_name":"SLICE_10/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/Q",
            "phy_name":"SLICE_10/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/xpix[3]",
            "phy_name":"vga_controller/VGAHorizontalCounter/xpix[3]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/C0",
            "phy_name":"SLICE_10/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/S0",
            "phy_name":"SLICE_10/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAHorizontalCounter/n45[3]",
            "phy_name":"vga_controller/VGAHorizontalCounter/n45[3]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAHorizontalCounter/hcount_69__i3/CK   vga_controller/VGAHorizontalCounter/hcount_69__i4/CK}->vga_controller/VGAHorizontalCounter/hcount_69__i3/Q
                                          SLICE_R16C22C   CLK_TO_Q0_DELAY  1.391         7.561  7       
vga_controller/VGAHorizontalCounter/xpix[3]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/C0->vga_controller/VGAHorizontalCounter/hcount_69_add_4_5/S0
                                          SLICE_R16C22C   C0_TO_F0_DELAY   0.450         9.587  1       
vga_controller/VGAHorizontalCounter/n45[3]
                                                          NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAHorizontalCounter/hcount_69__i3/CK",
        "phy_name":"SLICE_10/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_controller/VGAVerticalCounter/vcount_71__i3/Q
Path End         : vga_controller/VGAVerticalCounter/vcount_71__i3/D
Source Clock     : vga_clk
Destination Clock: vga_clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (vga_clk:R#1)     0.000
+ Master Clock Source Latency                      0.000
+ Destination Clock Uncertainty                    0.000
+ Destination Clock Path Delay                     6.170
+ Hold Time                                       -0.000
----------------------------------------------   -------
End-of-path required time( ns )                    6.170

  Source Clock Arrival Time (vga_clk:R#1)   0.000
+ Master Clock Source Latency               0.000
+ Source Clock Path Delay                   6.170
+ Data Path Delay                           3.417
-----------------------------------------   -----
End-of-path arrival time( ns )              9.587

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/Q",
        "phy_name":"SLICE_3/Q0"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/D",
        "phy_name":"SLICE_3/DI0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
            "phy_name":"SLICE_3/CLK"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/Q",
            "phy_name":"SLICE_3/Q0"
        },
        "arrive":7.561,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/ypix[3]",
            "phy_name":"vga_controller/VGAVerticalCounter/ypix[3]"
        },
        "arrive":9.137,
        "delay":1.576
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_5/C0",
            "phy_name":"SLICE_3/C0"
        },
        "pin1":
        {
            "log_name":"vga_controller/VGAVerticalCounter/vcount_71_add_4_5/S0",
            "phy_name":"SLICE_3/F0"
        },
        "arrive":9.587,
        "delay":0.450
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_controller/VGAVerticalCounter/n45[3]",
            "phy_name":"vga_controller/VGAVerticalCounter/n45[3]"
        },
        "arrive":9.587,
        "delay":0.000
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_controller/VGAVerticalCounter/vcount_71__i3/CK   vga_controller/VGAVerticalCounter/vcount_71__i4/CK}->vga_controller/VGAVerticalCounter/vcount_71__i3/Q
                                          SLICE_R15C25C   CLK_TO_Q0_DELAY  1.391         7.561  5       
vga_controller/VGAVerticalCounter/ypix[3]
                                                          NET DELAY        1.576         9.137  1       
vga_controller/VGAVerticalCounter/vcount_71_add_4_5/C0->vga_controller/VGAVerticalCounter/vcount_71_add_4_5/S0
                                          SLICE_R15C25C   C0_TO_F0_DELAY   0.450         9.587  1       
vga_controller/VGAVerticalCounter/n45[3]                  NET DELAY        0.000         9.587  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"port",
        "log_name":"ref_clk",
        "phy_name":"ref_clk"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"vga_controller/VGAVerticalCounter/vcount_71__i3/CK",
        "phy_name":"SLICE_3/CLK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk",
            "phy_name":"ref_clk"
        },
        "arrive":0.000,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"ref_clk_pad.bb_inst/B",
            "phy_name":"ref_clk_pad.bb_inst/IOPAD"
        },
        "pin1":
        {
            "log_name":"ref_clk_pad.bb_inst/O",
            "phy_name":"ref_clk_pad.bb_inst/PADDI"
        },
        "arrive":0.510,
        "delay":0.510
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"ref_clk_c",
            "phy_name":"ref_clk_c"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.510,
        "delay":0.000
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/REFERENCECLK"
        },
        "pin1":
        {
            "log_name":"pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL",
            "phy_name":"pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL"
        },
        "arrive":0.660,
        "delay":0.150
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"vga_clk",
            "phy_name":"vga_clk"
        },
        "arrive":6.170,
        "delay":5.510
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
ref_clk                                   pong            CLOCK LATENCY         0.000         0.000  1       
ref_clk                                                   NET DELAY             0.000         0.000  1       
ref_clk_pad.bb_inst/B->ref_clk_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
ref_clk_c                                                 NET DELAY             0.000         0.510  1       
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  12      
pll_module/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_module/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  12      
vga_clk                                                   NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

<style type='text/css'>
pre {
  margin-left: 2em;
}
tapath {
  display: none;
}
.tools {
  font-family: arial;
  font-size: 0.8em;
  text-align: center;
  display: inline-block;
}
.tools:before{
  content: "Shown in: ";
  color: #66edef;
  text-align: center;
  padding-left: 0.5em;
}
.tools a {
  color: rgb(192, 192, 192);
  cursor: pointer;
}
.tools a:link {
  text-decoration: none;
}
.tools a:hover {
  color: #66edef;
}
.tools a:before {
  content: " ";
  width: 20px;
  display: inline-block;
  text-align: center;
  padding-right: 5px;
  padding-left: 2px;
}
.tools a:after {
  text-align: center;
  padding-right: 5px;
}
.na:before {
  background: url("qrc:///report-view-html/images/netlist_analyzer_16.png") no-repeat center;
}
.na:after {
  content: "Netlist Analyzer";
}
.fp:before {
  background: url("qrc:///report-view-html/images/floorplanview_16.png") no-repeat center;
}
.fp:after {
  content: "Floor Planner";
}
.phv:before {
  background: url("qrc:///report-view-html/images/epic_16.png") no-repeat center;
}
.phv:after {
  content: "Physical View";
}
</style>
<script type='text/javascript'>
<!--
var show_log = 1; var show_phy = 1;
function createTool(cls, path_obj) {
  var tool = document.createElement('a');
  tool.className = cls;
  tool.onclick = (function(tool, path) {
    return function() {
      var tool_name;
      var logical = false;
      if (typeof path !== 'string' || path === null || path.length == 0)
        return;
      switch (cls) {
        case 'na':
          tool_name = 'SCHEMATIC_VIEW';
          logical = true;
          break;
        case 'fp':
          tool_name = 'FLOORPLANNER';
          break;
        case 'phv':
          tool_name = 'PHYSICAL_VIEW';
          break;
      }
      var url = 'NGView://' + tool_name + '/tapath?' + (logical?'view_type=tech&':'') + 'path=' +
                encodeURIComponent(path);
      console.log(url);
      this.href = url;
    }
  })(cls, path_obj).bind(tool);
  return tool;
}
function createTools(path_element) {
  var tools = document.createElement('span');
  tools.className = 'tools';
  var path = path_element.textContent;
  if (show_log) 
    tools.appendChild(createTool('na', path));
  if (show_phy) {
    tools.appendChild(createTool('fp', path));
    tools.appendChild(createTool('phv', path));
  }
  var p = path_element.parentNode;
  p.insertBefore(tools, path_element);
}
function handleLeftpaths(left_paths, index) {
    if (left_paths.length > index) {
      setTimeout(function(paths, i) {
        return function() {
          var path = paths[i];
          createTools(path);
          handleLeftpaths(paths, i+1);
        }
      }(left_paths, index));
    }
}
window.onload = function() {
  if (!show_log && !show_phy) return; 
  if (typeof window._$radiant !== 'undefined') {
    var all_paths = document.getElementsByTagName('tapath');
    handleLeftpaths(all_paths, 0);
  }
}
//-->
</script>
</BODY>

