

================================================================
== Vitis HLS Report for 'scale_and_twoNorm'
================================================================
* Date:           Fri Jan  9 14:28:58 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                      |                            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |               Instance               |           Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_scale_and_twoNorm_Scaled_fu_58    |scale_and_twoNorm_Scaled    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        |grp_scale_and_twoNorm_noScaled_fu_72  |scale_and_twoNorm_noScaled  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +--------------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       21|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     72|    11967|    10686|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|      112|     -|
|Register             |        -|      -|       10|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     72|    11977|    10819|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      1|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |grp_scale_and_twoNorm_Scaled_fu_58    |scale_and_twoNorm_Scaled    |        0|  60|  8182|  7097|    0|
    |grp_scale_and_twoNorm_noScaled_fu_72  |scale_and_twoNorm_noScaled  |        0|  12|  3785|  3589|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+
    |Total                                 |                            |        0|  72| 11967| 10686|    0|
    +--------------------------------------+----------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln353_fu_88_p2                                    |      icmp|   0|  0|  13|          32|           1|
    |ap_block_state1                                        |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_on_subcall_done                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready    |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready  |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  21|          36|           5|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |   8|          3|    1|          3|
    |ap_done                           |   8|          2|    1|          2|
    |dPrimalInfeasRes_din              |  64|          2|   64|        128|
    |dPrimalInfeasRes_write            |   8|          3|    1|          3|
    |dualInfeasConstr_axpyfifo_i_read  |   8|          3|    1|          3|
    |m_axi_gmem4_ARVALID               |   8|          2|    1|          2|
    |m_axi_gmem4_RREADY                |   8|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         17|   70|        143|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+---+----+-----+-----------+
    |                            Name                           | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                  |  2|   0|    2|          0|
    |ap_done_reg                                                |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_done     |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNorm_Scaled_fu_58_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_scale_and_twoNorm_noScaled_fu_72_ap_ready  |  1|   0|    1|          0|
    |grp_scale_and_twoNorm_Scaled_fu_58_ap_start_reg            |  1|   0|    1|          0|
    |grp_scale_and_twoNorm_noScaled_fu_72_ap_start_reg          |  1|   0|    1|          0|
    |icmp_ln353_reg_105                                         |  1|   0|    1|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+
    |Total                                                      | 10|   0|   10|          0|
    +-----------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_continue                                 |   in|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|            scale_and_twoNorm|  return value|
|m_axi_gmem4_AWVALID                         |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWREADY                         |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWADDR                          |  out|   64|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWID                            |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWLEN                           |  out|   32|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWSIZE                          |  out|    3|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWBURST                         |  out|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWLOCK                          |  out|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWCACHE                         |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWPROT                          |  out|    3|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWQOS                           |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWREGION                        |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_AWUSER                          |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WVALID                          |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WREADY                          |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WDATA                           |  out|  512|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WSTRB                           |  out|   64|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WLAST                           |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WID                             |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_WUSER                           |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARVALID                         |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARREADY                         |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARADDR                          |  out|   64|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARID                            |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARLEN                           |  out|   32|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARSIZE                          |  out|    3|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARBURST                         |  out|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARLOCK                          |  out|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARCACHE                         |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARPROT                          |  out|    3|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARQOS                           |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARREGION                        |  out|    4|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_ARUSER                          |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RVALID                          |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RREADY                          |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RDATA                           |   in|  512|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RLAST                           |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RID                             |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RFIFONUM                        |   in|   13|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RUSER                           |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_RRESP                           |   in|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_BVALID                          |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_BREADY                          |  out|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_BRESP                           |   in|    2|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_BID                             |   in|    1|       m_axi|                        gmem4|       pointer|
|m_axi_gmem4_BUSER                           |   in|    1|       m_axi|                        gmem4|       pointer|
|colScale0                                   |   in|   64|     ap_none|                    colScale0|        scalar|
|dualInfeasConstr_axpyfifo_i_dout            |   in|  512|     ap_fifo|  dualInfeasConstr_axpyfifo_i|       pointer|
|dualInfeasConstr_axpyfifo_i_num_data_valid  |   in|    3|     ap_fifo|  dualInfeasConstr_axpyfifo_i|       pointer|
|dualInfeasConstr_axpyfifo_i_fifo_cap        |   in|    3|     ap_fifo|  dualInfeasConstr_axpyfifo_i|       pointer|
|dualInfeasConstr_axpyfifo_i_empty_n         |   in|    1|     ap_fifo|  dualInfeasConstr_axpyfifo_i|       pointer|
|dualInfeasConstr_axpyfifo_i_read            |  out|    1|     ap_fifo|  dualInfeasConstr_axpyfifo_i|       pointer|
|dPrimalInfeasRes_din                        |  out|   64|     ap_fifo|             dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_num_data_valid             |   in|    3|     ap_fifo|             dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_fifo_cap                   |   in|    3|     ap_fifo|             dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_full_n                     |   in|    1|     ap_fifo|             dPrimalInfeasRes|       pointer|
|dPrimalInfeasRes_write                      |  out|    1|     ap_fifo|             dPrimalInfeasRes|       pointer|
|p_read                                      |   in|   32|     ap_none|                       p_read|        scalar|
|ifScaled                                    |   in|   32|     ap_none|                     ifScaled|        scalar|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %dualInfeasConstr_axpyfifo_i, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem4, void @empty_28, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_32, void @empty_48, void @empty_3, i32 64, i32 16, i32 64, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dPrimalInfeasRes, void @empty_14, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%muxLogicCE_to_ifScaled_read = muxlogic"   --->   Operation 6 'muxlogic' 'muxLogicCE_to_ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ifScaled_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ifScaled" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 7 'read' 'ifScaled_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_p_read_3 = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colScale0_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colScale0_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %colScale0" [./basic_helper.hpp:348->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 11 'read' 'colScale0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln353 = icmp_eq  i32 %ifScaled_read, i32 0" [./basic_helper.hpp:353->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 12 'icmp' 'icmp_ln353' <Predicate = true> <Delay = 0.71> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln353 = br i1 %icmp_ln353, void %if.then.i, void %if.else.i" [./basic_helper.hpp:353->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 13 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.40ns)   --->   "%call_ln354 = call void @scale_and_twoNorm_Scaled, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:354->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 14 'call' 'call_ln354' <Predicate = (!icmp_ln353)> <Delay = 1.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln356 = call void @scale_and_twoNorm_noScaled, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:356->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 15 'call' 'call_ln356' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln354 = call void @scale_and_twoNorm_Scaled, i512 %gmem4, i64 %colScale0_read, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:354->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 16 'call' 'call_ln354' <Predicate = (!icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln355 = br void %scale_and_twoNorm.exit" [./basic_helper.hpp:355->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 17 'br' 'br_ln355' <Predicate = (!icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln356 = call void @scale_and_twoNorm_noScaled, i512 %dualInfeasConstr_axpyfifo_i, i64 %dPrimalInfeasRes, i32 %p_read_3" [./basic_helper.hpp:356->./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 18 'call' 'call_ln356' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %scale_and_twoNorm.exit"   --->   Operation 19 'br' 'br_ln0' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln88 = ret" [./Compute_Primal_Infeasibility.hpp:88->Infeasi_Res_S2.cpp:95]   --->   Operation 20 'ret' 'ret_ln88' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ colScale0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dualInfeasConstr_axpyfifo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dPrimalInfeasRes]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ifScaled]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
specinterface_ln0            (specinterface) [ 000]
muxLogicCE_to_ifScaled_read  (muxlogic     ) [ 000]
ifScaled_read                (read         ) [ 000]
muxLogicCE_to_p_read_3       (muxlogic     ) [ 000]
p_read_3                     (read         ) [ 001]
muxLogicCE_to_colScale0_read (muxlogic     ) [ 000]
colScale0_read               (read         ) [ 001]
icmp_ln353                   (icmp         ) [ 011]
br_ln353                     (br           ) [ 000]
call_ln354                   (call         ) [ 000]
br_ln355                     (br           ) [ 000]
call_ln356                   (call         ) [ 000]
br_ln0                       (br           ) [ 000]
ret_ln88                     (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="colScale0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colScale0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dualInfeasConstr_axpyfifo_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dualInfeasConstr_axpyfifo_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dPrimalInfeasRes">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dPrimalInfeasRes"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ifScaled">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifScaled"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNorm_Scaled"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_and_twoNorm_noScaled"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="ifScaled_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ifScaled_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_read_3_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="colScale0_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colScale0_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_scale_and_twoNorm_Scaled_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="512" slack="0"/>
<pin id="63" dir="0" index="4" bw="64" slack="0"/>
<pin id="64" dir="0" index="5" bw="32" slack="0"/>
<pin id="65" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln354/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_scale_and_twoNorm_noScaled_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="512" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln356/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="muxLogicCE_to_ifScaled_read_fu_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_ifScaled_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="muxLogicCE_to_p_read_3_fu_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_p_read_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="muxLogicCE_to_colScale0_read_fu_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colScale0_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln353_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln353/1 "/>
</bind>
</comp>

<comp id="94" class="1005" name="p_read_3_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="1"/>
<pin id="96" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="colScale0_read_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="1"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="colScale0_read "/>
</bind>
</comp>

<comp id="105" class="1005" name="icmp_ln353_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln353 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="32" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="10" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="32" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="8" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="52" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="58" pin=5"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="81"><net_src comp="46" pin="2"/><net_sink comp="72" pin=3"/></net>

<net id="92"><net_src comp="40" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="46" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="58" pin=5"/></net>

<net id="99"><net_src comp="94" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="103"><net_src comp="52" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="108"><net_src comp="88" pin="2"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem4 | {}
	Port: dPrimalInfeasRes | {1 2 }
 - Input state : 
	Port: scale_and_twoNorm : gmem4 | {1 2 }
	Port: scale_and_twoNorm : colScale0 | {1 }
	Port: scale_and_twoNorm : dualInfeasConstr_axpyfifo_i | {1 2 }
	Port: scale_and_twoNorm : dPrimalInfeasRes | {}
	Port: scale_and_twoNorm : p_read | {1 }
	Port: scale_and_twoNorm : ifScaled | {1 }
  - Chain level:
	State 1
		br_ln353 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   call   |  grp_scale_and_twoNorm_Scaled_fu_58  |    60   |  22.16  |   7988  |   7175  |
|          | grp_scale_and_twoNorm_noScaled_fu_72 |    12   |  13.519 |   3564  |   4068  |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln353_fu_88           |    0    |    0    |    0    |    13   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |       ifScaled_read_read_fu_40       |    0    |    0    |    0    |    0    |
|   read   |          p_read_3_read_fu_46         |    0    |    0    |    0    |    0    |
|          |       colScale0_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |   muxLogicCE_to_ifScaled_read_fu_82  |    0    |    0    |    0    |    0    |
| muxlogic |     muxLogicCE_to_p_read_3_fu_84     |    0    |    0    |    0    |    0    |
|          |  muxLogicCE_to_colScale0_read_fu_86  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    72   |  35.679 |  11552  |  11256  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|colScale0_read_reg_100|   64   |
|  icmp_ln353_reg_105  |    1   |
|    p_read_3_reg_94   |   32   |
+----------------------+--------+
|         Total        |   97   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|  grp_scale_and_twoNorm_Scaled_fu_58  |  p2  |   2  |  64  |   128  ||    0    ||    64   |
|  grp_scale_and_twoNorm_Scaled_fu_58  |  p5  |   2  |  32  |   64   ||    0    ||    32   |
| grp_scale_and_twoNorm_noScaled_fu_72 |  p3  |   2  |  32  |   64   ||    0    ||    32   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|
|                 Total                |      |      |      |   256  ||  1.257  ||    0    ||   128   |
|--------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   72   |   35   |  11552 |  11256 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   128  |
|  Register |    -   |    -   |   97   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   72   |   36   |  11649 |  11384 |
+-----------+--------+--------+--------+--------+
