/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 280 272)
	(text "addr_builder" (rect 5 0 65 11)(font "Arial" ))
	(text "inst" (rect 8 192 24 203)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "r1[31..0]" (rect 0 0 38 11)(font "Arial" ))
		(text "r1[31..0]" (rect 21 27 59 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "r2[31..0]" (rect 0 0 38 11)(font "Arial" ))
		(text "r2[31..0]" (rect 21 43 59 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "imm[31..0]" (rect 0 0 49 11)(font "Arial" ))
		(text "imm[31..0]" (rect 21 59 70 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "PC[31..0]" (rect 0 0 44 11)(font "Arial" ))
		(text "PC[31..0]" (rect 21 75 65 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "op_data[14..0]" (rect 0 0 68 11)(font "Arial" ))
		(text "op_data[14..0]" (rect 21 91 89 102)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "func3[2..0]" (rect 0 0 49 11)(font "Arial" ))
		(text "func3[2..0]" (rect 21 107 70 118)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "rst" (rect 0 0 11 11)(font "Arial" ))
		(text "rst" (rect 21 123 32 134)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 160)
		(input)
		(text "en" (rect 0 0 11 11)(font "Arial" ))
		(text "en" (rect 21 155 32 166)(font "Arial" ))
		(line (pt 0 160)(pt 16 160))
	)
	(port
		(pt 216 32)
		(output)
		(text "load" (rect 0 0 20 11)(font "Arial" ))
		(text "load" (rect 179 27 195 38)(font "Arial" ))
		(line (pt 216 32)(pt 200 32))
	)
	(port
		(pt 216 48)
		(output)
		(text "PC_out[31..0]" (rect 0 0 64 11)(font "Arial" ))
		(text "PC_out[31..0]" (rect 141 43 195 54)(font "Arial" ))
		(line (pt 216 48)(pt 200 48)(line_width 3))
	)
	(port
		(pt 216 64)
		(output)
		(text "NE" (rect 0 0 15 11)(font "Arial" ))
		(text "NE" (rect 183 59 195 70)(font "Arial" ))
		(line (pt 216 64)(pt 200 64))
	)
	(port
		(pt 216 80)
		(output)
		(text "EQ" (rect 0 0 15 11)(font "Arial" ))
		(text "EQ" (rect 183 75 195 86)(font "Arial" ))
		(line (pt 216 80)(pt 200 80))
	)
	(port
		(pt 216 96)
		(output)
		(text "LT" (rect 0 0 12 11)(font "Arial" ))
		(text "LT" (rect 185 91 195 102)(font "Arial" ))
		(line (pt 216 96)(pt 200 96))
	)
	(port
		(pt 216 112)
		(output)
		(text "GE" (rect 0 0 15 11)(font "Arial" ))
		(text "GE" (rect 183 107 195 118)(font "Arial" ))
		(line (pt 216 112)(pt 200 112))
	)
	(drawing
		(rectangle (rect 16 16 200 192))
	)
)
