(pcb "/home/prutkowski/rpi-rgb-led-matrix-adapter-active-3/active3-rpi-hub75-adapter.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "6.0.5")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  162866 -36848.5  163168 -36903.8  163461 -36995.1  163740 -37120.9
            164003 -37279.6  164244 -37468.8  164461 -37685.7  164650 -37927.1
            164809 -38189.6  164935 -38469.3  165026 -38762.1  165081 -39063.8
            165100 -39370  165100 -90170  165079 -90568.3  165017 -90962.1
            164914 -91347.4  164771 -91719.7  164590 -92075  164372 -92409.5
            164121 -92719.4  163839 -93001.4  163529 -93252.4  163195 -93469.6
            162840 -93650.6  162467 -93793.5  162082 -93896.7  161688 -93959.1
            161290 -93980  105410 -93980  105012 -93959.1  104618 -93896.7
            104233 -93793.5  103860 -93650.6  103505 -93469.6  103171 -93252.4
            102861 -93001.4  102579 -92719.4  102328 -92409.5  102110 -92075
            101929 -91719.7  101786 -91347.4  101683 -90962.1  101621 -90568.3
            101600 -90170  101600 -82550  101579 -82151.7  101517 -81757.9
            101414 -81372.6  101271 -81000.3  101090 -80645  100872 -80310.5
            100621 -80000.6  100339 -79718.6  100029 -79467.6  99695 -79250.4
            99339.7 -79069.4  98967.4 -78926.5  98582.1 -78823.3  98188.3 -78760.9
            97790 -78740  91440 -78740  91041.7 -78719.1  90647.9 -78656.7
            90262.6 -78553.5  89890.3 -78410.6  89535 -78229.6  89200.5 -78012.4
            88890.6 -77761.4  88608.6 -77479.4  88357.6 -77169.5  88140.4 -76835
            87959.4 -76479.7  87816.5 -76107.4  87713.3 -75722.1  87650.9 -75328.3
            87630 -74930  87630 -46990  87648.5 -46683.8  87703.8 -46382.1
            87795.1 -46089.3  87920.9 -45809.6  88079.6 -45547.1  88268.8 -45305.7
            88485.7 -45088.8  88727.1 -44899.6  88989.6 -44740.9  89269.3 -44615.1
            89562.1 -44523.8  89863.8 -44468.5  90170 -44450  99060 -44450
            99060 -39370  99078.5 -39063.8  99133.8 -38762.1  99225.1 -38469.3
            99350.9 -38189.6  99509.6 -37927.1  99698.8 -37685.7  99915.7 -37468.8
            100157 -37279.6  100420 -37120.9  100699 -36995.1  100992 -36903.8
            101294 -36848.5  101600 -36830  162560 -36830  162866 -36848.5)
    )
    (via "Via[0-1]_889:635_um" "Via[0-1]_1200:800_um")
    (rule
      (width 254)
      (clearance 254.1)
      (clearance 254.1 (type default_smd))
      (clearance 63.5 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_SMD:C_0805_2012Metric
      (place C1 128905.000000 -58420.000000 front 90.000000 (PN 100n))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C2 145415.000000 -58420.000000 front 90.000000 (PN 100n))
    )
    (component Capacitor_SMD:C_0805_2012Metric::2
      (place C3 161925.000000 -58420.000000 front 90.000000 (PN 100n))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20
      (place P1 156210.000000 -40640.000000 front -90.000000 (PN CONN_02X20))
    )
    (component "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical"
      (place "Panel-1" 110490.000000 -67056.000000 front 90.000000 (PN CONN_02X08))
    )
    (component "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical::1"
      (place "Panel-2" 139700.000000 -67310.000000 front 90.000000 (PN CONN_02X08))
    )
    (component Connect:1pin
      (place P20 103080.000000 -41910.000000 front 0.000000 (PN CONN_01X01))
      (place P21 161080.000000 -41910.000000 front 0.000000 (PN CONN_01X01))
    )
    (component Resistor_SMD:R_0805_2012Metric
      (place R1 157480.000000 -46990.000000 front 0.000000 (PN 10k))
    )
    (component Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (place C5 99060.000000 -50077.400000 front 90.000000 (PN 22u))
    )
    (component Capacitor_SMD:C_1206_3216Metric
      (place C6 92080.000000 -48895.000000 front 90.000000 (PN 22u))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01
      (place P2 92080.000000 -53975.000000 front 90.000000 (PN +5V))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01::1
      (place P4 92080.000000 -57785.000000 front 90.000000 (PN GND))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02
      (place P6 90805.000000 -62865.000000 front 90.000000 (PN CONN_01X02))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02::1
      (place P7 90805.000000 -65405.000000 front 90.000000 (PN CONN_02X01))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02::2
      (place P8 90805.000000 -67945.000000 front 90.000000 (PN CONN_01X02))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (place U1 120650.000000 -54610.000000 front -90.000000 (PN 74HCT245))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::1"
      (place U2 137160.000000 -54610.000000 front -90.000000 (PN 74HCT245))
    )
    (component "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::2"
      (place U3 153670.000000 -54610.000000 front -90.000000 (PN 74HCT245))
    )
    (component "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (place DMX1 158115.000000 -84455.000000 front 90.000000 (PN CONN_01x03))
    )
    (component "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical"
      (place FAN1 109220.000000 -50165.000000 front 180.000000 (PN CONN_01X02))
    )
    (component Module:Arduino_Nano
      (place ARD1 150495.000000 -74940.000000 front -90.000000 (PN Arduino_Nano_Every))
    )
    (component "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical"
      (place ENCODER1 99805.000000 -65960.000000 front 90.000000 (PN CONN_01x05))
    )
  )
  (library
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::2
      (outline (path signal 120  -261.252 -735  261.252 -735))
      (outline (path signal 120  -261.252 735  261.252 735))
      (outline (path signal 50  1700 -980  -1700 -980))
      (outline (path signal 50  1700 980  1700 -980))
      (outline (path signal 50  -1700 980  1700 980))
      (outline (path signal 50  -1700 -980  -1700 980))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  1000 625  1000 -625))
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 1 -950 0)
      (pin RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0 2 950 0)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20
      (outline (path signal 150  3810 -49530  3810 1270))
      (outline (path signal 150  3810 1270  1270 1270))
      (outline (path signal 150  3810 -49530  -1270 -49530))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  0 1550  -1550 1550))
      (outline (path signal 150  -1550 1550  -1550 0))
      (outline (path signal 150  -1270 -1270  -1270 -49530))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 50  -1750 -50050  4300 -50050))
      (outline (path signal 50  4300 1750  4300 -50050))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 1750  -1750 -50050))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 13 0 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 14 2540 -15240)
      (pin Oval[A]Pad_1727.2x1727.2_um 15 0 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 16 2540 -17780)
      (pin Oval[A]Pad_1727.2x1727.2_um 17 0 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 18 2540 -20320)
      (pin Oval[A]Pad_1727.2x1727.2_um 19 0 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 20 2540 -22860)
      (pin Oval[A]Pad_1727.2x1727.2_um 21 0 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 22 2540 -25400)
      (pin Oval[A]Pad_1727.2x1727.2_um 23 0 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 24 2540 -27940)
      (pin Oval[A]Pad_1727.2x1727.2_um 25 0 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 26 2540 -30480)
      (pin Oval[A]Pad_1727.2x1727.2_um 27 0 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 28 2540 -33020)
      (pin Oval[A]Pad_1727.2x1727.2_um 29 0 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 30 2540 -35560)
      (pin Oval[A]Pad_1727.2x1727.2_um 31 0 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 32 2540 -38100)
      (pin Oval[A]Pad_1727.2x1727.2_um 33 0 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 34 2540 -40640)
      (pin Oval[A]Pad_1727.2x1727.2_um 35 0 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 36 2540 -43180)
      (pin Oval[A]Pad_1727.2x1727.2_um 37 0 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 38 2540 -45720)
      (pin Oval[A]Pad_1727.2x1727.2_um 39 0 -48260)
      (pin Oval[A]Pad_1727.2x1727.2_um 40 2540 -48260)
    )
    (image "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical"
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  5830 -22990  -3290 -22990))
      (outline (path signal 120  4520 -21690  -1980 -21690))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  5830 5210  5830 -22990))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -1980 -6840  -1980 3910))
      (outline (path signal 120  -1980 -21690  -1980 -10940))
      (outline (path signal 120  -1980 -10940  -3290 -10940))
      (outline (path signal 120  -1980 -10940  -1980 -10940))
      (outline (path signal 120  4520 3910  4520 -21690))
      (outline (path signal 120  -3290 -6840  -1980 -6840))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3290 -22990  -3290 5210))
      (outline (path signal 50  -3680 -23380  6220 -23380))
      (outline (path signal 50  6220 -23380  6220 5600))
      (outline (path signal 50  -3680 5600  -3680 -23380))
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 100  -3180 -22880  -3180 4100))
      (outline (path signal 100  -1980 -6840  -1980 3910))
      (outline (path signal 100  -1980 -21690  -1980 -10940))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  5720 5100  5720 -22880))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  -3180 -6840  -1980 -6840))
      (outline (path signal 100  4520 3910  4520 -21690))
      (outline (path signal 100  -1980 -10940  -3180 -10940))
      (outline (path signal 100  5720 -22880  -3180 -22880))
      (outline (path signal 100  4520 -21690  -1980 -21690))
      (outline (path signal 100  -1980 -10940  -1980 -10940))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
    )
    (image "Connector_IDC:IDC-Header_2x08_P2.54mm_Vertical::1"
      (outline (path signal 120  4520 -21690  -1980 -21690))
      (outline (path signal 120  5830 5210  5830 -22990))
      (outline (path signal 120  -3290 -6840  -1980 -6840))
      (outline (path signal 120  -1980 -6840  -1980 3910))
      (outline (path signal 120  -1980 -21690  -1980 -10940))
      (outline (path signal 120  -1980 -10940  -1980 -10940))
      (outline (path signal 120  -1980 -10940  -3290 -10940))
      (outline (path signal 120  4520 3910  4520 -21690))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3290 -22990  -3290 5210))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  5830 -22990  -3290 -22990))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 50  6220 -23380  6220 5600))
      (outline (path signal 50  -3680 5600  -3680 -23380))
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 50  -3680 -23380  6220 -23380))
      (outline (path signal 100  -1980 -6840  -1980 3910))
      (outline (path signal 100  -1980 -10940  -1980 -10940))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 100  -1980 -21690  -1980 -10940))
      (outline (path signal 100  4520 3910  4520 -21690))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  5720 5100  5720 -22880))
      (outline (path signal 100  -1980 -10940  -3180 -10940))
      (outline (path signal 100  -3180 -22880  -3180 4100))
      (outline (path signal 100  4520 -21690  -1980 -21690))
      (outline (path signal 100  -3180 -6840  -1980 -6840))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  5720 -22880  -3180 -22880))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
      (pin Round[A]Pad_1700_um 11 0 -12700)
      (pin Round[A]Pad_1700_um 12 2540 -12700)
      (pin Round[A]Pad_1700_um 13 0 -15240)
      (pin Round[A]Pad_1700_um 14 2540 -15240)
      (pin Round[A]Pad_1700_um 15 0 -17780)
      (pin Round[A]Pad_1700_um 16 2540 -17780)
    )
    (image Connect:1pin
      (outline (path signal 150  2286 0  2266.44 -298.383  2208.11 -591.66  2111.99 -874.814
            1979.73 -1143  1813.61 -1391.63  1616.45 -1616.45  1391.63 -1813.61
            1143 -1979.73  874.814 -2111.99  591.66 -2208.11  298.383 -2266.44
            0 -2286  -298.383 -2266.44  -591.66 -2208.11  -874.814 -2111.99
            -1143 -1979.73  -1391.63 -1813.61  -1616.45 -1616.45  -1813.61 -1391.63
            -1979.73 -1143  -2111.99 -874.814  -2208.11 -591.66  -2266.44 -298.383
            -2286 0  -2266.44 298.383  -2208.11 591.66  -2111.99 874.814
            -1979.73 1143  -1813.61 1391.63  -1616.45 1616.45  -1391.63 1813.61
            -1143 1979.73  -874.814 2111.99  -591.66 2208.11  -298.383 2266.44
            0 2286  298.383 2266.44  591.66 2208.11  874.814 2111.99  1143 1979.73
            1391.63 1813.61  1616.45 1616.45  1813.61 1391.63  1979.73 1143
            2111.99 874.814  2208.11 591.66  2266.44 298.383  2286 0))
      (pin Round[A]Pad_4064_um 1 0 0)
    )
    (image Resistor_SMD:R_0805_2012Metric
      (outline (path signal 120  -227.064 -735  227.064 -735))
      (outline (path signal 120  -227.064 735  227.064 735))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 100  -1000 -625  -1000 625))
      (outline (path signal 100  1000 -625  -1000 -625))
      (outline (path signal 100  -1000 625  1000 625))
      (outline (path signal 100  1000 625  1000 -625))
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 1 -912.5 0)
      (pin RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0 2 912.5 0)
    )
    (image Capacitor_THT:CP_Radial_D6.3mm_P2.50mm
      (outline (path signal 120  3091 -1040  3091 -2664))
      (outline (path signal 120  2651 -1040  2651 -2916))
      (outline (path signal 120  3451 2380  3451 1040))
      (outline (path signal 120  1810 3182  1810 1040))
      (outline (path signal 120  2491 -1040  2491 -2986))
      (outline (path signal 120  2291 3061  2291 1040))
      (outline (path signal 120  3291 2516  3291 1040))
      (outline (path signal 120  1370 3228  1370 -3228))
      (outline (path signal 120  2891 -1040  2891 -2790))
      (outline (path signal 120  2211 -1040  2211 -3086))
      (outline (path signal 120  2731 -1040  2731 -2876))
      (outline (path signal 120  3331 2484  3331 1040))
      (outline (path signal 120  3931 1834  3931 -1834))
      (outline (path signal 120  3531 -1040  3531 -2305))
      (outline (path signal 120  1690 -1040  1690 -3201))
      (outline (path signal 120  3051 2690  3051 1040))
      (outline (path signal 120  3451 -1040  3451 -2380))
      (outline (path signal 120  1570 3215  1570 1040))
      (outline (path signal 120  2411 -1040  2411 -3018))
      (outline (path signal 120  2651 2916  2651 1040))
      (outline (path signal 120  4211 1350  4211 -1350))
      (outline (path signal 120  2611 -1040  2611 -2934))
      (outline (path signal 120  3251 -1040  3251 -2548))
      (outline (path signal 120  2251 3074  2251 1040))
      (outline (path signal 120  1971 -1040  1971 -3150))
      (outline (path signal 120  2931 -1040  2931 -2766))
      (outline (path signal 120  3691 2137  3691 -2137))
      (outline (path signal 120  3291 -1040  3291 -2516))
      (outline (path signal 120  4411 802  4411 -802))
      (outline (path signal 120  4331 1059  4331 -1059))
      (outline (path signal 120  3611 2224  3611 -2224))
      (outline (path signal 120  1450 3224  1450 -3224))
      (outline (path signal 120  1250 3230  1250 -3230))
      (outline (path signal 120  1850 -1040  1850 -3175))
      (outline (path signal 120  3211 2578  3211 1040))
      (outline (path signal 120  1850 3175  1850 1040))
      (outline (path signal 120  2331 3047  2331 1040))
      (outline (path signal 120  1490 -1040  1490 -3222))
      (outline (path signal 120  2691 -1040  2691 -2896))
      (outline (path signal 120  1610 -1040  1610 -3211))
      (outline (path signal 120  2691 2896  2691 1040))
      (outline (path signal 120  3411 2416  3411 1040))
      (outline (path signal 120  2011 -1040  2011 -3141))
      (outline (path signal 120  2011 3141  2011 1040))
      (outline (path signal 120  2451 3002  2451 1040))
      (outline (path signal 120  3771 2044  3771 -2044))
      (outline (path signal 120  1610 3211  1610 1040))
      (outline (path signal 120  1930 -1040  1930 -3159))
      (outline (path signal 120  3211 -1040  3211 -2578))
      (outline (path signal 120  3411 -1040  3411 -2416))
      (outline (path signal 120  3731 2092  3731 -2092))
      (outline (path signal 120  3131 2636  3131 1040))
      (outline (path signal 120  2611 2934  2611 1040))
      (outline (path signal 120  2371 -1040  2371 -3033))
      (outline (path signal 120  2131 -1040  2131 -3110))
      (outline (path signal 120  2451 -1040  2451 -3002))
      (outline (path signal 120  4131 1509  4131 -1509))
      (outline (path signal 120  1971 3150  1971 1040))
      (outline (path signal 120  1810 -1040  1810 -3182))
      (outline (path signal 120  2371 3033  2371 1040))
      (outline (path signal 120  2171 3098  2171 1040))
      (outline (path signal 120  3051 -1040  3051 -2690))
      (outline (path signal 120  1330 3230  1330 -3230))
      (outline (path signal 120  1730 -1040  1730 -3195))
      (outline (path signal 120  3531 2305  3531 1040))
      (outline (path signal 120  3011 -1040  3011 -2716))
      (outline (path signal 120  3811 1995  3811 -1995))
      (outline (path signal 120  1770 3189  1770 1040))
      (outline (path signal 120  1570 -1040  1570 -3215))
      (outline (path signal 120  3971 1776  3971 -1776))
      (outline (path signal 120  2851 2812  2851 1040))
      (outline (path signal 120  2331 -1040  2331 -3047))
      (outline (path signal 120  1890 -1040  1890 -3167))
      (outline (path signal 120  -1935.24 2154  -1935.24 1524))
      (outline (path signal 120  1290 3230  1290 -3230))
      (outline (path signal 120  4371 940  4371 -940))
      (outline (path signal 120  3091 2664  3091 1040))
      (outline (path signal 120  4451 633  4451 -633))
      (outline (path signal 120  2771 -1040  2771 -2856))
      (outline (path signal 120  1890 3167  1890 1040))
      (outline (path signal 120  3171 -1040  3171 -2607))
      (outline (path signal 120  2131 3110  2131 1040))
      (outline (path signal 120  3571 2265  3571 -2265))
      (outline (path signal 120  1650 3206  1650 1040))
      (outline (path signal 120  2051 -1040  2051 -3131))
      (outline (path signal 120  3891 1890  3891 -1890))
      (outline (path signal 120  2811 2834  2811 1040))
      (outline (path signal 120  3251 2548  3251 1040))
      (outline (path signal 120  2531 2970  2531 1040))
      (outline (path signal 120  -2250.24 1839  -1620.24 1839))
      (outline (path signal 120  4091 1581  4091 -1581))
      (outline (path signal 120  2851 -1040  2851 -2812))
      (outline (path signal 120  3371 -1040  3371 -2450))
      (outline (path signal 120  2411 3018  2411 1040))
      (outline (path signal 120  3171 2607  3171 1040))
      (outline (path signal 120  1530 -1040  1530 -3218))
      (outline (path signal 120  3331 -1040  3331 -2484))
      (outline (path signal 120  2211 3086  2211 1040))
      (outline (path signal 120  2931 2766  2931 1040))
      (outline (path signal 120  1650 -1040  1650 -3206))
      (outline (path signal 120  3491 -1040  3491 -2343))
      (outline (path signal 120  2891 2790  2891 1040))
      (outline (path signal 120  2251 -1040  2251 -3074))
      (outline (path signal 120  1490 3222  1490 1040))
      (outline (path signal 120  3651 2182  3651 -2182))
      (outline (path signal 120  4291 1165  4291 -1165))
      (outline (path signal 120  2291 -1040  2291 -3061))
      (outline (path signal 120  2571 2952  2571 1040))
      (outline (path signal 120  1410 3227  1410 -3227))
      (outline (path signal 120  4051 1650  4051 -1650))
      (outline (path signal 120  4171 1432  4171 -1432))
      (outline (path signal 120  1930 3159  1930 1040))
      (outline (path signal 120  2091 -1040  2091 -3121))
      (outline (path signal 120  2171 -1040  2171 -3098))
      (outline (path signal 120  4491 402  4491 -402))
      (outline (path signal 120  2491 2986  2491 1040))
      (outline (path signal 120  3491 2343  3491 1040))
      (outline (path signal 120  1770 -1040  1770 -3189))
      (outline (path signal 120  4251 1262  4251 -1262))
      (outline (path signal 120  2971 2742  2971 1040))
      (outline (path signal 120  2811 -1040  2811 -2834))
      (outline (path signal 120  3131 -1040  3131 -2636))
      (outline (path signal 120  1730 3195  1730 1040))
      (outline (path signal 120  2051 3131  2051 1040))
      (outline (path signal 120  2771 2856  2771 1040))
      (outline (path signal 120  3851 1944  3851 -1944))
      (outline (path signal 120  4011 1714  4011 -1714))
      (outline (path signal 120  3011 2716  3011 1040))
      (outline (path signal 120  1530 3218  1530 1040))
      (outline (path signal 120  2531 -1040  2531 -2970))
      (outline (path signal 120  2971 -1040  2971 -2742))
      (outline (path signal 120  3371 2450  3371 1040))
      (outline (path signal 120  2091 3121  2091 1040))
      (outline (path signal 120  2571 -1040  2571 -2952))
      (outline (path signal 120  2731 2876  2731 1040))
      (outline (path signal 120  1690 3201  1690 1040))
      (outline (path signal 120  4520 0  4500.83 -353.549  4443.55 -702.953  4348.83 -1044.12
            4217.77 -1373.04  4051.92 -1685.86  3853.22 -1978.92  3624.01 -2248.78
            3366.95 -2492.27  3085.08 -2706.54  2781.7 -2889.08  2460.35 -3037.75
            2124.82 -3150.81  1779.03 -3226.92  1427.03 -3265.2  1072.97 -3265.2
            720.973 -3226.92  375.182 -3150.81  39.648 -3037.75  -281.696 -2889.08
            -585.082 -2706.54  -866.953 -2492.27  -1124.01 -2248.78  -1353.22 -1978.92
            -1551.92 -1685.86  -1717.77 -1373.04  -1848.83 -1044.12  -1943.55 -702.953
            -2000.83 -353.549  -2020 0  -2000.83 353.549  -1943.55 702.953
            -1848.83 1044.12  -1717.77 1373.04  -1551.92 1685.86  -1353.22 1978.92
            -1124.01 2248.78  -866.953 2492.27  -585.082 2706.54  -281.696 2889.08
            39.648 3037.75  375.182 3150.81  720.973 3226.92  1072.97 3265.2
            1427.03 3265.2  1779.03 3226.92  2124.82 3150.81  2460.35 3037.75
            2781.7 2889.08  3085.08 2706.54  3366.95 2492.27  3624.01 2248.78
            3853.22 1978.92  4051.92 1685.86  4217.77 1373.04  4348.83 1044.12
            4443.55 702.953  4500.83 353.549  4520 0))
      (outline (path signal 50  4650 0  4630.74 -361.398  4573.17 -718.701  4477.95 -1067.86
            4346.16 -1404.92  4179.28 -1726.06  3979.22 -2027.65  3748.23 -2306.26
            3488.94 -2558.74  3204.28 -2782.23  2897.47 -2974.19  2572 -3132.46
            2231.55 -3255.24  1879.98 -3341.13  1521.27 -3389.16  1159.49 -3398.8
            798.733 -3369.92  443.089 -3302.86  96.588 -3198.38  -236.845 -3057.66
            -553.431 -2882.3  -849.584 -2674.28  -1121.95 -2435.95  -1367.44 -2170.03
            -1583.27 -1879.52  -1767 -1567.71  -1916.54 -1238.15  -2030.21 -894.549
            -2106.71 -540.816  -2145.18 -180.955  -2145.18 180.955  -2106.71 540.816
            -2030.21 894.549  -1916.54 1238.15  -1767 1567.71  -1583.27 1879.52
            -1367.44 2170.03  -1121.95 2435.95  -849.584 2674.28  -553.431 2882.3
            -236.845 3057.66  96.588 3198.38  443.089 3302.86  798.733 3369.92
            1159.49 3398.8  1521.27 3389.16  1879.98 3341.13  2231.55 3255.24
            2572 3132.46  2897.47 2974.19  3204.28 2782.23  3488.94 2558.74
            3748.23 2306.26  3979.22 2027.65  4179.28 1726.06  4346.16 1404.92
            4477.95 1067.86  4573.17 718.701  4630.74 361.398  4650 0))
      (outline (path signal 100  -1443.97 1373.5  -813.972 1373.5))
      (outline (path signal 100  -1128.97 1688.5  -1128.97 1058.5))
      (outline (path signal 100  4400 0  4380.88 -346.526  4323.76 -688.845  4229.32 -1022.8
            4098.73 -1344.35  3933.55 -1649.57  3735.79 -1934.77  3507.86 -2196.49
            3252.53 -2431.54  2972.89 -2637.07  2672.33 -2810.6  2354.51 -2950.01
            2023.28 -3053.61  1682.66 -3120.14  1336.8 -3148.8  989.875 -3139.24
            646.112 -3091.57  309.678 -3006.38  -15.341 -2884.69  -325 -2727.98
            -615.541 -2538.16  -883.437 -2317.53  -1125.44 -2068.77  -1338.6 -1794.89
            -1520.34 -1499.23  -1668.46 -1185.38  -1781.14 -857.126  -1857.04 -518.473
            -1895.22 -173.526  -1895.22 173.526  -1857.04 518.473  -1781.14 857.126
            -1668.46 1185.38  -1520.34 1499.23  -1338.6 1794.89  -1125.44 2068.77
            -883.437 2317.53  -615.541 2538.16  -325 2727.98  -15.341 2884.69
            309.678 3006.38  646.112 3091.57  989.875 3139.24  1336.8 3148.8
            1682.66 3120.14  2023.28 3053.61  2354.51 2950.01  2672.33 2810.6
            2972.89 2637.07  3252.53 2431.54  3507.86 2196.49  3735.79 1934.77
            3933.55 1649.57  4098.73 1344.35  4229.32 1022.8  4323.76 688.845
            4380.88 346.526  4400 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_SMD:C_1206_3216Metric
      (outline (path signal 120  -711.252 910  711.252 910))
      (outline (path signal 120  -711.252 -910  711.252 -910))
      (outline (path signal 50  2300 -1150  -2300 -1150))
      (outline (path signal 50  -2300 1150  2300 1150))
      (outline (path signal 50  -2300 -1150  -2300 1150))
      (outline (path signal 50  2300 1150  2300 -1150))
      (outline (path signal 100  1600 800  1600 -800))
      (outline (path signal 100  -1600 -800  -1600 800))
      (outline (path signal 100  -1600 800  1600 800))
      (outline (path signal 100  1600 -800  -1600 -800))
      (pin RoundRect[T]Pad_1150x1800_250.951_um_0.000000_0 1 -1475 0)
      (pin RoundRect[T]Pad_1150x1800_250.951_um_0.000000_0 2 1475 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01
      (outline (path signal 150  -2540 2159  1576 2159))
      (outline (path signal 150  1576 2159  1576 609))
      (outline (path signal 50  -1750 -1750  1750 -1750))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  1750 1750  1750 -1750))
      (outline (path signal 50  -1750 1750  1750 1750))
      (pin Oval[A]Pad_2200x4000_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01::1
      (outline (path signal 150  -1524 2159  1576 2159))
      (outline (path signal 150  -1524 609  -1524 2159))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 1750  -1750 -1750))
      (outline (path signal 50  -1750 -1750  1750 -1750))
      (outline (path signal 50  1750 1750  1750 -1750))
      (pin Oval[A]Pad_2200x4000_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02
      (outline (path signal 150  1270 1270  -1270 1270))
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Rect[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02::1
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (pin Round[A]Pad_2032_um 1 0 0)
      (pin Oval[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02::2
      (outline (path signal 150  -1270 1270  -1270 -1270))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (outline (path signal 150  1270 1270  -1270 1270))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (pin Rect[A]Pad_2032x2032_um 1 0 0)
      (pin Rect[A]Pad_2032x2032_um 2 0 -2540)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm"
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  -3860 6275  -5675 6275))
      (outline (path signal 50  -5930 6650  -5930 -6650))
      (outline (path signal 50  5930 -6650  5930 6650))
      (outline (path signal 50  5930 6650  -5930 6650))
      (outline (path signal 50  -5930 -6650  5930 -6650))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 1 -4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 2 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 3 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 4 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 5 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 6 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 7 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 8 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 9 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 10 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 11 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 12 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 13 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 14 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 15 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 16 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 17 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 18 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 19 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 20 4650 5715)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::1"
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  -3860 6275  -5675 6275))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 50  -5930 -6650  5930 -6650))
      (outline (path signal 50  5930 6650  -5930 6650))
      (outline (path signal 50  5930 -6650  5930 6650))
      (outline (path signal 50  -5930 6650  -5930 -6650))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 1 -4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 2 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 3 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 4 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 5 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 6 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 7 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 8 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 9 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 10 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 11 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 12 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 13 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 14 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 15 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 16 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 17 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 18 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 19 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 20 4650 5715)
    )
    (image "Package_SO:SOIC-20W_7.5x12.8mm_P1.27mm::2"
      (outline (path signal 120  0 6510  -3860 6510))
      (outline (path signal 120  -3860 -6510  -3860 -6275))
      (outline (path signal 120  0 -6510  -3860 -6510))
      (outline (path signal 120  -3860 6510  -3860 6275))
      (outline (path signal 120  -3860 6275  -5675 6275))
      (outline (path signal 120  0 -6510  3860 -6510))
      (outline (path signal 120  3860 6510  3860 6275))
      (outline (path signal 120  3860 -6510  3860 -6275))
      (outline (path signal 120  0 6510  3860 6510))
      (outline (path signal 50  5930 -6650  5930 6650))
      (outline (path signal 50  -5930 6650  -5930 -6650))
      (outline (path signal 50  5930 6650  -5930 6650))
      (outline (path signal 50  -5930 -6650  5930 -6650))
      (outline (path signal 100  -2750 6400  3750 6400))
      (outline (path signal 100  3750 -6400  -3750 -6400))
      (outline (path signal 100  -3750 -6400  -3750 5400))
      (outline (path signal 100  -3750 5400  -2750 6400))
      (outline (path signal 100  3750 6400  3750 -6400))
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 1 -4650 5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 2 -4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 3 -4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 4 -4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 5 -4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 6 -4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 7 -4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 8 -4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 9 -4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 10 -4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 11 4650 -5715)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 12 4650 -4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 13 4650 -3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 14 4650 -1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 15 4650 -635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 16 4650 635)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 17 4650 1905)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 18 4650 3175)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 19 4650 4445)
      (pin RoundRect[T]Pad_2050x600_150.571_um_0.000000_0 20 4650 5715)
    )
    (image "Connector_JST:JST_XH_B3B-XH-A_1x03_P2.50mm_Vertical"
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5750 2450  5750 1700))
      (outline (path signal 120  7550 2450  5750 2450))
      (outline (path signal 120  -2560 -3510  7560 -3510))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  4250 2450  750 2450))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  7560 -3510  7560 2460))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  6800 -2750  2500 -2750))
      (outline (path signal 120  7550 200  6800 200))
      (outline (path signal 120  7560 2460  -2560 2460))
      (outline (path signal 120  750 1700  4250 1700))
      (outline (path signal 120  6800 200  6800 -2750))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  7550 1700  7550 2450))
      (outline (path signal 120  4250 1700  4250 2450))
      (outline (path signal 120  5750 1700  7550 1700))
      (outline (path signal 120  -1800 -2750  2500 -2750))
      (outline (path signal 50  7950 -3900  7950 2850))
      (outline (path signal 50  -2950 -3900  7950 -3900))
      (outline (path signal 50  7950 2850  -2950 2850))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 100  7450 -3400  7450 2350))
      (outline (path signal 100  -2450 -3400  7450 -3400))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  7450 2350  -2450 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
    )
    (image "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical"
      (outline (path signal 120  1750 1700  1750 2450))
      (outline (path signal 120  5050 2450  3250 2450))
      (outline (path signal 120  1750 2450  750 2450))
      (outline (path signal 120  4300 200  4300 -2750))
      (outline (path signal 120  3250 1700  5050 1700))
      (outline (path signal 120  -1800 -2750  1250 -2750))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  4300 -2750  1250 -2750))
      (outline (path signal 120  5060 2460  -2560 2460))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  5050 1700  5050 2450))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  -2560 -3510  5060 -3510))
      (outline (path signal 120  5050 200  4300 200))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  5060 -3510  5060 2460))
      (outline (path signal 120  3250 2450  3250 1700))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  750 1700  1750 1700))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 50  -2950 -3900  5450 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  5450 2850  -2950 2850))
      (outline (path signal 50  5450 -3900  5450 2850))
      (outline (path signal 100  4950 -3400  4950 2350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -2450 -3400  4950 -3400))
      (outline (path signal 100  4950 2350  -2450 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (pin RoundRect[A]Pad_1700x2000_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x2000_um 2 2500 0)
    )
    (image Module:Arduino_Nano
      (outline (path signal 120  1270 -36830  -1400 -36830))
      (outline (path signal 120  16640 3940  -1400 3940))
      (outline (path signal 120  -1400 3940  -1400 1270))
      (outline (path signal 120  1270 1270  -1400 1270))
      (outline (path signal 120  13970 -36830  16640 -36830))
      (outline (path signal 120  -1400 -39500  16640 -39500))
      (outline (path signal 120  1270 -1270  1270 1270))
      (outline (path signal 120  13970 1270  13970 -36830))
      (outline (path signal 120  16640 -39500  16640 3940))
      (outline (path signal 120  1270 -1270  1270 -36830))
      (outline (path signal 120  1270 -1270  -1400 -1270))
      (outline (path signal 120  13970 1270  16640 1270))
      (outline (path signal 120  -1400 -1270  -1400 -39500))
      (outline (path signal 50  16750 -42160  16750 4060))
      (outline (path signal 50  16750 -42160  -1530 -42160))
      (outline (path signal 50  -1530 4060  16750 4060))
      (outline (path signal 50  -1530 4060  -1530 -42160))
      (outline (path signal 100  -1270 -39370  -1270 2540))
      (outline (path signal 100  16510 3810  16510 -39370))
      (outline (path signal 100  0 3810  16510 3810))
      (outline (path signal 100  16510 -39370  -1270 -39370))
      (outline (path signal 100  11430 -31750  11430 -41910))
      (outline (path signal 100  11430 -41910  3810 -41910))
      (outline (path signal 100  -1270 2540  0 3810))
      (outline (path signal 100  3810 -31750  11430 -31750))
      (outline (path signal 100  3810 -41910  3810 -31750))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 30 15240 0)
    )
    (image "Connector_JST:JST_XH_B5B-XH-A_1x05_P2.50mm_Vertical"
      (outline (path signal 120  12550 200  11800 200))
      (outline (path signal 120  -1800 200  -1800 -2750))
      (outline (path signal 120  9250 1700  9250 2450))
      (outline (path signal 120  -2560 2460  -2560 -3510))
      (outline (path signal 120  -750 1700  -750 2450))
      (outline (path signal 120  12550 2450  10750 2450))
      (outline (path signal 120  11800 200  11800 -2750))
      (outline (path signal 120  -1600 2750  -2850 2750))
      (outline (path signal 120  -2550 200  -1800 200))
      (outline (path signal 120  -1800 -2750  5000 -2750))
      (outline (path signal 120  -2850 2750  -2850 1500))
      (outline (path signal 120  12550 1700  12550 2450))
      (outline (path signal 120  12560 2460  -2560 2460))
      (outline (path signal 120  750 1700  9250 1700))
      (outline (path signal 120  -2560 -3510  12560 -3510))
      (outline (path signal 120  11800 -2750  5000 -2750))
      (outline (path signal 120  9250 2450  750 2450))
      (outline (path signal 120  750 2450  750 1700))
      (outline (path signal 120  -2550 2450  -2550 1700))
      (outline (path signal 120  10750 1700  12550 1700))
      (outline (path signal 120  -2550 1700  -750 1700))
      (outline (path signal 120  -750 2450  -2550 2450))
      (outline (path signal 120  12560 -3510  12560 2460))
      (outline (path signal 120  10750 2450  10750 1700))
      (outline (path signal 50  12950 2850  -2950 2850))
      (outline (path signal 50  -2950 -3900  12950 -3900))
      (outline (path signal 50  -2950 2850  -2950 -3900))
      (outline (path signal 50  12950 -3900  12950 2850))
      (outline (path signal 100  0 1350  625 2350))
      (outline (path signal 100  -625 2350  0 1350))
      (outline (path signal 100  -2450 2350  -2450 -3400))
      (outline (path signal 100  12450 2350  -2450 2350))
      (outline (path signal 100  -2450 -3400  12450 -3400))
      (outline (path signal 100  12450 -3400  12450 2350))
      (pin RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_1700x1950_um 2 2500 0)
      (pin Oval[A]Pad_1700x1950_um 3 5000 0)
      (pin Oval[A]Pad_1700x1950_um 4 7500 0)
      (pin Oval[A]Pad_1700x1950_um 5 10000 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_2032_um
      (shape (circle F.Cu 2032))
      (shape (circle B.Cu 2032))
      (attach off)
    )
    (padstack Round[A]Pad_4064_um
      (shape (circle F.Cu 4064))
      (shape (circle B.Cu 4064))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1950_um
      (shape (path F.Cu 1700  0 -125  0 125))
      (shape (path B.Cu 1700  0 -125  0 125))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x2000_um
      (shape (path F.Cu 1700  0 -150  0 150))
      (shape (path B.Cu 1700  0 -150  0 150))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2032_um
      (shape (path F.Cu 2032  0 0  0 0))
      (shape (path B.Cu 2032  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2200x4000_um
      (shape (path F.Cu 2200  0 -900  0 900))
      (shape (path B.Cu 2200  0 -900  0 900))
      (attach off)
    )
    (padstack RoundRect[T]Pad_2050x600_150.571_um_0.000000_0
      (shape (polygon F.Cu 0  -1025.57 150  -1014.11 207.621  -981.47 256.47  -932.621 289.109
            -874.999 300.57  875 300.571  932.621 289.109  981.47 256.47
            1014.11 207.621  1025.57 149.999  1025.57 -150  1014.11 -207.621
            981.47 -256.47  932.621 -289.109  874.999 -300.57  -875 -300.571
            -932.621 -289.109  -981.47 -256.47  -1014.11 -207.621  -1025.57 -149.999
            -1025.57 150))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1000x1450_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -500.951 475  -481.848 571.035  -427.449 652.449  -346.035 706.848
            -249.999 725.95  250 725.951  346.035 706.848  427.449 652.449
            481.848 571.035  500.95 474.999  500.951 -475  481.848 -571.035
            427.449 -652.449  346.035 -706.848  249.999 -725.95  -250 -725.951
            -346.035 -706.848  -427.449 -652.449  -481.848 -571.035  -500.95 -474.999
            -500.951 475))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1025x1400_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -513.451 450  -494.348 546.035  -439.949 627.449  -358.535 681.848
            -262.499 700.95  262.5 700.951  358.535 681.848  439.949 627.449
            494.348 546.035  513.45 449.999  513.451 -450  494.348 -546.035
            439.949 -627.449  358.535 -681.848  262.499 -700.95  -262.5 -700.951
            -358.535 -681.848  -439.949 -627.449  -494.348 -546.035  -513.45 -449.999
            -513.451 450))
      (attach off)
    )
    (padstack RoundRect[T]Pad_1150x1800_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -575.951 650  -556.848 746.035  -502.449 827.449  -421.035 881.848
            -324.999 900.95  325 900.951  421.035 881.848  502.449 827.449
            556.848 746.035  575.95 649.999  575.951 -650  556.848 -746.035
            502.449 -827.449  421.035 -881.848  324.999 -900.95  -325 -900.951
            -421.035 -881.848  -502.449 -827.449  -556.848 -746.035  -575.95 -649.999
            -575.951 650))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1950_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (shape (polygon B.Cu 0  -850.951 725  -831.848 821.035  -777.449 902.449  -696.035 956.848
            -599.999 975.95  600 975.951  696.035 956.848  777.449 902.449
            831.848 821.035  850.95 724.999  850.951 -725  831.848 -821.035
            777.449 -902.449  696.035 -956.848  599.999 -975.95  -600 -975.951
            -696.035 -956.848  -777.449 -902.449  -831.848 -821.035  -850.95 -724.999
            -850.951 725))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x2000_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 750  -831.848 846.035  -777.449 927.449  -696.035 981.848
            -599.999 1000.95  600 1000.95  696.035 981.848  777.449 927.449
            831.848 846.035  850.95 749.999  850.951 -750  831.848 -846.035
            777.449 -927.449  696.035 -981.848  599.999 -1000.95  -600 -1000.95
            -696.035 -981.848  -777.449 -927.449  -831.848 -846.035  -850.95 -749.999
            -850.951 750))
      (shape (polygon B.Cu 0  -850.951 750  -831.848 846.035  -777.449 927.449  -696.035 981.848
            -599.999 1000.95  600 1000.95  696.035 981.848  777.449 927.449
            831.848 846.035  850.95 749.999  850.951 -750  831.848 -846.035
            777.449 -927.449  696.035 -981.848  599.999 -1000.95  -600 -1000.95
            -696.035 -981.848  -777.449 -927.449  -831.848 -846.035  -850.95 -749.999
            -850.951 750))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x2032_um
      (shape (rect F.Cu -1016 -1016 1016 1016))
      (shape (rect B.Cu -1016 -1016 1016 1016))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_889:635_um"
      (shape (circle F.Cu 889))
      (shape (circle B.Cu 889))
      (attach off)
    )
    (padstack "Via[0-1]_1200:800_um"
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins C1-1 C2-1 C3-1 P1-2 P1-4 C5-1 C6-1 P2-1 U1-1 U1-20 U2-1 U2-20 U3-1 U3-20
        DMX1-1 ARD1-30)
    )
    (net GND
      (pins C1-2 C2-2 C3-2 P1-6 P1-14 P1-20 P1-25 P1-34 P1-39 "Panel-1"-16 "Panel-2"-16
        C5-2 C6-2 P4-1 P8-1 P8-2 U1-10 U1-19 U2-10 U2-19 U3-10 U3-19 DMX1-2 FAN1-2
        ARD1-4 ARD1-29 ENCODER1-2)
    )
    (net strobe
      (pins P1-7 U2-3 U2-4 U2-9)
    )
    (net p0_r1
      (pins P1-23 U1-8)
    )
    (net p0_g1
      (pins P1-13 U1-9)
    )
    (net OE
      (pins P1-12 R1-1 U1-2 U3-2)
    )
    (net p0_b1
      (pins P1-26 U1-7)
    )
    (net p0_r2
      (pins P1-24 U1-5)
    )
    (net p0_g2
      (pins P1-21 U1-6)
    )
    (net row_D
      (pins P1-22 U2-5)
    )
    (net row_C
      (pins P1-18 U2-6)
    )
    (net p0_b2
      (pins P1-19 U1-4)
    )
    (net clock
      (pins P1-11 U1-3 U3-3)
    )
    (net row_B
      (pins P1-16 U2-8)
    )
    (net row_A
      (pins P1-15 U2-7)
    )
    (net p1_g1
      (pins P1-29 U3-9)
    )
    (net p1_b1
      (pins P1-31 U3-7)
    )
    (net p1_r1
      (pins P1-32 U3-8)
    )
    (net p1_g2
      (pins P1-33 U3-6)
    )
    (net p1_r2
      (pins P1-35 U3-5)
    )
    (net p1_b2
      (pins P1-38 U3-4)
    )
    (net p0_r1_buff
      (pins "Panel-1"-1 U1-12)
    )
    (net p0_g1_buff
      (pins "Panel-1"-2 U1-11)
    )
    (net p0_b1_buff
      (pins "Panel-1"-3 U1-13)
    )
    (net p0_r2_buff
      (pins "Panel-1"-5 U1-15)
    )
    (net p0_g2_buff
      (pins "Panel-1"-6 U1-14)
    )
    (net p0_b2_buff
      (pins "Panel-1"-7 U1-16)
    )
    (net row_A_buff
      (pins "Panel-1"-9 "Panel-2"-9 U2-13)
    )
    (net row_B_buff
      (pins "Panel-1"-10 "Panel-2"-10 U2-12)
    )
    (net row_C_buff
      (pins "Panel-1"-11 "Panel-2"-11 U2-14)
    )
    (net row_D_buff
      (pins "Panel-1"-12 "Panel-2"-12 U2-15)
    )
    (net clock_buff_0
      (pins "Panel-1"-13 U1-17)
    )
    (net strobe_buff_0
      (pins "Panel-1"-14 U2-11)
    )
    (net OE_buff_0
      (pins "Panel-1"-15 U1-18)
    )
    (net p1_r1_buff
      (pins "Panel-2"-1 U3-12)
    )
    (net p1_g1_buff
      (pins "Panel-2"-2 U3-11)
    )
    (net p1_b1_buff
      (pins "Panel-2"-3 U3-13)
    )
    (net p1_r2_buff
      (pins "Panel-2"-5 U3-15)
    )
    (net p1_g2_buf
      (pins "Panel-2"-6 U3-14)
    )
    (net p1_b2_buff
      (pins "Panel-2"-7 U3-16)
    )
    (net clock_buff_1
      (pins "Panel-2"-13 U3-17)
    )
    (net strobe_buff_1
      (pins "Panel-2"-14 U2-16)
    )
    (net OE_buff_1
      (pins "Panel-2"-15 U3-18)
    )
    (net strobe_buff_2
      (pins U2-17)
    )
    (net "Net-(P1-Pad1)"
      (pins P1-1 R1-2)
    )
    (net row_E
      (pins P1-10 U2-2)
    )
    (net "unconnected-(P1-Pad30)"
      (pins P1-30)
    )
    (net "Sel-Pin4"
      (pins "Panel-1"-4 "Panel-2"-4 P7-1)
    )
    (net "Sel-Pin8"
      (pins "Panel-1"-8 "Panel-2"-8 P7-2)
    )
    (net "unconnected-(P1-Pad28)"
      (pins P1-28)
    )
    (net "unconnected-(P1-Pad27)"
      (pins P1-27)
    )
    (net 3v3
      (pins P1-17 FAN1-1 ENCODER1-1)
    )
    (net "unconnected-(P1-Pad9)"
      (pins P1-9)
    )
    (net "Net-(P6-Pad1)"
      (pins P6-1 P6-2 U2-18)
    )
    (net "unconnected-(ARD1-Pad1)"
      (pins ARD1-1)
    )
    (net dmx_rx
      (pins DMX1-3 ARD1-2)
    )
    (net "unconnected-(ARD1-Pad3)"
      (pins ARD1-3)
    )
    (net "unconnected-(ARD1-Pad5)"
      (pins ARD1-5)
    )
    (net "unconnected-(ARD1-Pad6)"
      (pins ARD1-6)
    )
    (net "unconnected-(ARD1-Pad7)"
      (pins ARD1-7)
    )
    (net "unconnected-(ARD1-Pad8)"
      (pins ARD1-8)
    )
    (net "unconnected-(ARD1-Pad9)"
      (pins ARD1-9)
    )
    (net "unconnected-(ARD1-Pad10)"
      (pins ARD1-10)
    )
    (net "unconnected-(ARD1-Pad11)"
      (pins ARD1-11)
    )
    (net "unconnected-(ARD1-Pad12)"
      (pins ARD1-12)
    )
    (net "unconnected-(ARD1-Pad13)"
      (pins ARD1-13)
    )
    (net "unconnected-(ARD1-Pad14)"
      (pins ARD1-14)
    )
    (net "unconnected-(ARD1-Pad15)"
      (pins ARD1-15)
    )
    (net "unconnected-(ARD1-Pad16)"
      (pins ARD1-16)
    )
    (net "unconnected-(ARD1-Pad17)"
      (pins ARD1-17)
    )
    (net "unconnected-(ARD1-Pad18)"
      (pins ARD1-18)
    )
    (net "unconnected-(ARD1-Pad19)"
      (pins ARD1-19)
    )
    (net "unconnected-(ARD1-Pad20)"
      (pins ARD1-20)
    )
    (net "unconnected-(ARD1-Pad21)"
      (pins ARD1-21)
    )
    (net "unconnected-(ARD1-Pad22)"
      (pins ARD1-22)
    )
    (net i2c1_sda
      (pins P1-3 ARD1-23)
    )
    (net i2c1_scl
      (pins P1-5 ARD1-24)
    )
    (net "unconnected-(ARD1-Pad25)"
      (pins ARD1-25)
    )
    (net "unconnected-(ARD1-Pad26)"
      (pins ARD1-26)
    )
    (net "unconnected-(ARD1-Pad27)"
      (pins ARD1-27)
    )
    (net "unconnected-(ARD1-Pad28)"
      (pins ARD1-28)
    )
    (net enc_sw
      (pins P1-37 ENCODER1-3)
    )
    (net enc_dt
      (pins P1-36 ENCODER1-4)
    )
    (net enc_clk
      (pins P1-40 ENCODER1-5)
    )
    (net "unconnected-(P1-Pad8)"
      (pins P1-8)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_889:635_um)
      )
      (rule
        (width 254)
        (clearance 254.1)
      )
    )
    (class power GND VCC
      (circuit
        (use_via Via[0-1]_1200:800_um)
      )
      (rule
        (width 406.4)
        (clearance 406.5)
      )
    )
  )
  (wiring
  )
)
