

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Wed Nov 20 09:24:40 2024

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.285 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |                Instance               |            Module           |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
        +---------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      2|        -|        -|     -|
|Expression           |        -|      -|        0|      355|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        1|     20|       25|     4693|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|      624|      160|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        1|     22|      649|     5208|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+----+------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP| FF |  LUT | URAM|
    +---------------------------------------+-----------------------------+---------+----+----+------+-----+
    |grp_lookup_invert_sqr_config2_s_fu_78  |lookup_invert_sqr_config2_s  |        1|   0|  25|  4473|    0|
    |mul_21s_22s_36_1_1_U29                 |mul_21s_22s_36_1_1           |        0|   2|   0|    22|    0|
    |mul_21s_22s_36_1_1_U30                 |mul_21s_22s_36_1_1           |        0|   2|   0|    22|    0|
    |mul_21s_22s_36_1_1_U31                 |mul_21s_22s_36_1_1           |        0|   2|   0|    22|    0|
    |mul_21s_22s_36_1_1_U32                 |mul_21s_22s_36_1_1           |        0|   2|   0|    22|    0|
    |mul_21s_22s_36_1_1_U33                 |mul_21s_22s_36_1_1           |        0|   2|   0|    22|    0|
    |mul_22s_22s_38_1_1_U24                 |mul_22s_22s_38_1_1           |        0|   2|   0|    22|    0|
    |mul_22s_22s_38_1_1_U25                 |mul_22s_22s_38_1_1           |        0|   2|   0|    22|    0|
    |mul_22s_22s_38_1_1_U26                 |mul_22s_22s_38_1_1           |        0|   2|   0|    22|    0|
    |mul_22s_22s_38_1_1_U27                 |mul_22s_22s_38_1_1           |        0|   2|   0|    22|    0|
    |mul_22s_22s_38_1_1_U28                 |mul_22s_22s_38_1_1           |        0|   2|   0|    22|    0|
    +---------------------------------------+-----------------------------+---------+----+----+------+-----+
    |Total                                  |                             |        1|  20|  25|  4693|    0|
    +---------------------------------------+-----------------------------+---------+----+----+------+-----+

    * DSP: 
    +-----------------------------+-------------------------+-----------+
    |           Instance          |          Module         | Expression|
    +-----------------------------+-------------------------+-----------+
    |mul_mul_22s_15ns_37_1_1_U34  |mul_mul_22s_15ns_37_1_1  |  i0 * i1  |
    |mul_mul_22s_15ns_37_1_1_U35  |mul_mul_22s_15ns_37_1_1  |  i0 * i1  |
    +-----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln703_1_fu_131_p2        |     +    |   0|  0|  29|          22|          22|
    |add_ln703_2_fu_137_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_3_fu_143_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_4_fu_290_p2        |     +    |   0|  0|  29|          22|          22|
    |add_ln703_5_fu_296_p2        |     +    |   0|  0|  29|          22|          22|
    |add_ln703_6_fu_302_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_7_fu_306_p2        |     +    |   0|  0|  22|          22|          22|
    |add_ln703_fu_125_p2          |     +    |   0|  0|  29|          22|          22|
    |data_diff_V_0_fu_165_p2      |     -    |   0|  0|  29|          22|          22|
    |data_diff_V_1_fu_190_p2      |     -    |   0|  0|  29|          22|          22|
    |data_diff_V_2_fu_215_p2      |     -    |   0|  0|  29|          22|          22|
    |data_diff_V_3_fu_240_p2      |     -    |   0|  0|  29|          22|          22|
    |data_diff_V_4_fu_265_p2      |     -    |   0|  0|  29|          22|          22|
    |ap_block_pp0_stage0_11001    |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone  |    or    |   0|  0|   2|           1|           1|
    |ap_enable_pp0                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0| 355|         289|         290|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln703_4_reg_527                                 |  22|   0|   22|          0|
    |add_ln703_5_reg_532                                 |  22|   0|   22|          0|
    |ap_CS_fsm                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |data_diff_V_0_reg_497                               |  22|   0|   22|          0|
    |data_diff_V_1_reg_502                               |  22|   0|   22|          0|
    |data_diff_V_2_reg_507                               |  22|   0|   22|          0|
    |data_diff_V_3_reg_517                               |  22|   0|   22|          0|
    |data_diff_V_4_reg_522                               |  22|   0|   22|          0|
    |grp_lookup_invert_sqr_config2_s_fu_78_ap_start_reg  |   1|   0|    1|          0|
    |mean_V_reg_492                                      |  21|   0|   21|          0|
    |shl_ln728_1_reg_472                                 |  16|   0|   22|          6|
    |shl_ln728_2_reg_477                                 |  16|   0|   22|          6|
    |shl_ln728_3_reg_482                                 |  16|   0|   22|          6|
    |shl_ln728_4_reg_487                                 |  16|   0|   22|          6|
    |shl_ln_reg_467                                      |  16|   0|   22|          6|
    |trunc_ln708_2_reg_512                               |  22|   0|   22|          0|
    |var_V_reg_537                                       |  21|   0|   21|          0|
    |data_diff_V_0_reg_497                               |  64|  32|   22|          0|
    |data_diff_V_1_reg_502                               |  64|  32|   22|          0|
    |data_diff_V_2_reg_507                               |  64|  32|   22|          0|
    |data_diff_V_3_reg_517                               |  64|  32|   22|          0|
    |data_diff_V_4_reg_522                               |  64|  32|   22|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 624| 160|  444|         30|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                               Source Object                               |    C Type    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_start     |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_done      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_idle      | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ready     | out |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_0  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_1  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_2  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_3  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|ap_return_4  | out |   16| ap_ctrl_hs | layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> | return value |
|p_read       |  in |   16|   ap_none  |                                   p_read                                  |    scalar    |
|p_read1      |  in |   16|   ap_none  |                                  p_read1                                  |    scalar    |
|p_read2      |  in |   16|   ap_none  |                                  p_read2                                  |    scalar    |
|p_read3      |  in |   16|   ap_none  |                                  p_read3                                  |    scalar    |
|p_read4      |  in |   16|   ap_none  |                                  p_read4                                  |    scalar    |
+-------------+-----+-----+------------+---------------------------------------------------------------------------+--------------+

