 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : geofence
Version: T-2022.03
Date   : Fri Feb 17 17:49:10 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: valid_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  geofence           tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  valid_reg/CK (DFFRXL)                    0.00       0.50 r
  valid_reg/Q (DFFRXL)                     0.73       1.23 r
  U44/Y (BUFX12)                           0.75       1.98 r
  valid (out)                              0.00       1.98 r
  data arrival time                                   1.98

  clock clk (fall edge)                   25.00      25.00
  clock network delay (ideal)              0.50      25.50
  clock uncertainty                       -0.10      25.40
  output external delay                    0.00      25.40
  data required time                                 25.40
  -----------------------------------------------------------
  data required time                                 25.40
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                        23.42


1
