# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 3.10.0-1160.114.2.el7.x86_64
# version   : 2022.06 FCS 64 bits
# build date: 2022.06.22 13:46:24 UTC
# ----------------------------------------
# started   : 2025-04-30 11:39:21 PKT
# hostname  : pc4.(none)
# pid       : 21132
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:43435' '-style' 'windows' '-data' 'AAAAnnicY2RgYLCp////PwMYMFcBCQEGHwZfhiAGVyDpzxAGpBkYvBhMGYwYLBgMGBwYkhkSGVIYUhnygKxUhmIgLmIoA5NWRKkCA8YHEJrBhhHEA2I+oFQpULkeQwlQSw5IDgAXSBf3' '-proj' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/.tmp/.initCmds.tcl' 'run.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_papp".
INFO: reading configuration file "/home/ee5214s1m4/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[WARN (VERI-1763)] ./src/design.sv(335): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
[<embedded>] % 
[<embedded>] % clock HCLK            
[<embedded>] % reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
[<embedded>] % 
[<embedded>] % visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 44 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.13 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.13 s
covered
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[WARN (VERI-1763)] ./src/design.sv(335): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 44 of 44 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[WARN (VERI-1763)] ./src/design.sv(335): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 48 of 48 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_deasserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_deasserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 21446@pc4(local) jg_21132_pc4_4
1.0.N: Proofgrid shell started at 21445@pc4(local) jg_21132_pc4_4
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.check_write_property_p" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.00 s)
1.0.B: Proofgrid shell started at 21478@pc4(local) jg_21132_pc4_4
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Proofgrid shell started at 21477@pc4(local) jg_21132_pc4_4
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 2.04 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.08        0.00        0.00        2.98 %
     Hp        0.08        0.00        0.00        3.03 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.06        0.00        0.00        2.04 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.23        0.00        0.00

    Data read    : 1.91 kiB
    Data written : 1.58 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 2 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[WARN (VERI-1763)] ./src/design.sv(335): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 48 of 48 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_deasserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_deasserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 21597@pc4(local) jg_21132_pc4_6
1.0.Hp: Proofgrid shell started at 21598@pc4(local) jg_21132_pc4_6
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.check_write_property_p" in 0.00 s.
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Ht: Proofgrid shell started at 21629@pc4(local) jg_21132_pc4_6
1.0.Ht: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 21630@pc4(local) jg_21132_pc4_6
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.69 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        1.31 %
     Hp        0.04        0.00        0.00        1.38 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.69 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 1.91 kiB
    Data written : 1.58 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 2 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 49 of 49 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_deasserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_deasserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 22296@pc4(local) jg_21132_pc4_8
1.0.Hp: Proofgrid shell started at 22297@pc4(local) jg_21132_pc4_8
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.check_write_property_p" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut.check_write_property_p"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Interrupted. [0.00 s]
1.0.N: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.00 s)
1.0.Ht: Proofgrid shell started at 22329@pc4(local) jg_21132_pc4_8
1.0.Ht: Requesting engine job to terminate
1.0.B: Proofgrid shell started at 22330@pc4(local) jg_21132_pc4_8
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.19 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.44        0.00        0.00        0.33 %
     Hp        0.44        0.00        0.00        0.08 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.24        0.00        0.00        0.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.96        0.00        0.00

    Data read    : 1.56 kiB
    Data written : 1.58 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 2 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut.check_write_property_p -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut.check_write_property_p".
cex
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] ./sim/tb_ahb3liten.sv(11): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on ::RESET::~HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on <embedded>::RESET::~HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
undetermined
undetermined
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on <embedded>::RESET::~HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1220)] ./sim/tb_ahb3liten.sv(11): using initial value of 'HRESETn' since it is never assigned
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
ERROR (EAS003): Assumptions are inconsistent with the reset condition and/or reset assumptions. Error detected during constant propagation.
Conflict detected on ::RESET::HRESETn. The following commands may help debug this issue: get_needed_assumptions, check_assumptions.
ERROR (ERS024): Unable to do reset analysis: Cannot complete reset analysis because of error simulating reset.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
undetermined
undetermined
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
[INFO (VERI-2561)] ./sim/tb_ahb3liten.sv(25): undeclared symbol 'HRESETn', assumed default net type 'wire'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(25): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 49 of 49 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_deasserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_deasserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 4 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 23329@pc4(local) jg_21132_pc4_10
1.0.N: Proofgrid shell started at 23328@pc4(local) jg_21132_pc4_10
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut.check_write_property_p" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: Requesting engine job to terminate
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 23361@pc4(local) jg_21132_pc4_10
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Proofgrid shell started at 23360@pc4(local) jg_21132_pc4_10
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.Ht: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.42 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        0.01 %
     Hp        0.05        0.00        0.00        1.54 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.42 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 1.62 kiB
    Data written : 1.56 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 2 (66.6667%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (33.3333%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 2 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
[ERROR (VERI-1128)] ./sim/tb_ahb3liten.sv(18): 'clk' is not declared
[ERROR (VERI-1072)] ./sim/tb_ahb3liten.sv(63): module 'tb_ahb3liten' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] ./sim/tb_ahb3liten.sv(18): 'clk' is not declared
	[ERROR (VERI-1072)] ./sim/tb_ahb3liten.sv(63): module 'tb_ahb3liten' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(63): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(61): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
ERROR at line 6 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ERS026): Invalid reset expression. The following reset expression constrains flops/latches: "~HRESETn".
    Cannot add reset expression that directly constrains flops/latches.


[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (ERS033): Reset information is not defined. Use:
    "reset signalName" to declare a reset pin,
    "reset -expression" to use a well defined expression,
    "reset -sequence" to set a reset sequence file,
    "reset -init_state" to set a reset snapshot file,
    "reset -none" for a free-running reset environment,
    "reset -analyze" to help set up the reset environment properly.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(63): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(61): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset HRESETn
ERROR at line 6 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ERS026): Invalid reset expression. The following reset expression constrains flops/latches: "HRESETn".
    Cannot add reset expression that directly constrains flops/latches.


[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (ERS033): Reset information is not defined. Use:
    "reset signalName" to declare a reset pin,
    "reset -expression" to use a well defined expression,
    "reset -sequence" to set a reset sequence file,
    "reset -init_state" to set a reset snapshot file,
    "reset -none" for a free-running reset environment,
    "reset -analyze" to help set up the reset environment properly.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -task {<embedded>}
background 2
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 2

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(63): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(61): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
ERROR at line 6 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ERS026): Invalid reset expression. The following reset expression constrains flops/latches: "~HRESETn".
    Cannot add reset expression that directly constrains flops/latches.


[<embedded>] % prove -bg -task {<embedded>}
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 5 properties to prove with 0 already proven/unreachable
ERROR (ERS033): Reset information is not defined. Use:
    "reset signalName" to declare a reset pin,
    "reset -expression" to use a well defined expression,
    "reset -sequence" to set a reset sequence file,
    "reset -init_state" to set a reset snapshot file,
    "reset -none" for a free-running reset environment,
    "reset -analyze" to help set up the reset environment properly.
ERROR (EPF002): Unable to perform the analysis. Try using the "reset" command.
    For message help, type "help -message epf002".
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 3
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 3 (100%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[ERROR (VERI-1137)] ./src/design.sv(349): syntax error near '='
[WARN (VERI-1763)] ./src/design.sv(357): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design.sv(358): module 'ahb3liten' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design.sv(349): syntax error near '='
	[ERROR (VERI-1072)] ./src/design.sv(358): module 'ahb3liten' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 45 of 45 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 25782@pc4(local) jg_21132_pc4_12
1.0.Hp: Proofgrid shell started at 25783@pc4(local) jg_21132_pc4_12
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut._assert_1" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Exited with Success (@ 0.00 s)
1.0.Ht: Proofgrid shell started at 25814@pc4(local) jg_21132_pc4_12
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 25815@pc4(local) jg_21132_pc4_12
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.71 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        1.21 %
     Hp        0.04        0.00        0.00        1.47 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.71 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.17        0.00        0.00

    Data read    : 1.66 kiB
    Data written : 1.61 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut._assert_1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut._assert_1".
cex
[-- (VERI-1786)] Verilog module item ignored due to errors
[-- (VERI-1786)] Verilog module item ignored due to errors
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[ERROR (VERI-1137)] ./src/design.sv(349): syntax error near 'negedge'
[ERROR (VERI-2344)] ./src/design.sv(349): SystemVerilog 2009 keyword 'negedge' used in incorrect context
[WARN (VERI-1763)] ./src/design.sv(358): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design.sv(359): module 'ahb3liten' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design.sv(349): syntax error near 'negedge'
	[ERROR (VERI-2344)] ./src/design.sv(349): SystemVerilog 2009 keyword 'negedge' used in incorrect context
	[ERROR (VERI-1072)] ./src/design.sv(359): module 'ahb3liten' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 47 of 47 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 1.07 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.Hp: Proofgrid shell started at 26271@pc4(local) jg_21132_pc4_14
1.0.N: Proofgrid shell started at 26260@pc4(local) jg_21132_pc4_14
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut._assert_1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: A max_length bound was found. The shortest trace is no longer than 2 cycles. [0.00 s]
INFO (IPF008): 1.0.N: A max_length bound of 2 was found for the property "tb_ahb3liten.dut._assert_1" in 0.00 s.
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.N: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.N: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut._assert_1" in 0.00 s.
1.0.N: Stopped processing property "tb_ahb3liten.dut._assert_1"	[0.00 s].
1.0.Hp: Requesting engine job to terminate
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.N: Exited with Success (@ 0.03 s)
1: ProofGrid usable level: 0
1.0.Hp: Exited with Success (@ 0.04 s)
1.0.Ht: Proofgrid shell started at 26307@pc4(local) jg_21132_pc4_14
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 26308@pc4(local) jg_21132_pc4_14
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.07 s)
1.0.B: Exited with Success (@ 0.07 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.26 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.19        0.00        0.00        0.45 %
     Hp        0.05        0.00        0.00        0.00 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.08        0.00        0.00        0.26 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.32        0.00        0.00

    Data read    : 1.78 kiB
    Data written : 1.62 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut._assert_1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut._assert_1".
cex
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 47 of 47 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 26465@pc4(local) jg_21132_pc4_16
1.0.Hp: Proofgrid shell started at 26466@pc4(local) jg_21132_pc4_16
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut._assert_1"	[0.00 s].
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut._assert_1" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.N: Stopped processing property "tb_ahb3liten.dut._assert_1"	[0.00 s].
1.0.N: All properties determined. [0.00 s]
1.0.Ht: Proofgrid shell started at 26497@pc4(local) jg_21132_pc4_16
1.0.Ht: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.B: Proofgrid shell started at 26498@pc4(local) jg_21132_pc4_16
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Exited with Success (@ 0.05 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.76 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.05        0.00        0.00        1.39 %
     Hp        0.05        0.00        0.00        1.48 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.76 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.18        0.00        0.00

    Data read    : 1.81 kiB
    Data written : 1.59 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 47 of 47 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 1 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 26711@pc4(local) jg_21132_pc4_18
1.0.Hp: Proofgrid shell started at 26712@pc4(local) jg_21132_pc4_18
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 1 cycles was found for the property "tb_ahb3liten.dut._assert_1" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.N: All properties determined. [0.00 s]
1.0.Hp: Exited with Success (@ 0.00 s)
1: ProofGrid usable level: 0
1.0.Ht: Proofgrid shell started at 26743@pc4(local) jg_21132_pc4_18
1.0.Ht: Requesting engine job to terminate
1.0.N: Exited with Success (@ 0.04 s)
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.04 s)
1.0.B: Proofgrid shell started at 26744@pc4(local) jg_21132_pc4_18
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.73 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.04        0.00        0.00        1.71 %
     Hp        0.04        0.00        0.00        1.29 %
     Ht        0.04        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.04        0.00        0.00        0.73 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.16        0.00        0.00

    Data read    : 1.62 kiB
    Data written : 1.59 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 1
                 assertions                   : 1
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 47 of 47 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
1: Using multistage preprocessing
1: Starting reduce
1: Finished reduce in 0s
1.0.PRE: Performing Proof Simplification...
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Proof Simplification Iteration 1	[0.00 s]
1.0.N: Proof Simplification Iteration 2	[0.00 s]
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 1.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
1.0.PRE: Proof Simplification completed in 0.00 s
1: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
1: =============================== ProofGrid start ===============================
1: ProofGrid usable level: 1
1: ProofGrid is starting event handling
1.0.N: Proofgrid shell started at 27729@pc4(local) jg_21132_pc4_22
1.0.Hp: Proofgrid shell started at 27730@pc4(local) jg_21132_pc4_22
1.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "tb_ahb3liten.dut._assert_2"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Trace Attempt  1	[0.00 s]
1.0.Hp: Trace Attempt  2	[0.00 s]
1.0.N: Requesting engine job to stop
1.0.Hp: Requesting engine job to terminate
INFO (IPF144): 1: Initiating shutdown of proof [0.00 s]
1.0.Hp: A trace with 2 cycles was found. [0.00 s]
INFO (IPF055): 1.0.Hp: A counterexample (cex) with 2 cycles was found for the property "tb_ahb3liten.dut._assert_2" in 0.00 s.
1.0.Hp: All properties determined. [0.00 s]
1.0.Ht: Proofgrid shell started at 27762@pc4(local) jg_21132_pc4_22
1.0.Ht: Requesting engine job to terminate
1.0.Hp: Exited with Success (@ 0.01 s)
1: ProofGrid usable level: 0
1.0.Ht: Preventing job from starting because proof is shutting down.
1.0.Ht: Requesting engine job to terminate
1.0.Ht: Interrupted. [0.00 s]
1.0.Ht: Exited with Success (@ 0.01 s)
1.0.B: Proofgrid shell started at 27778@pc4(local) jg_21132_pc4_22
1.0.B: Requesting engine job to terminate
1.0.B: Preventing job from starting because proof is shutting down.
1.0.B: Requesting engine job to terminate
1.0.B: Interrupted. [0.00 s]
1.0.B: Exited with Success (@ 0.04 s)
1.0.N: Trace Attempt  2	[0.51 s]
1.0.N: Stopped processing property "tb_ahb3liten.dut._assert_2"	[0.51 s].
1.0.N: All properties determined. [0.51 s]
1.0.N: Exited with Success (@ 0.52 s)
1: --------------------------------------------------------------
ProofGrid Summary (utilization 0.29 %)
--------------------------------------------------------------
     engines started                               :     4
     engine jobs started                           :     4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.67        0.00        0.00        0.41 %
     Hp        0.67        0.00        0.00        0.26 %
     Ht        0.17        0.00        0.00        0.00 %
      B        0.04        0.00        0.00        0.00 %
    all        0.39        0.00        0.00        0.29 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.56        0.00        0.00

    Data read    : 2.00 kiB
    Data written : 1.62 kiB

1: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 3
                 assertions                   : 2
                  - proven                    : 1 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::tb_ahb3liten.dut._assert_2 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::tb_ahb3liten.dut._assert_2".
cex
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.12 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[ERROR (VERI-1137)] ./src/design.sv(321): syntax error near '('
[WARN (VERI-1763)] ./src/design.sv(326): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] ./src/design.sv(328): module 'ahb3liten' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] ./src/design.sv(321): syntax error near '('
	[ERROR (VERI-1072)] ./src/design.sv(328): module 'ahb3liten' is ignored due to previous errors
ERROR at line 2 in file /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.11 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut._assert_1" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut._assert_1:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.10 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.10 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% analyze -sv09 -f flist.f
INFO (INL011): Processing "-f" file "/home/ee5214s1m4/gitfile/VeriFi-LUMS-AHB-Project/flist.f".
[-- (VERI-1482)] Analyzing Verilog file '/mnt/cadence_tools/installs/JASPER22/jasper_2022.06/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './include/ahb3lite_pkg.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/design.sv'
[-- (VERI-1482)] Analyzing Verilog file './src/mem.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_if.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/ahb3lite_test.sv'
[-- (VERI-1482)] Analyzing Verilog file './sim/tb_ahb3liten.sv'
%% elaborate -top tb_ahb3liten
INFO (ISW003): Top module name is "tb_ahb3liten".
[INFO (HIER-8002)] ./sim/tb_ahb3liten.sv(60): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ./src/mem.sv(1): compiling module 'mem:(ABITS=8)'
[INFO (VERI-2571)] ./src/mem.sv(25): extracting RAM for identifier 'mem_array'
[WARN (VERI-9033)] ./src/mem.sv(25): array mem_array (size 8192) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
[INFO (VERI-1018)] ./sim/tb_ahb3liten.sv(1): compiling module 'tb_ahb3liten'
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(22): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/tb_ahb3liten.sv(58): 'initial' construct is ignored
[INFO (VERI-1018)] ./src/design.sv(1): compiling module 'ahb3liten:(HADDR_SIZE=32)'
[WARN (VERI-1209)] ./src/design.sv(113): expression size 32 truncated to fit in target size 7
[WARN (VERI-1959)] ./src/design.sv(155): left shift count >= width of value
[WARN (VERI-1959)] ./src/design.sv(156): left shift count >= width of value
[INFO (VERI-1018)] ./sim/ahb3lite_test.sv(1): compiling module 'ahb3lite_test:(bus=ahb3lite_if:(HADDR_SIZE=32,HDATA_SIZE=32)_master)'
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(18): 'initial' construct is ignored
[WARN (VERI-1060)] ./sim/ahb3lite_test.sv(69): 'initial' construct is ignored
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(10): net 'HCLK' does not have a driver
[WARN (VDB-1002)] ./sim/tb_ahb3liten.sv(11): net 'HRESETn' does not have a driver
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      6 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
tb_ahb3liten
%% 
%% clock HCLK            
%% reset ~HRESETn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "HRESETn".
%% 
%% visualize {1[*45]}
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "1[*45]".
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 2 of 113 design flops, 0 of 0 design latches, 46 of 46 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = off (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = Hp Ht N B 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht N B, total 4
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 45 cycles was found. [0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.11 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
0.0.PRE: Proof Simplification completed in 0.12 s
covered
covered
[<embedded>] % prove -bg -task {<embedded>}
background 1
INFO (IPF036): Starting proof on task: "<embedded>", 2 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 1:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 1.0.PRE: The property "tb_ahb3liten.dut.check_rstn_asserted_P" was proven in 0.00 s.
1.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF051): 1.0.PRE: The cover property "tb_ahb3liten.dut.check_rstn_asserted_P:precondition1" was proven unreachable in 0.00 s.
1: Found proofs for 2 properties in preprocessing
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 1

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 1
                  - proven                    : 1 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 1
                  - unreachable               : 1 (100%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
