[2025-09-18 09:41:48] START suite=qualcomm_srv trace=srv258_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2647784 heartbeat IPC: 3.777 cumulative IPC: 3.777 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5061065 heartbeat IPC: 4.144 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5061065 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5061065 cumulative IPC: 3.952 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 13861745 heartbeat IPC: 1.136 cumulative IPC: 1.136 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 22469710 heartbeat IPC: 1.162 cumulative IPC: 1.149 (Simulation time: 00 hr 03 min 39 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 31008189 heartbeat IPC: 1.171 cumulative IPC: 1.156 (Simulation time: 00 hr 04 min 50 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 39620079 heartbeat IPC: 1.161 cumulative IPC: 1.157 (Simulation time: 00 hr 06 min 00 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 48193894 heartbeat IPC: 1.166 cumulative IPC: 1.159 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 80000010 cycles: 56712529 heartbeat IPC: 1.174 cumulative IPC: 1.162 (Simulation time: 00 hr 08 min 23 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 65282503 heartbeat IPC: 1.167 cumulative IPC: 1.162 (Simulation time: 00 hr 09 min 33 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 73901971 heartbeat IPC: 1.16 cumulative IPC: 1.162 (Simulation time: 00 hr 10 min 45 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000017 cycles: 82381458 heartbeat IPC: 1.179 cumulative IPC: 1.164 (Simulation time: 00 hr 11 min 57 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 85857489 cumulative IPC: 1.165 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 85857489 cumulative IPC: 1.165 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv258_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.165 instructions: 100000004 cycles: 85857489
CPU 0 Branch Prediction Accuracy: 91.39% MPKI: 15.2 Average ROB Occupancy at Mispredict: 27.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2838
BRANCH_INDIRECT: 0.4175
BRANCH_CONDITIONAL: 12.81
BRANCH_DIRECT_CALL: 0.7102
BRANCH_INDIRECT_CALL: 0.5093
BRANCH_RETURN: 0.4714


====Backend Stall Breakdown====
ROB_STALL: 172560
LQ_STALL: 0
SQ_STALL: 590677


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 113.211006
REPLAY_LOAD: 73.63636
NON_REPLAY_LOAD: 15.765766

== Total ==
ADDR_TRANS: 12340
REPLAY_LOAD: 9720
NON_REPLAY_LOAD: 150500

== Counts ==
ADDR_TRANS: 109
REPLAY_LOAD: 132
NON_REPLAY_LOAD: 9546

cpu0->cpu0_STLB TOTAL        ACCESS:    1760971 HIT:    1755372 MISS:       5599 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1760971 HIT:    1755372 MISS:       5599 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 220 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8001055 HIT:    6922707 MISS:    1078348 MSHR_MERGE:      75685
cpu0->cpu0_L2C LOAD         ACCESS:    6210896 HIT:    5433587 MISS:     777309 MSHR_MERGE:      11346
cpu0->cpu0_L2C RFO          ACCESS:     539123 HIT:     376094 MISS:     163029 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     319549 HIT:     204704 MISS:     114845 MSHR_MERGE:      64339
cpu0->cpu0_L2C WRITE        ACCESS:     921336 HIT:     907190 MISS:      14146 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      10151 HIT:       1132 MISS:       9019 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     352614 ISSUED:     201401 USEFUL:      12262 USELESS:      10595
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.88 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14435874 HIT:    8079084 MISS:    6356790 MSHR_MERGE:    1519757
cpu0->cpu0_L1I LOAD         ACCESS:   14435874 HIT:    8079084 MISS:    6356790 MSHR_MERGE:    1519757
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.59 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30503661 HIT:   26939356 MISS:    3564305 MSHR_MERGE:    1492750
cpu0->cpu0_L1D LOAD         ACCESS:   16895027 HIT:   15158188 MISS:    1736839 MSHR_MERGE:     362971
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     578192 HIT:     343765 MISS:     234427 MSHR_MERGE:      86018
cpu0->cpu0_L1D WRITE        ACCESS:   13018780 HIT:   11435912 MISS:    1582868 MSHR_MERGE:    1043741
cpu0->cpu0_L1D TRANSLATION  ACCESS:      11662 HIT:       1491 MISS:      10171 MSHR_MERGE:         20
cpu0->cpu0_L1D PREFETCH REQUESTED:     815621 ISSUED:     578189 USEFUL:      34480 USELESS:      41519
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 22.74 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12083234 HIT:   10358193 MISS:    1725041 MSHR_MERGE:     866974
cpu0->cpu0_ITLB LOAD         ACCESS:   12083234 HIT:   10358193 MISS:    1725041 MSHR_MERGE:     866974
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.161 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28319024 HIT:   27116743 MISS:    1202281 MSHR_MERGE:     299377
cpu0->cpu0_DTLB LOAD         ACCESS:   28319024 HIT:   27116743 MISS:    1202281 MSHR_MERGE:     299377
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.22 cycles
cpu0->LLC TOTAL        ACCESS:    1223800 HIT:    1141393 MISS:      82407 MSHR_MERGE:       2540
cpu0->LLC LOAD         ACCESS:     765963 HIT:     740534 MISS:      25429 MSHR_MERGE:        326
cpu0->LLC RFO          ACCESS:     163029 HIT:     125489 MISS:      37540 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      50506 HIT:      35924 MISS:      14582 MSHR_MERGE:       2214
cpu0->LLC WRITE        ACCESS:     235283 HIT:     235008 MISS:        275 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9019 HIT:       4438 MISS:       4581 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4500
  ROW_BUFFER_MISS:      75089
  AVG DBUS CONGESTED CYCLE: 3.64
Channel 0 WQ ROW_BUFFER_HIT:       1748
  ROW_BUFFER_MISS:      35234
  FULL:          0
Channel 0 REFRESHES ISSUED:       7155

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       522057       413646        76178         4842
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3          267          547          280
  STLB miss resolved @ L2C                0          283          214          616          197
  STLB miss resolved @ LLC                0          319          440         2402          882
  STLB miss resolved @ MEM                0            5          239         2058         2434

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             154621        51615      1151353       110227          716
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          281          153           76
  STLB miss resolved @ L2C                0          151          198           73           17
  STLB miss resolved @ LLC                0          177          333          534          106
  STLB miss resolved @ MEM                0            2          124          348          189
[2025-09-18 09:54:56] END   suite=qualcomm_srv trace=srv258_ap (rc=0)
