xilinx rtfpga
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:883]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:883]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:966]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:967]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/luke/Documents/Capstone/FPGA_API/vivado_designs/DMA_2/DMA_2.srcs/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:883]
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port O4[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_8_mc__GB0 has port eccMultiple[0] driven by constant 0
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winGroupAT[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port win_group_cas[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winGroupPT[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winPortC[3]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winPortC[2]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winPortC[1]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winPortC[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winLRankAT[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port win_l_rank_cas[0]
WARNING: [Synth 8-3331] design ddr4_v2_2_8_mc_ctl has unconnected port winLRankPT[0]
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][7]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][5]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][4]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][3]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][2]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][1]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[6]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[7]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_mc_ref/\mcCKt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/\mcCKt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ref/\int_refLRank_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' (FD) to 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][6]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][15]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][13]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][12]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][11]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][9]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[3].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][23]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][21]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][19]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][17]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[3] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][48]' (FDE) to 'bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][3] )
