# ğŸ”¢ 8-bit Pipelined ALU â€“ RTL Design (Verilog)

## ğŸ“Œ Project Overview
This project implements an **8-bit Arithmetic Logic Unit (ALU)** using **Verilog HDL**.  
The design is **pipelined** to improve timing performance and is verified using a self-written testbench.

This project was built to strengthen my understanding of:
- RTL design
- Sequential logic
- Pipelining
- Simulation & waveform analysis

---

## ğŸ§  Features
- 8-bit input operands
- Supported operations:
  - Addition
  - Subtraction
  - AND
  - OR
  - XOR
- **Pipelined architecture** for higher clock frequency
- Fully synthesizable RTL
- Verified using testbench and GTKWave

---

## ğŸ—ï¸ Architecture
The ALU is implemented using a **2-stage pipeline**:
1. **Input Register Stage**
2. **ALU Operation Stage + Output Register**

This reduces the critical path and improves timing.

---

## ğŸ§ª Verification
- A dedicated **testbench** applies multiple input combinations
- Output is validated through waveform inspection
- GTKWave is used for signal analysis

---

## ğŸ› ï¸ Tools Used
- Verilog HDL
- Icarus Verilog
- GTKWave

---

## ğŸ“‚ Project Structure

rtl/ â†’ ALU RTL code

tb/ â†’ Testbench

waveforms/ â†’ Simulation waveforms

docs/ â†’ Block diagrams

---

## ğŸš€ Future Enhancements
- Flag generation (zero, carry, overflow)
- Integration with FIFO
- RTL â†’ GDS using OpenLane

---

## ğŸ‘¤ Author
**Lakshmi Narasimhulu (ECE Undergraduate)**  



