# VLSI-DESGIN
Complete FPGA logic block verification using HDL and schematic-level simulation 
