[
    {
        "Requirement Location": "OBIv1.2",
        "Feature": "General bus error\n(common features)",
        "Sub Feature": "OBI compliance",
        "Feature Description": "The OBI spec defines a bus error signal (err) that incidates the returning rdata field is invalid. ",
        "Verification Goal": "Shall be specified in separate OBI verification plan",
        "Pass/Fail Criteria": "N/A",
        "Test Type": "ENV capability, not specific test",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error ignored for non-executed instruction",
        "Sub Feature": "OBI compliance",
        "Feature Description": "A bus error on an instruction that does not get executed is ignored",
        "Verification Goal": "Verify that a bus error is ignored in this case",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error shall cause a precise exception.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Exception to Machine Mode",
        "Feature Description": "Bus error shall cause a switch to machine mode",
        "Verification Goal": "Verify that a bus error results in a machine mode exception",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error shall cause a precise exception.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Exception to correct address",
        "Feature Description": "Bus error shall cause a jump to mtvec_addr_i",
        "Verification Goal": "Verify correct execution address",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error shall cause a precise exception.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "instruction address stored correctly",
        "Feature Description": "The instruction address related to the bus error shall be stored in mepc, mtval CSR",
        "Verification Goal": "Verify mepc, mtval value",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error shall cause a precise exception.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "mcause shall be set to the value given in the mcause table in the CV32E40X User Manual",
        "Verification Goal": "Verify mcause value",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Instruction bus error shall cause a precise exception.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "cover point of feature",
        "Feature Description": "cover point of feature",
        "Verification Goal": "Instruction group vs bus error cover point",
        "Pass/Fail Criteria": "Check against RM",
        "Test Type": "ENV capability, not specific test",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac, RV_ZCE",
        "Feature": "Instruction bus error with ZCE Table jump",
        "Sub Feature": "ZCE tablejump proposal specifies exception handling",
        "Feature Description": "mepc is set to pc of the C.TBLJ*, and mtval is set to the address in the jump table entry",
        "Verification Goal": "verify correct operation for bus error with zce table jump",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Misaligned instructions",
        "Sub Feature": "Partial instruction bus error",
        "Feature Description": "A bus error shall apply to any instruction that is fully or partially contained in the faulting bus data field",
        "Verification Goal": "Verify that an instruction that is only partially contained in a faulty bus transaction causes an exception\n\nSpecific checks required:\nError on word aligned 32-bit instruction.\nError on lower half of non-word aligned 32-bit instruction.\nError on upper half of non-word aligned 32-bit instruction.",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Misaligned instructions",
        "Sub Feature": "Shared instruction bus error",
        "Feature Description": "A bus error shall apply to any instruction that is fully or partially contained in the faulting bus data field",
        "Verification Goal": "Verify that a compressed instruction that shares the bus transaction with another instruction causes an exception\n\nSpecific checks required:\nSequential execution with word aligned 16-bit instruction.\nSequential execution with non-word aligned 16-bit instruction.\nWord aligned 16-bit instruction reached via jump.\nNon-word aligned 16-bit instruction reached via jump.",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "RV_DEBUG",
        "Feature": "Debug interaction of instruction bus error",
        "Sub Feature": "Instruction bus error while in debug",
        "Feature Description": "A bus error shall appear according to debug spec when in debug mode.",
        "Verification Goal": "Verify a bus error in debug mode\nVerify no registers are updated by the exception",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "RV_DEBUG",
        "Feature": "Debug interaction of instruction bus error",
        "Sub Feature": "Instruction bus error while single stepping",
        "Feature Description": "A bus error shall appear according to debug spec when in single step mode",
        "Verification Goal": "Verify a bus error in single step mode\nVerify that debug is reentered immediately after updating pc, tval and cause",
        "Pass/Fail Criteria": "Check against ISS",
        "Test Type": "Directed Non-Self-Checking",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause an imprecise non-maskable interrupt(NMI)",
        "Sub Feature": "non-maskable when single-stepping",
        "Feature Description": "A data bus error shall cause an imprecise interrupt that is not masked when single stepping",
        "Verification Goal": "Verify that the interrupt is present when single stepping",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause an imprecise non-maskable interrupt(NMI)",
        "Sub Feature": "maskable when in debug",
        "Feature Description": "An interrupt caused by a data bus error shall be masked when in debug mode",
        "Verification Goal": "Verify that the interrupt is masked when in debug mode",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause an imprecise non-maskable interrupt(NMI)",
        "Sub Feature": "maskable when in debug",
        "Feature Description": "An interrupt caused by a data bus error shall be masked when in debug mode",
        "Verification Goal": "Verify value of nmip bit of dcsr",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause a NMI.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Exception to Machine Mode",
        "Feature Description": "Bus error shall cause a switch to machine mode",
        "Verification Goal": "Verify that a bus error results in a machine mode exception.\n\nEspecially check that the exception is taken with local and global interrupts disabled",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause a NMI.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Exception to correct address",
        "Feature Description": "Bus error shall cause a jump to nmi_addr_i",
        "Verification Goal": "Verify correct execution address",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause a NMI.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Next instruction address stored correctly",
        "Feature Description": "mepc CSR shall be written with the address of the next instruction to be executed when the NMI was taken",
        "Verification Goal": "Verify mepcvalue",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause a NMI.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Faulting data address stored correctly",
        "Feature Description": "The mtval CSR shall be written with the faulting data address",
        "Verification Goal": "Verify mtval value",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error shall cause a NMI.\n\nNote that all sub features can be verified in a single test case",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "mcause shall be set to the value given in the mcause table in the CV32E40X User Manual",
        "Verification Goal": "Verify mcause value",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Data bus error on misaligned load/store",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "Any load or store instruction that has data associated with a faulting data bus fetch shall have an associated bus error",
        "Verification Goal": "Verify that misaligned load/stores gets the correct bus error status",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "A faulting load shall still write the register file",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "To limit fanout on timing critical signals, faulty data will be written to the register. ",
        "Verification Goal": "Verify that bus-error related data is written to the register file",
        "Pass/Fail Criteria": "Other",
        "Test Type": "Constrained-Random",
        "Coverage Method": "Functional Coverage",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous data bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UM 828dac",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": " ------ END -------",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": " ------ END -------",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": " ------ END -------",
        "Feature": "Continous bus error",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "Notes",
        "Feature": "Missing/required features",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "Instruction set simulators",
        "Feature": "Instruction set simulators need to be notified and take in to account instruction bus errors, and predict how the core will react to the resulting precise exception. This capability will be necessary in order to fully verify instruction bus error operation on the core.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "OBI UVM agent",
        "Feature": "The OBI agent will be required to randomly generate bus errors, and verify that the signals instr_err_i and data_err_i comply with the OBI Spec. \n\nIn order to use randomization of bus errors without trigger errors with behaviour within spec when confronted with near-continous bus errors, the UVM agent will need to implement a minimum distance between bus errors. This should be controllable via parameter.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": "UVM Scoreboard",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    },
    {
        "Requirement Location": " -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- END -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------",
        "Feature": "As data bus errors does not result in a precise exception, but rather an NMI, these are not fit for prediction in the instruction set simulators. Therefore the scoreboard must be expanded to take these in to account, and verify that the interrupt appears within reasonable time, and are handled according to spec.\n\nPass/fail criteria marked as \"other\" in this plan is intended to be checked by the scoreboard.",
        "Sub Feature": "Correct exception cause value",
        "Feature Description": "A faulty memory can cause non-stop data bus error. This will stop meaningful execution, but behaviour needs to be verified regardless",
        "Verification Goal": "Verify behaviour during continous instruction bus error",
        "Pass/Fail Criteria": "Self Checking Test",
        "Test Type": "Directed Self-Checking",
        "Coverage Method": "Testcase",
        "Link to Coverage": ""
    }
]