<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>标签: 嵌入式 verilog | LaohuのBlog</title><meta name="author" content="侯昌虎"><meta name="copyright" content="侯昌虎"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="前言FPAG虽说是嵌入式的，但和一般的嵌入式单片机差别很大，FPGA定义“一种可通过编程来修改其逻辑功能的数字集成电路”，说简单点就是他的程序是用来修改电路的，而大多数单片机编程改变不了他的电路内部连接，大多是用来程序设计。Verilog 是FPGA的一种编程方式，他跟单片机C语言语法有些类似的地方，但是框架不同，单片机是串行，FPGA是并行，简单点说就是一个是单线程，一个是多线程 Verilog">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA- Verilog基础知识">
<meta property="og:url" content="https://laohu-one.github.io/fpga1.html">
<meta property="og:site_name" content="LaohuのBlog">
<meta property="og:description" content="前言FPAG虽说是嵌入式的，但和一般的嵌入式单片机差别很大，FPGA定义“一种可通过编程来修改其逻辑功能的数字集成电路”，说简单点就是他的程序是用来修改电路的，而大多数单片机编程改变不了他的电路内部连接，大多是用来程序设计。Verilog 是FPGA的一种编程方式，他跟单片机C语言语法有些类似的地方，但是框架不同，单片机是串行，FPGA是并行，简单点说就是一个是单线程，一个是多线程 Verilog">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.fpga-china.com/wp-content/uploads/2019/12/6-1576737786.jpeg">
<meta property="article:published_time" content="2022-11-02T13:00:00.000Z">
<meta property="article:modified_time" content="2023-06-06T13:29:59.992Z">
<meta property="article:author" content="侯昌虎">
<meta property="article:tag" content="FPGA">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.fpga-china.com/wp-content/uploads/2019/12/6-1576737786.jpeg"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://laohu-one.github.io/fpga1.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: undefined,
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlighjs","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":230},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"limitCount":80,"languages":{"author":"作者: 侯昌虎","link":"链接: ","source":"来源: LaohuのBlog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。"}},
  lightbox: 'fancybox',
  Snackbar: undefined,
  source: {
    justifiedGallery: {
      js: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.js',
      css: 'https://cdn.jsdelivr.net/npm/flickr-justified-gallery/dist/fjGallery.min.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: '标签: 嵌入式 verilog',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2023-06-06 21:29:59'
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
    win.saveToLocal = {
      set: function setWithExpiry(key, value, ttl) {
        if (ttl === 0) return
        const now = new Date()
        const expiryDay = ttl * 86400000
        const item = {
          value: value,
          expiry: now.getTime() + expiryDay,
        }
        localStorage.setItem(key, JSON.stringify(item))
      },

      get: function getWithExpiry(key) {
        const itemStr = localStorage.getItem(key)

        if (!itemStr) {
          return undefined
        }
        const item = JSON.parse(itemStr)
        const now = new Date()

        if (now.getTime() > item.expiry) {
          localStorage.removeItem(key)
          return undefined
        }
        return item.value
      }
    }
  
    win.getScript = url => new Promise((resolve, reject) => {
      const script = document.createElement('script')
      script.src = url
      script.async = true
      script.onerror = reject
      script.onload = script.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        script.onload = script.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(script)
    })
  
    win.getCSS = (url,id = false) => new Promise((resolve, reject) => {
      const link = document.createElement('link')
      link.rel = 'stylesheet'
      link.href = url
      if (id) link.id = id
      link.onerror = reject
      link.onload = link.onreadystatechange = function() {
        const loadState = this.readyState
        if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
        link.onload = link.onreadystatechange = null
        resolve()
      }
      document.head.appendChild(link)
    })
  
      win.activateDarkMode = function () {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = function () {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
          if (t === 'dark') activateDarkMode()
          else if (t === 'light') activateLightMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
    const detectApple = () => {
      if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
        document.documentElement.classList.add('apple')
      }
    }
    detectApple()
    })(window)</script><link rel="stylesheet" href="//at.alicdn.com/t/c/font_4094579_df7va6toeq.css"><meta name="generator" content="Hexo 6.3.0"></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/img/touxiang.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">24</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">29</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">10</div></a></div><hr/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 目录</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw iconfont icon-icon-lift"></i><span> 工具</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" target="_blank" rel="noopener" href="http://sv.laohu.space:808"><i class="fa-fw iconfont icon-daohang-kucun"></i><span> 个人网盘</span></a></li><li><a class="site-page child" target="_blank" rel="noopener" href="http://sv.laohu.space:3002"><i class="fa-fw iconfont icon-icon-picture"></i><span> 共享图床</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://www.fpga-china.com/wp-content/uploads/2019/12/6-1576737786.jpeg')"><nav id="nav"><span id="blog-info"><a href="/" title="LaohuのBlog"><span class="site-name">LaohuのBlog</span></a></span><div id="menus"><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 首页</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> 归档</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> 目录</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw iconfont icon-icon-lift"></i><span> 工具</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" target="_blank" rel="noopener" href="http://sv.laohu.space:808"><i class="fa-fw iconfont icon-daohang-kucun"></i><span> 个人网盘</span></a></li><li><a class="site-page child" target="_blank" rel="noopener" href="http://sv.laohu.space:3002"><i class="fa-fw iconfont icon-icon-picture"></i><span> 共享图床</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA- Verilog基础知识</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2022-11-02T13:00:00.000Z" title="发表于 2022-11-02 21:00:00">2022-11-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2023-06-06T13:29:59.992Z" title="更新于 2023-06-06 21:29:59">2023-06-06</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/FPGA/">FPGA</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA- Verilog基础知识"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h3 id="前言"><a href="#前言" class="headerlink" title="前言"></a>前言</h3><p>FPAG虽说是嵌入式的，但和一般的嵌入式单片机差别很大，FPGA定义“一种可通过编程来修改其逻辑功能的数字集成电路”，<br>说简单点就是他的程序是用来修改电路的，而大多数单片机编程改变不了他的电路内部连接，大多是用来程序设计。<br>Verilog 是FPGA的一种编程方式，他跟单片机C语言语法有些类似的地方，但是框架不同，单片机是串行，FPGA是并行，<br>简单点说就是一个是单线程，一个是多线程</p>
<h3 id="Verilog学习"><a href="#Verilog学习" class="headerlink" title="Verilog学习"></a>Verilog学习</h3><p>因为我之前一直是学习STM32,STC15,ESP32这些，他们的编程方式基本一样，互通的，但是FPGA就另类了，没办法，得听<br>导师的学这个，不然就得学PLC那些了，哈哈哈所以，我将用Verilog和单片机C语言对比的方式学习，这样更容易理解和记忆。</p>
<h4 id="Verilog-逻辑值"><a href="#Verilog-逻辑值" class="headerlink" title="Verilog-逻辑值"></a>Verilog-逻辑值</h4><p>Verilog的逻辑值是0,1,x,z 四个值，分别代表 低电平 高电平 未知电压(高&#x2F;低)  高阻悬空 ,而C语言只有0和1,也就<br>是高电平和低电平两个状态。  在单片机C语言中，数字信号是以二进制0和1组成的，比如 IO口控制LED 我用0和1控制<br>亮和灭；在信号传输中根据高低电平输出的 0xff(1111 1111)信号 都是0和1组成的，但Verilog就不一样了，他的引脚<br>输出还可以是x,z ，也就是说 在Verilog中 我的值 不再是单纯的数字了，我还有其它状态，我觉得这个就是Verilog<br>和C最本质的区别，C是面对软件的，就像计算机是二进制的，他们都属于软件类，而Verilog是面对硬件的，就要有实际<br>硬件的状态，就多了未知电压和高阻悬空这两个状态。  举个例子：在c语言中 假设变量a; if(!a)的条件是 a&#x3D;0的时候执<br>行if里的函数，而在Verilog中 if(!a)表示的是 a为0&#x2F;x&#x2F;z的时候都可以执行if里的程序</p>
<h4 id="Verilog-进制"><a href="#Verilog-进制" class="headerlink" title="Verilog-进制"></a>Verilog-进制</h4><p> 二进制：4’b0101 表示4位二进制数字0101<br> 十进制：4’d2 表示4位十进制数字2   0010<br> 十六进制：4’ha 表示4位十六进制数字a 1010  </p>
<p>‘前面的数字是表示数据是转为二进制几位的存储单元  不加默认32位<br>‘后面的b o d h 就跟c语言表示进制是一致的<br>数字 ‘ 字母 都不加的 默认32位十进制</p>
<h4 id="Verilog-引脚定义"><a href="#Verilog-引脚定义" class="headerlink" title="Verilog-引脚定义"></a>Verilog-引脚定义</h4><p>在单片机C语言中，在添加完对应单片机型号的头文件 就可以直接定义一个变量指代单片机的引脚<br>例如 STC51 STC15 等系列单片机 直接 sbit led &#x3D; P1^0 就可将P1^0引脚用led 标识符来代替 进而控制控制或者读取<br>  在stm32系列中，又比51系列的多些步骤，就是每个引脚多需要配置他的频率、强推挽…51的话有默认状态可以省去，<br>  15系列也可以去设置推挽状态<br>  但在Verilog中，他不存在头文件，自然就没有程序控制引脚，只是定义一个变量然后在软件中按引导选择配置他的引脚，<br>这样感觉要比前者更好的多，在移植程序中会更加方便在C中就很麻烦了，还得在一个一个的.c .h中找哪儿定义了什么引脚，<br>而且定义引脚的方式也很多，有用寄存器版本的额，有库函数版本的，HAL库版本的，所以说在这块，FPGA做得确实很好。<br><a target="_blank" rel="noopener" href="https://imgse.com/i/pC96i28"><img src="https://s1.ax1x.com/2023/06/04/pC96i28.jpg" alt="pC96i28.jpg"></a></p>
<p>  在配置系统时钟频率方面，FPGA更加方便，直接填写具体频率参数即可，而C还得配置很多寄存器，什么分频电路，相当麻烦。</p>
<h4 id="Verilog-数据类型"><a href="#Verilog-数据类型" class="headerlink" title="Verilog-数据类型"></a>Verilog-数据类型</h4><p> 三大数据类型：寄存器数据类型 线网数据类型 参数数据类型<br> 寄存器和线网相当于C中引脚定义的数据类型，可以直接和硬件引脚连接<br> 参数就类似C中的普通变量了</p>
<h5 id="寄存器类型"><a href="#寄存器类型" class="headerlink" title="寄存器类型"></a>寄存器类型</h5><p>  寄存器表示一个抽象的数据存储单元，通过赋值语句可以改变寄存器储存的值<br>  寄存器数据类型的关键字是reg，reg类型数据的默认初始值位<strong>不定值x</strong></p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">reg [31:0] deelay_cnt;  //定义一个32位的数据 延时计数  **不可赋初值！**</span><br><span class="line">reg        key_reg;     //默认位宽位1</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<p>  用[x:0]来定义变量的位宽  位宽值位0-x的位数 即位数&#x3D;x+1</p>
<p>  如果 该数据类型带有时钟信号，则该寄存器变量对应位触发器，对应于C中的晶振输出频率，如pwm<br>  如果不带时钟信号，则该寄存器对应位硬件连线 即C中的引脚定义标识符</p>
<h5 id="线网类型"><a href="#线网类型" class="headerlink" title="线网类型"></a>线网类型</h5><p> 线网数据类型表示结构实体（例如逻辑门）之间的物理连线<br> 线网类型的变量不能储存值，它的值是由驱动他的元件所决定的</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">wire     key_flag;    // 若无驱动原件接到该变量上 **则其值位Z** 高阻</span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h5 id="参数类型"><a href="#参数类型" class="headerlink" title="参数类型"></a>参数类型</h5><p>  参数其实就是个变量，这跟C中的变量一样</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">parameter H_SYNC = 11&#x27;d41;  //行同步</span><br></pre></td></tr></table></figure>

<h4 id="Verilog-运算符"><a href="#Verilog-运算符" class="headerlink" title="Verilog-运算符"></a>Verilog-运算符</h4><p><a target="_blank" rel="noopener" href="https://imgse.com/i/pC9RW7Q"><img src="https://s1.ax1x.com/2023/06/04/pC9RW7Q.png" alt="pC9RW7Q.png"></a><br><a target="_blank" rel="noopener" href="https://imgse.com/i/pC9Ropq"><img src="https://s1.ax1x.com/2023/06/04/pC9Ropq.md.png" alt="pC9Ropq.md.png"></a><br>将两个数据前后连接起来 两个数据得是相同位宽</p>
<h4 id="Verilog-关键字"><a href="#Verilog-关键字" class="headerlink" title="Verilog-关键字"></a>Verilog-关键字</h4><p><a target="_blank" rel="noopener" href="https://imgse.com/i/pC9RT10"><img src="https://s1.ax1x.com/2023/06/04/pC9RT10.png" alt="pC9RT10.png"></a></p>
<h4 id="Verilog-模块的结构"><a href="#Verilog-模块的结构" class="headerlink" title="Verilog-模块的结构"></a>Verilog-<strong>模块的结构</strong></h4><p>  Verilog的设计基本单元是“模块”block<br>  一个模块由两部分组成，一部分描述接口，另一部分描述逻辑功能  </p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">module block(a,b,c,d);</span><br><span class="line">    input a,b;</span><br><span class="line">    output c,d;</span><br><span class="line"></span><br><span class="line">assign c = a | b;   //assign　用于赋值</span><br><span class="line">assign d = a &amp; b;</span><br><span class="line"></span><br><span class="line">endmodule</span><br></pre></td></tr></table></figure>

<p><strong>这里的模块 就跟C中的main函数差不多 不过c只有一个main 串行的 而Verilog可以有多个always部分 相当于是C中的多个while 并行</strong><br>就跟单线程和多线程差不多</p>
<p>描述接口可直接添加在括号内定义　　<br><strong>每个Verilog包括四个主要部分:端口定义 IO说明 内部信号声明 功能定义</strong></p>
<p>assign 语句用来描述组合逻辑，always 语句 描述组合&#x2F;时序逻辑  例化实例元件   三个逻辑功能是并行的</p>
<h4 id="Verilog-结构语句"><a href="#Verilog-结构语句" class="headerlink" title="Verilog-结构语句"></a>Verilog-<strong>结构语句</strong></h4><p>  initial 和 always<br>  initial 语句在模块中只执行一次  这个跟arduino中的 void setup() 函数意思一样<br>  always 不断重复活动  就类似arduino中的 void loop() 函数  </p>
<p>  逻辑功能分为 组合逻辑电路和时序逻辑电路<br>  组合：任意时刻的输出取决于该时刻的输入，与原电路状态无关、  类似开环<br>  时序：取决于该时刻输入和原电路状态  具有记忆功能      类似前置反馈</p>
<h4 id="Verilog-赋值语句"><a href="#Verilog-赋值语句" class="headerlink" title="Verilog-赋值语句"></a>Verilog-赋值语句</h4><p>  阻塞赋值 就跟C语言一致 如：</p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">always @(posedge clk or negedge rst_n) begin</span><br><span class="line">    if(!rst_n)begin</span><br><span class="line">        a=1;</span><br><span class="line">        b=2;</span><br><span class="line">        c=3;</span><br><span class="line">    end</span><br><span class="line">    else begin</span><br><span class="line">        a=0;</span><br><span class="line">        b=a;</span><br><span class="line">        c=b;</span><br><span class="line">    end</span><br><span class="line">end</span><br></pre></td></tr></table></figure>

<p>是 先a&#x3D;0后再执行b&#x3D;a; 正常串行执行  </p>
<p>非阻塞赋值 &#x3D; 变成 &lt;&#x3D;  </p>
<figure class="highlight plaintext"><table><tr><td class="code"><pre><span class="line">always @(posedge clk or negedge rst_n) begin</span><br><span class="line">    if(!rst_n)begin</span><br><span class="line">        a&lt;=1;</span><br><span class="line">        b&lt;=2;</span><br><span class="line">        c&lt;=3;</span><br><span class="line">    end</span><br><span class="line">    else begin</span><br><span class="line">        a&lt;=0;</span><br><span class="line">        b&lt;=a;</span><br><span class="line">        c&lt;=b;</span><br><span class="line">    end</span><br><span class="line">end</span><br></pre></td></tr></table></figure>

<p>程序中 a&#x3D;0;b&#x3D;a;是同时执行<br>&#x3D; 和&lt;&#x3D;不可同时存在 要不乱套了</p>
<h4 id="Verilog-条件语句"><a href="#Verilog-条件语句" class="headerlink" title="Verilog-条件语句"></a>Verilog-条件语句</h4><p><a target="_blank" rel="noopener" href="https://imgse.com/i/pC9RvN9"><img src="https://s1.ax1x.com/2023/06/04/pC9RvN9.png" alt="pC9RvN9.png"></a><br><a target="_blank" rel="noopener" href="https://imgse.com/i/pC9RjAJ"><img src="https://s1.ax1x.com/2023/06/04/pC9RjAJ.png" alt="pC9RjAJ.png"></a></p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta">文章作者: </span><span class="post-copyright-info"><a href="https://laohu-one.github.io">侯昌虎</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta">文章链接: </span><span class="post-copyright-info"><a href="https://laohu-one.github.io/fpga1.html">https://laohu-one.github.io/fpga1.html</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta">版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://laohu-one.github.io" target="_blank">LaohuのBlog</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a></div><div class="post_share"></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-full"><a href="/hexo1.html" title="hexo-md基础语法"><img class="cover" src="https://tse2-mm.cn.bing.net/th/id/OIP-C.RE5i4GavSQYYG1pjjkseeAHaEt?pid=ImgDet&amp;rs=1" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">hexo-md基础语法</div></div></a></div></nav><hr/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="twikoo-wrap"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/img/touxiang.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">侯昌虎</div><div class="author-info__description">跟着心走，那就是对的</div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">24</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">29</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">10</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="http://sv.laohu.space:4000"><i></i><span>点击进入本站的高速网址</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="tencent://AddContact/?fromId=45&amp;fromSubId=1&amp;subcmd=all&amp;uin=424362229" target="_blank" title=""><i class="iconfont icon-qq"></i></a><a class="social-icon" href="https://s1.ax1x.com/2023/06/08/pCAuKzt.jpg" target="_blank" title=""><i class="iconfont icon-weixin"></i></a><a class="social-icon" href="https://github.com/laohu-one" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">记录自己的折腾笔记，记性不太好，得找个本本记记，有一起折腾的可以参考我的文章，有问题在评论区讨论。</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-3"><a class="toc-link" href="#%E5%89%8D%E8%A8%80"><span class="toc-number">1.</span> <span class="toc-text">前言</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Verilog%E5%AD%A6%E4%B9%A0"><span class="toc-number">2.</span> <span class="toc-text">Verilog学习</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E9%80%BB%E8%BE%91%E5%80%BC"><span class="toc-number">2.1.</span> <span class="toc-text">Verilog-逻辑值</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E8%BF%9B%E5%88%B6"><span class="toc-number">2.2.</span> <span class="toc-text">Verilog-进制</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E5%BC%95%E8%84%9A%E5%AE%9A%E4%B9%89"><span class="toc-number">2.3.</span> <span class="toc-text">Verilog-引脚定义</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E6%95%B0%E6%8D%AE%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.4.</span> <span class="toc-text">Verilog-数据类型</span></a><ol class="toc-child"><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%AF%84%E5%AD%98%E5%99%A8%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.4.1.</span> <span class="toc-text">寄存器类型</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E7%BA%BF%E7%BD%91%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.4.2.</span> <span class="toc-text">线网类型</span></a></li><li class="toc-item toc-level-5"><a class="toc-link" href="#%E5%8F%82%E6%95%B0%E7%B1%BB%E5%9E%8B"><span class="toc-number">2.4.3.</span> <span class="toc-text">参数类型</span></a></li></ol></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E8%BF%90%E7%AE%97%E7%AC%A6"><span class="toc-number">2.5.</span> <span class="toc-text">Verilog-运算符</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E5%85%B3%E9%94%AE%E5%AD%97"><span class="toc-number">2.6.</span> <span class="toc-text">Verilog-关键字</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E6%A8%A1%E5%9D%97%E7%9A%84%E7%BB%93%E6%9E%84"><span class="toc-number">2.7.</span> <span class="toc-text">Verilog-模块的结构</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E7%BB%93%E6%9E%84%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.8.</span> <span class="toc-text">Verilog-结构语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.9.</span> <span class="toc-text">Verilog-赋值语句</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Verilog-%E6%9D%A1%E4%BB%B6%E8%AF%AD%E5%8F%A5"><span class="toc-number">2.10.</span> <span class="toc-text">Verilog-条件语句</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/add.html" title="嵌入式linux mp157 烧写TF-A"><img src="https://tse3-mm.cn.bing.net/th/id/OIP-C.nzZHvPW4TzWzHEnMhVZLsgHaEK?pid=ImgDet&amp;rs=1" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="嵌入式linux mp157 烧写TF-A"/></a><div class="content"><a class="title" href="/add.html" title="嵌入式linux mp157 烧写TF-A">嵌入式linux mp157 烧写TF-A</a><time datetime="2023-06-13T08:34:55.000Z" title="发表于 2023-06-13 16:34:55">2023-06-13</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/add.html" title="docker 部署 clash"><img src="https://tse3-mm.cn.bing.net/th/id/OIP-C.nzZHvPW4TzWzHEnMhVZLsgHaEK?pid=ImgDet&amp;rs=1" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="docker 部署 clash"/></a><div class="content"><a class="title" href="/add.html" title="docker 部署 clash">docker 部署 clash</a><time datetime="2023-06-11T07:55:19.000Z" title="发表于 2023-06-11 15:55:19">2023-06-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/add.html" title="docker 部署 ipsec 服务器"><img src="https://tse3-mm.cn.bing.net/th/id/OIP-C.nzZHvPW4TzWzHEnMhVZLsgHaEK?pid=ImgDet&amp;rs=1" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="docker 部署 ipsec 服务器"/></a><div class="content"><a class="title" href="/add.html" title="docker 部署 ipsec 服务器">docker 部署 ipsec 服务器</a><time datetime="2023-06-11T07:52:10.000Z" title="发表于 2023-06-11 15:52:10">2023-06-11</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/docker.html" title="docker 部署openwrt 做旁路由"><img src="https://tse3-mm.cn.bing.net/th/id/OIP-C.nzZHvPW4TzWzHEnMhVZLsgHaEK?pid=ImgDet&amp;rs=1" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="docker 部署openwrt 做旁路由"/></a><div class="content"><a class="title" href="/docker.html" title="docker 部署openwrt 做旁路由">docker 部署openwrt 做旁路由</a><time datetime="2023-06-10T11:16:59.000Z" title="发表于 2023-06-10 19:16:59">2023-06-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/clash-1.html" title="ubuntu server 搭建clash服务"><img src="https://s1.ax1x.com/2023/06/06/pCiJbVK.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="ubuntu server 搭建clash服务"/></a><div class="content"><a class="title" href="/clash-1.html" title="ubuntu server 搭建clash服务">ubuntu server 搭建clash服务</a><time datetime="2023-05-31T12:39:17.000Z" title="发表于 2023-05-31 20:39:17">2023-05-31</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2020 - 2023 By 侯昌虎</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside_config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>(()=>{
  const init = () => {
    twikoo.init(Object.assign({
      el: '#twikoo-wrap',
      envId: 'https://laohu.zeabur.app',
      region: '',
      onCommentLoaded: function () {
        btf.loadLightbox(document.querySelectorAll('#twikoo .tk-content img:not(.tk-owo-emotion)'))
      }
    }, null))
  }

  const getCount = () => {
    const countELement = document.getElementById('twikoo-count')
    if(!countELement) return
    twikoo.getCommentsCount({
      envId: 'https://laohu.zeabur.app',
      region: '',
      urls: [window.location.pathname],
      includeReply: false
    }).then(function (res) {
      countELement.textContent = res[0].count
    }).catch(function (err) {
      console.error(err);
    });
  }

  const runFn = () => {
    init()
    
  }

  const loadTwikoo = () => {
    if (typeof twikoo === 'object') {
      setTimeout(runFn,0)
      return
    } 
    getScript('https://cdn.jsdelivr.net/npm/twikoo/dist/twikoo.all.min.js').then(runFn)
  }

  if ('Twikoo' === 'Twikoo' || !false) {
    if (false) btf.loadComment(document.getElementById('twikoo-wrap'), loadTwikoo)
    else loadTwikoo()
  } else {
    window.loadOtherComment = () => {
      loadTwikoo()
    }
  }
})()</script></div><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script></div></body></html>