{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618818035919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618818035924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 19 09:40:35 2021 " "Processing started: Mon Apr 19 09:40:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618818035924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818035924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_TX -c UART_TX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818035924 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618818036417 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618818036417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618818044779 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618818044779 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618818044779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-bhv " "Found design unit 1: uart_tx-bhv" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618818044781 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618818044781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_TX " "Elaborating entity \"UART_TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1618818044812 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UART_TX.vhd(33) " "VHDL Process Statement warning at UART_TX.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618818044813 "|UART_TX"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_en UART_TX.vhd(47) " "VHDL Process Statement warning at UART_TX.vhd(47): signal \"tx_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618818044813 "|UART_TX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx UART_TX.vhd(40) " "VHDL Process Statement warning at UART_TX.vhd(40): inferring latch(es) for signal or variable \"tx\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618818044813 "|UART_TX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tx_rdy UART_TX.vhd(40) " "VHDL Process Statement warning at UART_TX.vhd(40): inferring latch(es) for signal or variable \"tx_rdy\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618818044813 "|UART_TX"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_estado UART_TX.vhd(40) " "VHDL Process Statement warning at UART_TX.vhd(40): inferring latch(es) for signal or variable \"sig_estado\", which holds its previous value in one or more paths through the process" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_estado.stop UART_TX.vhd(40) " "Inferred latch for \"sig_estado.stop\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_estado.bittx UART_TX.vhd(40) " "Inferred latch for \"sig_estado.bittx\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_estado.start UART_TX.vhd(40) " "Inferred latch for \"sig_estado.start\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_estado.idle UART_TX.vhd(40) " "Inferred latch for \"sig_estado.idle\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_rdy UART_TX.vhd(40) " "Inferred latch for \"tx_rdy\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx UART_TX.vhd(40) " "Inferred latch for \"tx\" at UART_TX.vhd(40)" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818044814 "|UART_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:CLK0 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:CLK0\"" {  } { { "UART_TX.vhd" "CLK0" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618818044819 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset clk_div.vhd(15) " "VHDL Process Statement warning at clk_div.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/clk_div.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1618818044819 "|UART_TX|clk_div:CLK0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx VCC " "Pin \"tx\" is stuck at VCC" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618818045244 "|uart_tx|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_rdy VCC " "Pin \"tx_rdy\" is stuck at VCC" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1618818045244 "|uart_tx|tx_rdy"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1618818045244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1618818045246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1618818045384 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618818045384 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[0\] " "No output dependent on input pin \"tx_data\[0\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[1\] " "No output dependent on input pin \"tx_data\[1\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[2\] " "No output dependent on input pin \"tx_data\[2\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[3\] " "No output dependent on input pin \"tx_data\[3\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[4\] " "No output dependent on input pin \"tx_data\[4\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[5\] " "No output dependent on input pin \"tx_data\[5\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[6\] " "No output dependent on input pin \"tx_data\[6\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[7\] " "No output dependent on input pin \"tx_data\[7\]\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_en " "No output dependent on input pin \"tx_en\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|tx_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_i " "No output dependent on input pin \"clk_i\"" {  } { { "UART_TX.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_9/UART_TX.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1618818045419 "|uart_tx|clk_i"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1618818045419 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1618818045419 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1618818045419 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1618818045419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1618818045434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 19 09:40:45 2021 " "Processing ended: Mon Apr 19 09:40:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1618818045434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1618818045434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1618818045434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1618818045434 ""}
