Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jul 18 16:40:31 2018
| Host         : nonordon-pc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vending_machine_timing_summary_routed.rpt -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.489        0.000                      0                  406        0.204        0.000                      0                  406        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.489        0.000                      0                  406        0.204        0.000                      0                  406        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.396ns (28.193%)  route 3.556ns (71.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.967    10.028    btnd/debouncer3/counter
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.438    14.779    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
                         clock pessimism              0.297    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X14Y21         FDRE (Setup_fdre_C_R)       -0.524    14.517    btnd/debouncer3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.396ns (28.193%)  route 3.556ns (71.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.967    10.028    btnd/debouncer3/counter
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.438    14.779    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[1]/C
                         clock pessimism              0.297    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X14Y21         FDRE (Setup_fdre_C_R)       -0.524    14.517    btnd/debouncer3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.396ns (28.193%)  route 3.556ns (71.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.967    10.028    btnd/debouncer3/counter
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.438    14.779    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[2]/C
                         clock pessimism              0.297    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X14Y21         FDRE (Setup_fdre_C_R)       -0.524    14.517    btnd/debouncer3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.952ns  (logic 1.396ns (28.193%)  route 3.556ns (71.807%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.967    10.028    btnd/debouncer3/counter
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.438    14.779    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[3]/C
                         clock pessimism              0.297    15.076    
                         clock uncertainty           -0.035    15.041    
    SLICE_X14Y21         FDRE (Setup_fdre_C_R)       -0.524    14.517    btnd/debouncer3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.396ns (29.018%)  route 3.415ns (70.982%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.826     9.887    btnd/debouncer3/counter
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.436    14.777    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[4]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.524    14.492    btnd/debouncer3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.396ns (29.018%)  route 3.415ns (70.982%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.826     9.887    btnd/debouncer3/counter
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.436    14.777    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[5]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.524    14.492    btnd/debouncer3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.396ns (29.018%)  route 3.415ns (70.982%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.826     9.887    btnd/debouncer3/counter
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.436    14.777    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[6]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.524    14.492    btnd/debouncer3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.396ns (29.018%)  route 3.415ns (70.982%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.826     9.887    btnd/debouncer3/counter
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.436    14.777    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y22         FDRE                                         r  btnd/debouncer3/counter_reg[7]/C
                         clock pessimism              0.274    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X14Y22         FDRE (Setup_fdre_C_R)       -0.524    14.492    btnd/debouncer3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.396ns (29.979%)  route 3.261ns (70.021%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.672     9.733    btnd/debouncer3/counter
    SLICE_X14Y24         FDRE                                         r  btnd/debouncer3/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.433    14.774    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  btnd/debouncer3/counter_reg[12]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.524    14.489    btnd/debouncer3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 btnd/debouncer3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 1.396ns (29.979%)  route 3.261ns (70.021%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.555     5.076    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  btnd/debouncer3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  btnd/debouncer3/counter_reg[0]/Q
                         net (fo=3, routed)           1.282     6.876    btnd/debouncer3/counter_reg[0]
    SLICE_X10Y23         LUT3 (Prop_lut3_I0_O)        0.124     7.000 r  btnd/debouncer3/counter1_carry_i_4__2/O
                         net (fo=1, routed)           0.000     7.000    btnd/debouncer3/counter1_carry_i_4__2_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.513 r  btnd/debouncer3/counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.513    btnd/debouncer3/counter1_carry_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.630 r  btnd/debouncer3/counter1_carry__0/CO[3]
                         net (fo=2, routed)           1.307     8.937    btnd/debouncer3/counter1
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.124     9.061 r  btnd/debouncer3/counter[0]_i_1__2/O
                         net (fo=23, routed)          0.672     9.733    btnd/debouncer3/counter
    SLICE_X14Y24         FDRE                                         r  btnd/debouncer3/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.433    14.774    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X14Y24         FDRE                                         r  btnd/debouncer3/counter_reg[13]/C
                         clock pessimism              0.274    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X14Y24         FDRE (Setup_fdre_C_R)       -0.524    14.489    btnd/debouncer3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                          -9.733    
  -------------------------------------------------------------------
                         slack                                  4.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 row_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.166%)  route 0.123ns (42.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y28          FDSE                                         r  row_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164     1.603 r  row_reg[3]/Q
                         net (fo=3, routed)           0.123     1.726    row_reg_n_0_[3]
    SLICE_X9Y28          FDCE                                         r  displayVal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X9Y28          FDCE                                         r  displayVal_reg[11]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X9Y28          FDCE (Hold_fdce_C_D)         0.070     1.522    displayVal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 row_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.720%)  route 0.125ns (43.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X8Y28          FDSE                                         r  row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDSE (Prop_fdse_C_Q)         0.164     1.603 r  row_reg[1]/Q
                         net (fo=3, routed)           0.125     1.728    row_reg_n_0_[1]
    SLICE_X8Y27          FDCE                                         r  displayVal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.823     1.950    clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayVal_reg[9]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X8Y27          FDCE (Hold_fdce_C_D)         0.063     1.515    displayVal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 col_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayVal_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.686%)  route 0.125ns (43.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X8Y29          FDSE                                         r  col_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y29          FDSE (Prop_fdse_C_Q)         0.164     1.604 r  col_reg[0]/Q
                         net (fo=3, routed)           0.125     1.729    col_reg_n_0_[0]
    SLICE_X9Y29          FDCE                                         r  displayVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X9Y29          FDCE                                         r  displayVal_reg[0]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X9Y29          FDCE (Hold_fdce_C_D)         0.046     1.499    displayVal_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ledo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.797%)  route 0.167ns (54.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  ledo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ledo_reg[7]/Q
                         net (fo=1, routed)           0.167     1.776    lede/ledo_reg[15][7]
    SLICE_X2Y26          FDRE                                         r  lede/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.851     1.978    lede/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  lede/led_reg[7]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDRE (Hold_fdre_C_D)         0.063     1.542    lede/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ledo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.415%)  route 0.168ns (50.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.588     1.471    clk_IBUF_BUFG
    SLICE_X2Y31          FDCE                                         r  ledo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  ledo_reg[1]/Q
                         net (fo=1, routed)           0.168     1.803    lede/ledo_reg[15][1]
    SLICE_X2Y33          FDRE                                         r  lede/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.859     1.986    lede/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  lede/led_reg[1]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y33          FDRE (Hold_fdre_C_D)         0.059     1.546    lede/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 ledo_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lede/led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.814%)  route 0.186ns (53.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.558     1.441    clk_IBUF_BUFG
    SLICE_X8Y30          FDCE                                         r  ledo_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.164     1.605 r  ledo_reg[11]/Q
                         net (fo=1, routed)           0.186     1.791    lede/ledo_reg[15][8]
    SLICE_X12Y30         FDRE                                         r  lede/led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.826     1.953    lede/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  lede/led_reg[11]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X12Y30         FDRE (Hold_fdre_C_D)         0.059     1.534    lede/led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 btnd/debouncer0/val2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer0/val3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.835%)  route 0.145ns (53.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.556     1.439    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  btnd/debouncer0/val2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  btnd/debouncer0/val2_reg/Q
                         net (fo=4, routed)           0.145     1.712    btnd/debouncer0/val2
    SLICE_X13Y21         FDRE                                         r  btnd/debouncer0/val3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.824     1.951    btnd/debouncer0/clk_IBUF_BUFG
    SLICE_X13Y21         FDRE                                         r  btnd/debouncer0/val3_reg/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDRE (Hold_fdre_C_D)         0.012     1.451    btnd/debouncer0/val3_reg
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.175     1.776    btnd/debouncer3/in0[0]
    SLICE_X8Y26          LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  btnd/debouncer3/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.821    btnd_n_2
    SLICE_X8Y26          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.821     1.948    clk_IBUF_BUFG
    SLICE_X8Y26          FDCE                                         r  FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X8Y26          FDCE (Hold_fdce_C_D)         0.120     1.557    FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btnd/debouncer3/output_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer3/output_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.554     1.437    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  btnd/debouncer3/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  btnd/debouncer3/output_reg/Q
                         net (fo=3, routed)           0.175     1.776    btnd/debouncer3/submit
    SLICE_X12Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  btnd/debouncer3/output_i_1__2/O
                         net (fo=1, routed)           0.000     1.821    btnd/debouncer3/output_i_1__2_n_0
    SLICE_X12Y26         FDRE                                         r  btnd/debouncer3/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.821     1.948    btnd/debouncer3/clk_IBUF_BUFG
    SLICE_X12Y26         FDRE                                         r  btnd/debouncer3/output_reg/C
                         clock pessimism             -0.511     1.437    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.120     1.557    btnd/debouncer3/output_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 btnd/debouncer2/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd/debouncer2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    btnd/debouncer2/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  btnd/debouncer2/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  btnd/debouncer2/counter_reg[3]/Q
                         net (fo=3, routed)           0.120     1.729    btnd/debouncer2/counter_reg[3]
    SLICE_X5Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  btnd/debouncer2/counter_reg[0]_i_3__1/O[3]
                         net (fo=1, routed)           0.000     1.837    btnd/debouncer2/counter_reg[0]_i_3__1_n_4
    SLICE_X5Y19          FDRE                                         r  btnd/debouncer2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    btnd/debouncer2/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  btnd/debouncer2/counter_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.105     1.573    btnd/debouncer2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y26    FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   btnd/debouncer0/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   btnd/debouncer0/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   btnd/debouncer0/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y15   btnd/debouncer0/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   btnd/debouncer0/counter_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   btnd/debouncer0/counter_reg[21]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   sevsege/count_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   sevsege/count_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   sevsege/count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   sevsege/count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y35   sevsege/count_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   sevsege/count_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   sevsege/count_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   sevsege/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y36   sevsege/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y37   sevsege/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   btnd/debouncer0/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   btnd/debouncer0/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   btnd/debouncer0/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   btnd/debouncer0/counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   btnd/debouncer0/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y20   btnd/debouncer0/counter_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y16   btnd/debouncer0/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btnd/debouncer1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btnd/debouncer1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    btnd/debouncer1/counter_reg[3]/C



