

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221'
================================================================
* Date:           Fri Mar 10 17:36:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.544 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_476_2  |       84|       84|         5|          4|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     128|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     159|    -|
|Register         |        -|    -|      80|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      80|     287|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln476_fu_192_p2   |         +|   0|  0|  13|           5|           1|
    |add_ln48_1_fu_312_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln48_2_fu_322_p2  |         +|   0|  0|  16|           9|           2|
    |add_ln48_3_fu_342_p2  |         +|   0|  0|  16|           9|           3|
    |add_ln48_4_fu_352_p2  |         +|   0|  0|  16|           9|           3|
    |add_ln48_5_fu_362_p2  |         +|   0|  0|  16|           9|           3|
    |add_ln48_fu_241_p2    |         +|   0|  0|  16|           9|           1|
    |icmp_ln476_fu_186_p2  |      icmp|   0|  0|   9|           5|           5|
    |or_ln48_fu_332_p2     |        or|   0|  0|   8|           8|           3|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 128|          73|          25|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          5|    1|          5|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_36        |   9|          2|    5|         10|
    |buf_r_address0               |  21|          5|   10|         50|
    |buf_r_address1               |  21|          5|   10|         50|
    |buf_r_d0                     |  21|          5|    8|         40|
    |buf_r_d1                     |  21|          5|    8|         40|
    |i_fu_82                      |   9|          2|    5|         10|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 159|         37|   51|        213|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  4|   0|    4|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |i_36_reg_384                 |  5|   0|    5|          0|
    |i_fu_82                      |  5|   0|    5|          0|
    |icmp_ln476_reg_389           |  1|   0|    1|          0|
    |or_ln48_s_reg_398            |  7|   0|    8|          1|
    |trunc_ln48_1_reg_412         |  8|   0|    8|          0|
    |trunc_ln48_2_reg_417         |  8|   0|    8|          0|
    |trunc_ln48_3_reg_422         |  8|   0|    8|          0|
    |trunc_ln48_4_reg_427         |  8|   0|    8|          0|
    |trunc_ln48_5_reg_432         |  8|   0|    8|          0|
    |trunc_ln48_6_reg_437         |  8|   0|    8|          0|
    |zext_ln48_reg_403            |  7|   0|    9|          2|
    +-----------------------------+---+----+-----+-----------+
    |Total                        | 80|   0|   83|          3|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                            Source Object                           |    C Type    |
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221|  return value|
|state_s_address0  |  out|    5|   ap_memory|                                                             state_s|         array|
|state_s_ce0       |  out|    1|   ap_memory|                                                             state_s|         array|
|state_s_q0        |   in|   64|   ap_memory|                                                             state_s|         array|
|trunc_ln367_1     |   in|    2|     ap_none|                                                       trunc_ln367_1|        scalar|
|buf_r_address0    |  out|   10|   ap_memory|                                                               buf_r|         array|
|buf_r_ce0         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_we0         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_d0          |  out|    8|   ap_memory|                                                               buf_r|         array|
|buf_r_address1    |  out|   10|   ap_memory|                                                               buf_r|         array|
|buf_r_ce1         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_we1         |  out|    1|   ap_memory|                                                               buf_r|         array|
|buf_r_d1          |  out|    8|   ap_memory|                                                               buf_r|         array|
+------------------+-----+-----+------------+--------------------------------------------------------------------+--------------+

