;redcode
;assert 1
	SPL 0, 2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	CMP 121, 1
	SUB #12, @0
	SUB @127, 106
	SUB 12, @10
	SPL @12, #0
	MOV 121, 0
	SPL @72, #206
	MOV -7, <-20
	JMZ 0, <2
	SUB 121, 106
	SLT 1, <-1
	MOV 12, @10
	SPL @12, #2
	MOV -1, <-800
	ADD 270, 66
	SPL <127, 106
	JMP @12, #0
	SPL 12, #10
	SUB -207, <-120
	ADD 0, 9
	SUB 121, 102
	SUB @600, @80
	SUB @-127, 100
	SUB 210, 60
	SUB @-127, 100
	SUB -207, <-120
	SUB @127, 106
	SUB -207, <-120
	MOV @12, @10
	SUB #12, @0
	MOV 12, @10
	MOV 12, @10
	ADD 12, @610
	MOV -7, <-20
	ADD 12, @610
	SUB #12, @0
	MOV 12, @10
	SUB #12, @0
	SUB #12, @0
	MOV 21, 1
	SPL 0, 2
	MOV -7, <-20
	SUB #72, @206
	MOV -7, <-20
	JMN @127, 106
