Coverage Report by instance with details

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         0        10     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =       0.00% (0 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                         5     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                          5             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                         5     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                          5             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         0        34     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           0           0        0.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       0.00% (0 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         0        10     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =       0.00% (0 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                         5     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                          5             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                         5     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                          5             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         0        34     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_0_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           0           0        0.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       0.00% (0 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         0        10     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =       0.00% (0 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                         5     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                          5             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                         5     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                          5             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         0        34     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           0           0        0.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       0.00% (0 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         0        10     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =       0.00% (0 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                         5     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                          5             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                         5     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                          5             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         0        34     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_1_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           0           0        0.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       0.00% (0 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         0         4     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          0 
Untoggled Node Count =          2 

Toggle Coverage      =       0.00% (0 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         0         5     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)

----------------Focused Expression View-----------------
Line       25 Item    1  (w_equal_high & w_equal_low)
Expression totals: 0 of 2 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'
   w_equal_low         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_equal_high_0        w_equal_low                   
  Row   2:          5  w_equal_high_1        w_equal_low                   
  Row   3:    ***0***  w_equal_low_0         w_equal_high                  
  Row   4:          5  w_equal_low_1         w_equal_high                  


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         0        12     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           0           0        0.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          0 
Untoggled Node Count =          6 

Toggle Coverage      =       0.00% (0 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         0        10     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           0           0        0.00 
                                       w_equal_low           0           0        0.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          0 
Untoggled Node Count =          5 

Toggle Coverage      =       0.00% (0 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                         5     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                          5             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                         5     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                          5             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34         0        34     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1/CAS_2_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           0           0        0.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          0 
Untoggled Node Count =         17 

Toggle Coverage      =       0.00% (0 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_4_UNIT_1
=== Design Unit: work.Bitonic_Block4
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        224         0       224     0.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_4_UNIT_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     o_data_0[0-7]           0           0        0.00 
                                     o_data_1[0-7]           0           0        0.00 
                                     o_data_2[0-7]           0           0        0.00 
                                     o_data_3[0-7]           0           0        0.00 
                               w_data_max_0_0[0-7]           0           0        0.00 
                               w_data_max_0_1[0-7]           0           0        0.00 
                               w_data_max_1_0[0-7]           0           0        0.00 
                               w_data_max_1_1[0-7]           0           0        0.00 
                               w_data_max_2_0[0-7]           0           0        0.00 
                               w_data_min_0_0[0-7]           0           0        0.00 
                               w_data_min_0_1[0-7]           0           0        0.00 
                               w_data_min_1_0[0-7]           0           0        0.00 
                               w_data_min_1_1[0-7]           0           0        0.00 
                               w_data_min_2_0[0-7]           0           0        0.00 

Total Node Count     =        112 
Toggled Node Count   =          0 
Untoggled Node Count =        112 

Toggle Coverage      =       0.00% (0 of 224 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         5         7    41.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          2 
Untoggled Node Count =          4 

Toggle Coverage      =      41.66% (5 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         3         7    30.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           5           0       50.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          1 
Untoggled Node Count =          4 

Toggle Coverage      =      30.00% (3 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                       990     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                        990             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                       990     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                        990             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        16        18    47.05%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      47.05% (16 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         5         7    41.66%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           0       50.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          2 
Untoggled Node Count =          4 

Toggle Coverage      =      41.66% (5 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         3         7    30.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           5           0       50.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          1 
Untoggled Node Count =          4 

Toggle Coverage      =      30.00% (3 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                      1115     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                       1115             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                      1115     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                       1115             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        16        18    47.05%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      47.05% (16 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         4         6    40.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          2 
Untoggled Node Count =          3 

Toggle Coverage      =      40.00% (4 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                      1170     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                       1170             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                      1170     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                       1170             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        16        18    47.05%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      47.05% (16 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_low --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         0         4     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 0 of 4 input terms covered = 0.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  No hits                  Hit '_0' and '_1'
  w_i_data[0][0]         N  No hits                  Hit '_0' and '_1'
  w_i_data[1][0]         N  '_1' not hit             Hit '_1'
  w_i_data[1][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:    ***0***  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:    ***0***  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:    ***0***  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:    ***0***  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                          4         2         2    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 

Total Node Count     =          2 
Toggled Node Count   =          1 
Untoggled Node Count =          1 

Toggle Coverage      =      50.00% (2 of 4 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         2         3    40.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12         6         6    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           5      100.00 
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          6 
Toggled Node Count   =          3 
Untoggled Node Count =          3 

Toggle Coverage      =      50.00% (6 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         0         3     0.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 0 of 3 input terms covered = 0.00%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
   w_less_high         N  '_1' not hit             Hit '_1'
  w_equal_high         N  No hits                  Hit '_0' and '_1'
    w_less_low         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:    ***0***  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:    ***0***  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:    ***0***  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         4         6    40.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           0        0.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           0        0.00 
                                        w_less_low           0           0        0.00 

Total Node Count     =          5 
Toggled Node Count   =          2 
Untoggled Node Count =          3 

Toggle Coverage      =      40.00% (4 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         2         2    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/Compare_and_Swap_unit.sv
------------------------------------IF Branch------------------------------------
    30                                       960     Count coming in to IF
    30              1                    ***0***             assign o_data_max = w_compare ? i_data_b : i_data_a;
    30              2                        960             assign o_data_max = w_compare ? i_data_b : i_data_a;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                       960     Count coming in to IF
    31              1                    ***0***             assign o_data_min = w_compare ? i_data_a : i_data_b;
    31              2                        960             assign o_data_min = w_compare ? i_data_a : i_data_b;
Branch totals: 1 hit of 2 branches = 50.00%


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        16        18    47.05%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_0_3 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           0        0.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      47.05% (16 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)



Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         12        10         2    83.33%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT/u_high --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                           o_equal           5           0       50.00 
                                            o_less           0           5       50.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           5           5      100.00 
                                        w_less_low           5           5      100.00 

Total Node Count     =          6 
Toggled Node Count   =          4 
Untoggled Node Count =          2 

Toggle Coverage      =      83.33% (10 of 12 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         7         3    70.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           5       50.00 
                                      w_equal_high           5           0       50.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           0           5       50.00 
                                        w_less_low           5           5      100.00 

Total Node Count     =          5 
Toggled Node Count   =          2 
Untoggled Node Count =          3 

Toggle Coverage      =      70.00% (7 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        17        17    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           5       50.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (17 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           5       50.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           5           5      100.00 
                                        w_less_low           5           5      100.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        17        17    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           5       50.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (17 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        18        16    52.94%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_1_2 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           5           5      100.00 

Total Node Count     =         17 
Toggled Node Count   =          9 
Untoggled Node Count =          8 

Toggle Coverage      =      52.94% (18 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 3 of 4 input terms covered = 75.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:          5  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)


Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         10         9         1    90.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0/COMP_UNIT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                            o_less           0           5       50.00 
                                      w_equal_high           5           5      100.00 
                                       w_equal_low           5           5      100.00 
                                       w_less_high           5           5      100.00 
                                        w_less_low           5           5      100.00 

Total Node Count     =          5 
Toggled Node Count   =          4 
Untoggled Node Count =          1 

Toggle Coverage      =      90.00% (9 of 10 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        17        17    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           0           5       50.00 

Total Node Count     =         17 
Toggled Node Count   =          8 
Untoggled Node Count =          9 

Toggle Coverage      =      50.00% (17 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 3 of 4 input terms covered = 75.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:          5  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 3 of 4 input terms covered = 75.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:          5  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         3         1    75.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 3 of 4 input terms covered = 75.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:          5  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        18        16    52.94%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_2_1 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           5           5      100.00 

Total Node Count     =         17 
Toggled Node Count   =          9 
Untoggled Node Count =          8 

Toggle Coverage      =      52.94% (18 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high/u_low
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high/u_low --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high/u_high
=== Design Unit: work.COMP_2bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      4         2         2    50.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_2bit.sv
----------------Focused Expression View-----------------
Line       9 Item    1  ((((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) | (~w_i_data[0][1] & w_i_data[1][1]))
Expression totals: 2 of 4 input terms covered = 50.00%

      Input Term   Covered  Reason for no coverage   Hint
     -----------  --------  -----------------------  --------------
  w_i_data[0][1]         N  '_1' not hit             Hit '_1'
  w_i_data[0][0]         N  '_1' not hit             Hit '_1'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_i_data[0][1]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   2:    ***0***  w_i_data[0][1]_1      (~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && w_i_data[1][1])
  Row   3:          5  w_i_data[0][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && w_i_data[1][1])
  Row   4:    ***0***  w_i_data[0][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && ~w_i_data[0][1]), (~(~w_i_data[0][1] & w_i_data[1][1]) && w_i_data[1][0] && w_i_data[1][1])
  Row   5:          5  w_i_data[1][0]_0      (~(~w_i_data[0][1] & w_i_data[1][1]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   6:          5  w_i_data[1][0]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0]) && (w_i_data[0][1] ~| w_i_data[0][0])), (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && (~w_i_data[0][0] & w_i_data[1][1]))
  Row   7:          5  w_i_data[1][1]_0      (~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])
  Row   8:          5  w_i_data[1][1]_1      (~(~w_i_data[0][1] & w_i_data[1][1]) && ~((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) && w_i_data[1][0] && ~w_i_data[0][0]), (~(((w_i_data[0][1] ~| w_i_data[0][0]) & w_i_data[1][0]) | ((~w_i_data[0][0] & w_i_data[1][1]) & w_i_data[1][0])) && ~w_i_data[0][1])



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high
=== Design Unit: work.COMP_4bit
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      5         4         1    80.00%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT/u_high --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_4bit.sv
----------------Focused Expression View-----------------
Line       24 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)




=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT
=== Design Unit: work.COMP_less
=================================================================================
Expression Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Expressions                      3         2         1    66.66%

================================Expression Details================================

Expression Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0/COMP_UNIT --

  File /home/noname/Documents/project_tiny/Ex3/02_rtl/Question6/COMP_less.sv
----------------Focused Expression View-----------------
Line       25 Item    1  (w_less_high | (w_equal_high & w_less_low))
Expression totals: 2 of 3 input terms covered = 66.66%

    Input Term   Covered  Reason for no coverage   Hint
   -----------  --------  -----------------------  --------------
  w_equal_high         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target            Non-masking condition(s)      
 ---------  ---------  --------------------  -------------------------     
  Row   1:          5  w_less_high_0         ~(w_equal_high & w_less_low)  
  Row   2:          5  w_less_high_1         ~(w_equal_high & w_less_low)  
  Row   3:    ***0***  w_equal_high_0        (~w_less_high && w_less_low)  
  Row   4:          5  w_equal_high_1        (~w_less_high && w_less_low)  
  Row   5:          5  w_less_low_0          (~w_less_high && w_equal_high)
  Row   6:          5  w_less_low_1          (~w_less_high && w_equal_high)



=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0
=== Design Unit: work.Compare_and_Swap_unit
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                         34        18        16    52.94%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0/CAS_3_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                   o_data_max[0-7]           5           5      100.00 
                                   o_data_min[0-7]           0           0        0.00 
                                         w_compare           5           5      100.00 

Total Node Count     =         17 
Toggled Node Count   =          9 
Untoggled Node Count =          8 

Toggle Coverage      =      52.94% (18 of 34 bins)

=================================================================================
=== Instance: /tb_Question6/DUT/BN_8_UNIT_0
=== Design Unit: work.Bitonic_Block8
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        448       224       224    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT/BN_8_UNIT_0 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                     o_data_0[0-7]           5           5      100.00 
                                     o_data_1[0-7]           5           5      100.00 
                                     o_data_2[0-7]           5           5      100.00 
                                     o_data_3[0-7]           5           5      100.00 
                                     o_data_4[0-7]           0           0        0.00 
                                     o_data_5[0-7]           0           0        0.00 
                                     o_data_6[0-7]           0           0        0.00 
                                     o_data_7[0-7]           0           0        0.00 
                               w_data_max_0_0[0-7]           5           5      100.00 
                               w_data_max_0_1[0-7]           5           5      100.00 
                               w_data_max_0_2[0-7]           5           5      100.00 
                               w_data_max_0_3[0-7]           5           5      100.00 
                               w_data_max_1_0[0-7]           5           5      100.00 
                               w_data_max_1_1[0-7]           5           5      100.00 
                               w_data_max_1_2[0-7]           5           5      100.00 
                               w_data_max_2_0[0-7]           5           5      100.00 
                               w_data_max_2_1[0-7]           5           5      100.00 
                               w_data_max_3_0[0-7]           5           5      100.00 
                               w_data_min_0_0[0-7]           0           0        0.00 
                               w_data_min_0_1[0-7]           0           0        0.00 
                               w_data_min_0_2[0-7]           0           0        0.00 
                               w_data_min_0_3[0-7]           0           0        0.00 
                               w_data_min_1_0[0-7]           0           0        0.00 
                               w_data_min_1_1[0-7]           0           0        0.00 
                               w_data_min_1_2[0-7]           0           0        0.00 
                               w_data_min_2_0[0-7]           0           0        0.00 
                               w_data_min_2_1[0-7]           0           0        0.00 
                               w_data_min_3_0[0-7]           0           0        0.00 

Total Node Count     =        224 
Toggled Node Count   =        112 
Untoggled Node Count =        112 

Toggle Coverage      =      50.00% (224 of 448 bins)

=================================================================================
=== Instance: /tb_Question6/DUT
=== Design Unit: work.Bitonic_Sort
=================================================================================
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        128        64        64    50.00%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6/DUT --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                    o_sorted[0-31]           5           5      100.00 
                                   o_sorted[32-63]           0           0        0.00 

Total Node Count     =         64 
Toggled Node Count   =         32 
Untoggled Node Count =         32 

Toggle Coverage      =      50.00% (64 of 128 bins)

=================================================================================
=== Instance: /tb_Question6
=== Design Unit: work.tb_Question6
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        12         6         6    50.00%

================================Branch Details================================

Branch Coverage for instance /tb_Question6

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/03_verif/DUT/Question6/tb_Question6.sv
------------------------------------IF Branch------------------------------------
    30                                     42840     Count coming in to IF
    30              1                    ***0***                     if (!f_is_acs) begin
    36              1                      42840                     end else begin
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    31                                   ***0***     Count coming in to IF
    31              1                    ***0***                         if (arr[j] > arr[j+1]) begin
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    117                                        5     Count coming in to IF
    117             1                          5             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
    117             2                    ***0***             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    133                                        5     Count coming in to IF
    133             1                          5             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
    133             2                    ***0***             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    149                                      500     Count coming in to IF
    149             1                        500             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
    149             2                    ***0***             test_pass  = (f_ARR_sorted(IS_ASC, i_data) == o_data) ? test_pass + 1 : test_pass;
Branch totals: 1 hit of 2 branches = 50.00%


Condition Coverage:
    Enabled Coverage              Bins   Covered    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Conditions                       5         1         4    20.00%

================================Condition Details================================

Condition Coverage for instance /tb_Question6 --

  File /home/noname/Documents/project_tiny/Ex3/03_verif/DUT/Question6/tb_Question6.sv
----------------Focused Condition View-------------------
Line       31 Item    1  (arr[j] > arr[j+1])
Condition totals: 0 of 1 input term covered = 0.00%

           Input Term   Covered  Reason for no coverage   Hint
          -----------  --------  -----------------------  --------------
  (arr[j] > arr[j+1])         N  No hits                  Hit '_0' and '_1'

     Rows:       Hits  FEC Target             Non-masking condition(s)      
 ---------  ---------  --------------------   -------------------------     
  Row   1:    ***0***  (arr[j] > arr[j+1])_0  -                             
  Row   2:    ***0***  (arr[j] > arr[j+1])_1  -                             


----------------Focused Condition View-------------------
Line       117 Item    1  (f_ARR_sorted(1,i_data) == o_data)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (f_ARR_sorted(1,i_data) == o_data)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (f_ARR_sorted(1,i_data) == o_data)_0  -                             
  Row   2:          5  (f_ARR_sorted(1,i_data) == o_data)_1  -                             

----------------Focused Condition View-------------------
Line       133 Item    1  (f_ARR_sorted(1,i_data) == o_data)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (f_ARR_sorted(1,i_data) == o_data)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (f_ARR_sorted(1,i_data) == o_data)_0  -                             
  Row   2:          5  (f_ARR_sorted(1,i_data) == o_data)_1  -                             

----------------Focused Condition View-------------------
Line       149 Item    1  (f_ARR_sorted(1,i_data) == o_data)
Condition totals: 0 of 1 input term covered = 0.00%

                          Input Term   Covered  Reason for no coverage   Hint
                         -----------  --------  -----------------------  --------------
  (f_ARR_sorted(1,i_data) == o_data)         N  '_0' not hit             Hit '_0'

     Rows:       Hits  FEC Target                            Non-masking condition(s)      
 ---------  ---------  --------------------                  -------------------------     
  Row   1:    ***0***  (f_ARR_sorted(1,i_data) == o_data)_0  -                             
  Row   2:          5  (f_ARR_sorted(1,i_data) == o_data)_1  -                             


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      81        78         3    96.29%

================================Statement Details================================

Statement Coverage for instance /tb_Question6 --

    Line         Item                      Count     Source 
    ----         ----                      -----     ------ 
  File /home/noname/Documents/project_tiny/Ex3/03_verif/DUT/Question6/tb_Question6.sv
    32              1                             temp     = arr[j];
    33              1                             arr[j]   = arr[j+1];
    34              1                             arr[j+1] = temp;
Toggle Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Toggles                        388       157       231    40.46%

================================Toggle Details================================

Toggle Coverage for instance /tb_Question6 --

                                              Node      1H->0L      0L->1H  "Coverage"
                                              ---------------------------------------
                                             i_clk           5           5      100.00 
                                      i_data[0-31]           5           5      100.00 
                                     i_data[32-63]           0           0        0.00 
                                           i_rst_n           0           5       50.00 
                                      o_data[0-31]           5           5      100.00 
                                     o_data[32-63]           0           0        0.00 
                                   test_count[0-5]           5           5      100.00 
                                     test_count[6]           0           5       50.00 
                                  test_count[7-31]           0           0        0.00 
                                    test_pass[0-5]           5           5      100.00 
                                      test_pass[6]           0           5       50.00 
                                   test_pass[7-31]           0           0        0.00 

Total Node Count     =        194 
Toggled Node Count   =         77 
Untoggled Node Count =        117 

Toggle Coverage      =      40.46% (157 of 388 bins)


Total Coverage By Instance (filtered view): 45.37%

