v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50100 40700 9 10 1 0 0 0 1
Hartley Oscillator
C 40300 50000 1 0 0 spice-model-1.sym
{
T 40400 50700 5 10 0 1 0 0 1
device=model
T 40400 50600 5 10 1 1 0 0 1
refdes=A1
T 40800 50100 5 10 1 1 0 0 1
file=./models/2N2222.mod
T 41500 50300 5 10 1 1 0 0 1
model-name=Q2N2222a
}
C 40300 48600 1 0 0 spice-include-1.sym
{
T 40400 48900 5 10 0 1 0 0 1
device=include
T 40400 49000 5 10 1 1 0 0 1
refdes=A3
T 40800 48700 5 10 1 1 0 0 1
file=./commands/hartley.cmd
}
C 40300 49300 1 0 0 spice-directive-1.sym
{
T 40400 49600 5 10 0 1 0 0 1
device=directive
T 40400 49700 5 10 1 1 0 0 1
refdes=A2
T 40400 49400 5 10 1 1 0 0 1
value=.options TEMP=25
}
T 50100 40400 9 10 1 0 0 0 1
hartley.sch
T 54000 40100 9 10 1 0 0 0 1
Richard J. Marini
T 53900 40400 9 10 1 0 0 0 1
v1.0
T 50100 40100 9 10 1 0 0 0 1
1
T 51600 40100 9 10 1 0 0 0 1
1
C 47400 46900 1 0 0 spice-npn-1.sym
{
T 48300 47400 5 10 1 1 0 0 1
refdes=Q1
T 48300 47000 5 10 1 1 0 0 1
model-name=Q2n2222a
T 47400 46900 5 10 0 0 0 0 1
device=NPN_TRANSISTOR
}
C 47000 47900 1 90 0 resistor-1.sym
{
T 46600 48200 5 10 0 0 90 0 1
device=RESISTOR
T 46700 48400 5 10 1 1 180 0 1
refdes=R1
T 46400 48000 5 10 1 1 0 0 1
value=380k
}
C 47000 46000 1 90 0 resistor-1.sym
{
T 46600 46300 5 10 0 0 90 0 1
device=RESISTOR
T 47300 46600 5 10 1 1 180 0 1
refdes=R3
T 47100 46200 5 10 1 1 0 0 1
value=72k
}
C 48100 46000 1 90 0 resistor-1.sym
{
T 47700 46300 5 10 0 0 90 0 1
device=RESISTOR
T 48400 46500 5 10 1 1 180 0 1
refdes=R4
T 48200 46100 5 10 1 1 0 0 1
value=25
}
C 48100 44700 1 90 0 resistor-1.sym
{
T 47700 45000 5 10 0 0 90 0 1
device=RESISTOR
T 47800 45200 5 10 1 1 180 0 1
refdes=R5
T 47500 44800 5 10 1 1 0 0 1
value=1.2k
}
C 50400 46100 1 90 0 resistor-1.sym
{
T 50000 46400 5 10 0 0 90 0 1
device=RESISTOR
T 50700 46500 5 10 1 1 180 0 1
refdes=RL
T 50400 46100 5 10 1 1 0 0 1
value=10k
}
C 45500 47200 1 0 0 capacitor-1.sym
{
T 45700 47900 5 10 0 0 0 0 1
device=CAPACITOR
T 45800 47000 5 10 1 1 0 0 1
refdes=C1
T 45700 48100 5 10 0 0 0 0 1
symversion=0.1
T 45800 46800 5 10 1 1 0 0 1
value=0.1uf
}
C 48800 47800 1 0 0 capacitor-1.sym
{
T 49000 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 48800 48100 5 10 1 1 0 0 1
refdes=C2
T 49000 48700 5 10 0 0 0 0 1
symversion=0.1
T 49400 48100 5 10 1 1 0 0 1
value=0.1uf
}
C 49100 44700 1 90 0 capacitor-1.sym
{
T 48400 44900 5 10 0 0 90 0 1
device=CAPACITOR
T 49400 45100 5 10 1 1 180 0 1
refdes=C3
T 48200 44900 5 10 0 0 90 0 1
symversion=0.1
T 49100 44700 5 10 1 1 0 0 1
value=0.1uf
}
C 47400 43900 1 0 0 capacitor-1.sym
{
T 47600 44600 5 10 0 0 0 0 1
device=CAPACITOR
T 47500 44200 5 10 1 1 0 0 1
refdes=C4
T 47600 44800 5 10 0 0 0 0 1
symversion=0.1
T 48000 44200 5 10 1 1 0 0 1
value=0.01uf
}
C 46700 43200 1 0 0 coil-1.sym
{
T 46900 43600 5 10 0 0 0 0 1
device=COIL
T 46900 43400 5 10 1 1 0 0 1
refdes=L2
T 46900 43800 5 10 0 0 0 0 1
symversion=0.1
T 46800 42900 5 10 1 1 0 0 1
value=12.6mh
}
C 48100 43200 1 0 0 coil-1.sym
{
T 48300 43600 5 10 0 0 0 0 1
device=COIL
T 48400 43400 5 10 1 1 0 0 1
refdes=L3
T 48300 43800 5 10 0 0 0 0 1
symversion=0.1
T 48300 42900 5 10 1 1 0 0 1
value=2.6mh
}
C 48000 48200 1 90 0 coil-1.sym
{
T 47600 48400 5 10 0 0 90 0 1
device=COIL
T 48300 48900 5 10 1 1 180 0 1
refdes=L1
T 47400 48400 5 10 0 0 90 0 1
symversion=0.1
T 48100 48500 5 10 1 1 0 0 1
value=10mh
}
N 46400 47400 47400 47400 4
N 48000 46000 48000 45600 4
N 48000 45600 48900 45600 4
N 46900 44700 50300 44700 4
N 46900 44700 46900 46000 4
{
T 48100 42000 5 10 1 1 0 0 1
netname=0
}
N 46900 46900 46900 47900 4
N 46900 48800 46900 49200 4
N 44300 49200 48000 49200 4
N 48000 48200 48000 47900 4
N 48800 48000 48000 48000 4
N 49700 48000 50900 48000 4
{
T 50600 48100 5 10 1 1 0 0 1
netname=out1
}
N 50300 48000 50300 47000 4
N 47700 43200 48100 43200 4
{
T 47700 43200 5 10 1 1 0 0 1
netname=0
}
N 47400 44100 46700 44100 4
N 46700 44100 46700 43200 4
N 48300 44100 49100 44100 4
N 49100 44100 49100 43200 4
N 49700 48000 49700 43700 4
N 49700 43700 49100 43700 4
C 47700 42000 1 0 0 ground.sym
C 44100 46300 1 270 0 voltage-3.sym
{
T 44800 46100 5 8 0 0 270 0 1
device=VOLTAGE_SOURCE
T 44600 45800 5 10 1 1 0 0 1
refdes=V1
T 44900 45700 5 10 1 1 180 0 1
value=20V
}
N 47900 43200 47900 42300 4
{
T 47900 43200 5 10 1 1 0 0 1
netname=0
}
N 50300 46100 50300 42300 4
N 44300 42300 50300 42300 4
{
T 44300 42300 5 10 1 1 0 0 1
netname=0
}
N 45500 47400 45500 43600 4
N 45500 43600 46700 43600 4
N 44300 46300 44300 49200 4
{
T 44400 48900 5 10 1 1 0 0 1
netname=v+
}
N 44300 45400 44300 42300 4
{
T 44300 45400 5 10 1 1 0 0 1
netname=0
}
