Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 15 12:28:32 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.029        0.000                      0                19546        0.008        0.000                      0                19546        1.062        0.000                       0                  8213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 31.250}       62.500          16.000          
RFADC0_CLK_dummy  {0.000 31.250}       62.500          16.000          
RFADC1_CLK        {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 1.953}        3.906           256.016         
clk_100_p         {0.000 5.000}        10.000          100.000         
  user_clk_mmcm   {0.000 2.500}        5.000           200.000         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          2.000        0.000                       0                     1  
  user_clk_mmcm        3.093        0.000                      0                 1790        0.019        0.000                      0                 1790        1.062        0.000                       0                  1021  
clk_pl_0               2.029        0.000                      0                16655        0.008        0.000                      0                16655        3.400        0.000                       0                  7191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.371        0.000                      0                 1101        0.180        0.000                      0                 1101  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.093ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.359ns (20.994%)  route 1.351ns (79.006%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.630ns = ( 8.630 - 5.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.742ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.672ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.046     3.281    rfdc_multi_cores_mode2_reg_cntrl/IP_CLK
    SLICE_X104Y37        FDRE                                         r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.102     3.461    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/d0[0]
    SLICE_X104Y37        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.551 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=8, routed)           0.904     4.455    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X110Y32        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.545 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.104     4.649    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/logical/d0[0]
    SLICE_X112Y32        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     4.750 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.241     4.991    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X112Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.843     8.630    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X112Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.230    
                         clock uncertainty           -0.072     8.158    
    SLICE_X112Y32        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     8.084    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.084    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  3.093    

Slack (MET) :             3.149ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.391ns (23.399%)  route 1.280ns (76.601%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.647ns = ( 8.647 - 5.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.742ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.672ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.046     3.281    rfdc_multi_cores_mode2_reg_cntrl/IP_CLK
    SLICE_X104Y37        FDRE                                         r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.102     3.461    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/d0[0]
    SLICE_X104Y37        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.551 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=8, routed)           0.783     4.334    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/mux2/d0[0]
    SLICE_X113Y39        LUT2 (Prop_G5LUT_SLICEM_I1_O)
                                                      0.099     4.433 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.170     4.603    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/logical/d0[0]
    SLICE_X113Y39        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.124     4.727 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.225     4.952    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X113Y40        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.860     8.647    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X113Y40        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.247    
                         clock uncertainty           -0.072     8.175    
    SLICE_X113Y40        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     8.101    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_45/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.101    
                         arrival time                          -4.952    
  -------------------------------------------------------------------
                         slack                                  3.149    

Slack (MET) :             3.165ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.299ns (18.243%)  route 1.340ns (81.757%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 8.631 - 5.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.742ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.672ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.046     3.281    rfdc_multi_cores_mode2_reg_cntrl/IP_CLK
    SLICE_X104Y37        FDRE                                         r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.102     3.461    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/d0[0]
    SLICE_X104Y37        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.551 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=8, routed)           0.767     4.318    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/mux2/d0[0]
    SLICE_X111Y37        LUT2 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     4.414 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.186     4.600    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/logical/d0[0]
    SLICE_X111Y37        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.035     4.635 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/logical/y[0]_INST_0/O
                         net (fo=1, routed)           0.285     4.920    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clr
    SLICE_X112Y37        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/R
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.844     8.631    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X112Y37        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.231    
                         clock uncertainty           -0.072     8.159    
    SLICE_X112Y37        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074     8.085    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/basic_ctrl/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.085    
                         arrival time                          -4.920    
  -------------------------------------------------------------------
                         slack                                  3.165    

Slack (MET) :             3.340ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.258ns (16.507%)  route 1.305ns (83.493%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.631ns = ( 8.631 - 5.000 ) 
    Source Clock Delay      (SCD):    3.281ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.742ns, distribution 1.304ns)
  Clock Net Delay (Destination): 1.844ns (routing 0.672ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.046     3.281    rfdc_multi_cores_mode2_reg_cntrl/IP_CLK
    SLICE_X104Y37        FDRE                                         r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y37        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.359 r  rfdc_multi_cores_mode2_reg_cntrl/sBus_reg[0]/Q
                         net (fo=3, routed)           0.102     3.461    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/d0[0]
    SLICE_X104Y37        LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     3.551 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=8, routed)           0.904     4.455    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/mux2/d0[0]
    SLICE_X110Y32        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     4.545 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/mux2/y[0]_INST_0/O
                         net (fo=2, routed)           0.299     4.844    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[0]
    SLICE_X112Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.844     8.631    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X112Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.401     8.231    
                         clock uncertainty           -0.072     8.159    
    SLICE_X112Y32        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.184    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/basic_ctrl/register6/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.184    
                         arrival time                          -4.844    
  -------------------------------------------------------------------
                         slack                                  3.340    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.359ns (27.054%)  route 0.968ns (72.946%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.614ns = ( 8.614 - 5.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    -0.318ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.742ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.672ns, distribution 1.155ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.078     3.313    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X20Y6        DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.520 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.322     3.842    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X104Y19        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.895 f  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.277     4.172    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/logical6/d1[0]
    SLICE_X104Y19        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     4.271 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.369     4.640    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
    DSP48E2_X20Y6        DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.827     8.614    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X20Y6        DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.318     8.296    
                         clock uncertainty           -0.072     8.225    
    DSP48E2_X20Y6        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     8.007    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.007    
                         arrival time                          -4.640    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.370ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.359ns (24.143%)  route 1.128ns (75.857%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.617ns = ( 8.617 - 5.000 ) 
    Source Clock Delay      (SCD):    3.313ns
    Clock Pessimism Removal (CPR):    -0.400ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.078ns (routing 0.742ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.830ns (routing 0.672ns, distribution 1.158ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.078     3.313    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X20Y6        DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X20Y6        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.520 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.322     3.842    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X104Y19        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.895 f  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.277     4.172    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/logical6/d1[0]
    SLICE_X104Y19        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     4.271 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.529     4.800    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/d[0]
    SLICE_X104Y15        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.830     8.617    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/clk
    SLICE_X104Y15        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/op_mem_20_24_reg[0]/C
                         clock pessimism             -0.400     8.217    
                         clock uncertainty           -0.072     8.145    
    SLICE_X104Y15        FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     8.170    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/we_del/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                          8.170    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                  3.370    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.432ns (30.063%)  route 1.005ns (69.937%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 8.624 - 5.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.742ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.672ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.113     3.348    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X22Y14       DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.555 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.172     3.727    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X113Y36        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.828 f  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.445     4.273    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/logical6/d1[0]
    SLICE_X111Y37        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.397 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.388     4.785    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/d[0]
    SLICE_X110Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.837     8.624    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/clk
    SLICE_X110Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/op_mem_20_24_reg[0]/C
                         clock pessimism             -0.401     8.224    
                         clock uncertainty           -0.072     8.152    
    SLICE_X110Y32        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     8.177    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/we_del/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                          8.177    
                         arrival time                          -4.785    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/CONTROL_COMMON[15]
                            (rising edge-triggered cell HSDAC clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.080ns (6.914%)  route 1.077ns (93.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.683ns = ( 8.683 - 5.000 ) 
    Source Clock Delay      (SCD):    3.330ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.095ns (routing 0.742ns, distribution 1.353ns)
  Clock Net Delay (Destination): 1.896ns (routing 0.672ns, distribution 1.224ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.095     3.330    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i/dest_clk
    SLICE_X117Y239       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y239       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.410 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/cdc_dac1_done_i/syncstages_ff_reg[3]/Q
                         net (fo=1, routed)           1.077     4.487    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/s12_axis_tready
    HSDAC_X0Y1           HSDAC                                        r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/CONTROL_COMMON[15]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.896     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/s1_axis_aclk
    HSDAC_X0Y1           HSDAC                                        r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
                         clock pessimism             -0.474     8.209    
                         clock uncertainty           -0.072     8.138    
    HSDAC_X0Y1           HSDAC (Setup_HSDAC_FABRIC_CLK_CONTROL_COMMON[15])
                                                     -0.238     7.900    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac
  -------------------------------------------------------------------
                         required time                          7.900    
                         arrival time                          -4.487    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.414ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/we_del/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.076ns (7.037%)  route 1.004ns (92.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.663ns = ( 8.663 - 5.000 ) 
    Source Clock Delay      (SCD):    3.305ns
    Clock Pessimism Removal (CPR):    -0.398ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.070ns (routing 0.742ns, distribution 1.328ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.672ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.070     3.305    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/we_del/clk
    SLICE_X113Y31        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/we_del/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y31        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     3.381 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/we_del/op_mem_20_24_reg[0]/Q
                         net (fo=4, routed)           1.004     4.385    axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/weB
    RAMB36_X11Y5         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.876     8.663    axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X11Y5         RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.398     8.265    
                         clock uncertainty           -0.072     8.193    
    RAMB36_X11Y5         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[2])
                                                     -0.394     7.799    axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -4.385    
  -------------------------------------------------------------------
                         slack                                  3.414    

Slack (MET) :             3.419ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (user_clk_mmcm rise@5.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.432ns (33.909%)  route 0.842ns (66.091%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.646ns = ( 8.646 - 5.000 ) 
    Source Clock Delay      (SCD):    3.348ns
    Clock Pessimism Removal (CPR):    -0.315ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.742ns, distribution 1.371ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.672ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        2.113     3.348    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X22Y14       DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X22Y14       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     3.555 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.172     3.727    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X113Y36        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.828 f  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.445     4.273    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/logical6/d1[0]
    SLICE_X111Y37        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     4.397 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.225     4.622    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
    DSP48E2_X22Y14       DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      5.000     5.000 r  
    AL16                                              0.000     5.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     5.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     5.546 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.586    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.586 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.919    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     6.549 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     6.763    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.787 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.859     8.646    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X22Y14       DSP_OUTPUT                                   r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.315     8.331    
                         clock uncertainty           -0.072     8.260    
    DSP48E2_X22Y14       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     8.042    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -4.622    
  -------------------------------------------------------------------
                         slack                                  3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.163ns (routing 0.408ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.459ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.163     2.113    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/delay6/clk
    SLICE_X117Y7         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y7         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.152 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/Q
                         net (fo=1, routed)           0.033     2.185    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/d[6]
    SLICE_X117Y7         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.311     1.899    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/clk
    SLICE_X117Y7         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][6]/C
                         clock pessimism              0.220     2.119    
    SLICE_X117Y7         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.166    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.162ns (routing 0.408ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.459ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.162     2.112    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X117Y8         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y8         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.151 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][3]/Q
                         net (fo=1, routed)           0.033     2.184    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/d[3]
    SLICE_X117Y8         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.311     1.899    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X117Y8         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][3]/C
                         clock pessimism              0.219     2.118    
    SLICE_X117Y8         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.165    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][3]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.162ns (routing 0.408ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.459ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.162     2.112    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/delay6/clk
    SLICE_X117Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y9         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.151 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][1]/Q
                         net (fo=1, routed)           0.033     2.184    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/d[1]
    SLICE_X117Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.311     1.899    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/clk
    SLICE_X117Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][1]/C
                         clock pessimism              0.219     2.118    
    SLICE_X117Y9         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.165    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.157ns (routing 0.408ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.459ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.157     2.107    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay6/clk
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y40        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.146 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/Q
                         net (fo=1, routed)           0.033     2.179    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/d[18]
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.305     1.893    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/clk
    SLICE_X117Y40        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]/C
                         clock pessimism              0.220     2.113    
    SLICE_X117Y40        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.160    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/dat_del/op_mem_20_24_reg[0][18]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.161ns (routing 0.408ns, distribution 0.753ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.459ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.161     2.111    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X117Y14        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y14        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.150 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][27]/Q
                         net (fo=1, routed)           0.033     2.183    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/d[27]
    SLICE_X117Y14        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.309     1.897    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X117Y14        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][27]/C
                         clock pessimism              0.220     2.117    
    SLICE_X117Y14        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.164    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/op_mem_20_24_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.152ns (routing 0.408ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.299ns (routing 0.459ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.152     2.102    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/delay6/clk
    SLICE_X117Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y32        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.141 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/add_gen/delay6/op_mem_20_24_reg[0][9]/Q
                         net (fo=1, routed)           0.033     2.174    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/d[9]
    SLICE_X117Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/op_mem_20_24_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.299     1.887    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/clk
    SLICE_X117Y32        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/op_mem_20_24_reg[0][9]/C
                         clock pessimism              0.221     2.108    
    SLICE_X117Y32        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.155    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_01/ss/dat_del/op_mem_20_24_reg[0][9]
  -------------------------------------------------------------------
                         required time                         -2.155    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.890ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    -0.220ns
  Clock Net Delay (Source):      1.154ns (routing 0.408ns, distribution 0.746ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.459ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.154     2.104    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay6/clk
    SLICE_X117Y31        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y31        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.143 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/Q
                         net (fo=1, routed)           0.033     2.176    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/d[0]
    SLICE_X117Y31        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.302     1.890    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/clk
    SLICE_X117Y31        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][0]/C
                         clock pessimism              0.220     2.110    
    SLICE_X117Y31        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.157    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/dat_del/op_mem_20_24_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    -0.221ns
  Clock Net Delay (Source):      1.150ns (routing 0.408ns, distribution 0.742ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.459ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.150     2.100    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X111Y35        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y35        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.139 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].fde_used.u2/Q
                         net (fo=1, routed)           0.033     2.172    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[2]
    SLICE_X111Y35        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.297     1.885    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X111Y35        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2/C
                         clock pessimism              0.221     2.106    
    SLICE_X111Y35        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.153    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_23/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[2].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    2.110ns
    Clock Pessimism Removal (CPR):    -0.219ns
  Clock Net Delay (Source):      1.160ns (routing 0.408ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.459ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.160     2.110    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X114Y44        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y44        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.149 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[9].fde_used.u2/Q
                         net (fo=1, routed)           0.033     2.182    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[9]
    SLICE_X114Y44        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.309     1.897    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X114Y44        FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2/C
                         clock pessimism              0.219     2.116    
    SLICE_X114Y44        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.163    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot1_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[9].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Net Delay (Source):      1.163ns (routing 0.408ns, distribution 0.755ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.459ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.163     2.113    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X114Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y9         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.152 r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][6]/Q
                         net (fo=1, routed)           0.033     2.185    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/d[6]
    SLICE_X114Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y2 (CLOCK_ROOT)    net (fo=1059, routed)        1.313     1.901    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X114Y9         FDRE                                         r  rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][6]/C
                         clock pessimism              0.218     2.119    
    SLICE_X114Y9         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.166    rfdc_multi_cores_mode2_inst/rfdc_multi_cores_mode2_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode2_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     FDRE/C              n/a            3.195         5.000       1.805      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode2_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         5.000       3.000      HSDAC_X0Y1            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         5.000       3.077      HSADC_X0Y0            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y2          axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y3          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y4          axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y5          axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X10Y6          axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode2_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode2_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode2_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode2_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y4          axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y5          axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode2_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y2   rfdc_multi_cores_mode2_gpio_led1/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode2_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Fast    FDRE/C              n/a            1.438         2.500       1.062      BITSLICE_RX_TX_X0Y14  rfdc_multi_cores_mode2_gpio_led/SDR_GEN.REG_SDR_GEN[0].Q_REG_SDR/C
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSDAC_X0Y1            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         2.500       1.700      HSADC_X0Y0            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y3          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y3          axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.563ns  (logic 0.946ns (12.508%)  route 6.617ns (87.492%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.826ns = ( 11.826 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.644ns (routing 0.574ns, distribution 1.070ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.240 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.266    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     9.348 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.165     9.513    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X71Y81         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     9.549 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.144     9.693    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X72Y81         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     9.744 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.072     9.816    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X72Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.644    11.826    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X72Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.124    11.950    
                         clock uncertainty           -0.130    11.820    
    SLICE_X72Y81         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.845    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.845    
                         arrival time                          -9.816    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 0.870ns (11.793%)  route 6.507ns (88.207%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.574ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.240 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.266    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     9.322 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.212     9.534    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X70Y81         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     9.571 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.059     9.630    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.631    11.813    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.124    11.937    
                         clock uncertainty           -0.130    11.807    
    SLICE_X70Y81         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.832    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.351ns  (logic 0.881ns (11.985%)  route 6.470ns (88.015%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.574ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.240 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.266    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     9.333 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.168     9.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X70Y81         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     9.538 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.066     9.604    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.631    11.813    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.124    11.937    
                         clock uncertainty           -0.130    11.807    
    SLICE_X70Y81         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.832    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -9.604    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.248ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 0.904ns (12.331%)  route 6.427ns (87.669%))
  Logic Levels:           8  (CARRY8=2 LUT6=6)
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.813ns = ( 11.813 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.574ns, distribution 1.057ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     9.240 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.266    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     9.342 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.119     9.461    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X70Y81         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     9.512 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.072     9.584    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.631    11.813    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y81         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.124    11.937    
                         clock uncertainty           -0.130    11.807    
    SLICE_X70Y81         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.832    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.832    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  2.248    

Slack (MET) :             2.263ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 0.879ns (12.007%)  route 6.442ns (87.993%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.818ns = ( 11.818 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.636ns (routing 0.574ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[7])
                                                      0.239     9.289 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.174     9.463    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X70Y80         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     9.516 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.058     9.574    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.636    11.818    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.124    11.942    
                         clock uncertainty           -0.130    11.812    
    SLICE_X70Y80         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.837    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  2.263    

Slack (MET) :             2.316ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.266ns  (logic 0.841ns (11.574%)  route 6.425ns (88.426%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.574ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     9.254 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.165     9.419    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X71Y79         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.050     9.469 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.050     9.519    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X71Y79         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.634    11.816    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y79         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.124    11.940    
                         clock uncertainty           -0.130    11.810    
    SLICE_X71Y79         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.835    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  2.316    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.245ns  (logic 0.861ns (11.884%)  route 6.384ns (88.116%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.816ns = ( 11.816 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.634ns (routing 0.574ns, distribution 1.060ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     9.288 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.125     9.413    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X71Y79         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036     9.449 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.049     9.498    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X71Y79         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.634    11.816    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X71Y79         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.124    11.940    
                         clock uncertainty           -0.130    11.810    
    SLICE_X71Y79         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.835    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 0.864ns (11.922%)  route 6.383ns (88.078%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 11.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.574ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[6])
                                                      0.224     9.274 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.120     9.394    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X70Y80         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     9.447 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.053     9.500    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.637    11.819    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.124    11.943    
                         clock uncertainty           -0.130    11.813    
    SLICE_X70Y80         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.838    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 0.756ns (10.500%)  route 6.444ns (89.500%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 11.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.574ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     9.182 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.168     9.350    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X70Y80         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     9.387 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.066     9.453    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.637    11.819    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.124    11.943    
                         clock uncertainty           -0.130    11.813    
    SLICE_X70Y80         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.838    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.437ns  (required time - arrival time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.148ns  (logic 0.762ns (10.660%)  route 6.386ns (89.340%))
  Logic Levels:           7  (CARRY8=1 LUT6=6)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.819ns = ( 11.819 - 10.000 ) 
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.027ns (routing 0.632ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.574ns, distribution 1.063ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.027     2.253    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X33Y54         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     2.332 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]/Q
                         net (fo=70, routed)          3.213     5.545    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[12]
    SLICE_X116Y151       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     5.669 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4/O
                         net (fo=9, routed)           0.337     6.006    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X114Y162       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.056 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_11/O
                         net (fo=2, routed)           0.554     6.610    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[1]
    SLICE_X114Y141       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     6.759 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.742     8.501    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X73Y81         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     8.536 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.147     8.683    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X72Y80         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     8.833 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.217     9.050    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[3])
                                                      0.138     9.188 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[3]
                         net (fo=1, routed)           0.117     9.305    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_12
    SLICE_X70Y80         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.037     9.342 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1/O
                         net (fo=1, routed)           0.059     9.401    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[4]
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.637    11.819    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X70Y80         FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/C
                         clock pessimism              0.124    11.943    
                         clock uncertainty           -0.130    11.813    
    SLICE_X70Y80         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.838    rfdc_multi_cores_mode2_rfdc_V0_2/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.838    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                  2.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.090ns (53.254%)  route 0.079ns (46.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.818ns (routing 0.574ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.632ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.818     2.000    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X30Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y9          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.058 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[17]/Q
                         net (fo=6, routed)           0.070     2.128    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[17]
    SLICE_X29Y9          LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.032     2.160 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[18]_i_1__0/O
                         net (fo=1, routed)           0.009     2.169    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt[18]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.062     2.288    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y9          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]/C
                         clock pessimism             -0.189     2.099    
    SLICE_X29Y9          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     2.161    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.083ns (49.405%)  route 0.085ns (50.595%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.632ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.803     1.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X30Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.045 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=2, routed)           0.063     2.108    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/dout[6]
    SLICE_X29Y25         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.023     2.131 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt[6]_i_1/O
                         net (fo=1, routed)           0.022     2.153    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/next_repeat_cnt[6]
    SLICE_X29Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.047     2.273    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/CLK
    SLICE_X29Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[6]/C
                         clock pessimism             -0.189     2.084    
    SLICE_X29Y25         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.144    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.047ns (routing 0.632ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.803     1.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X30Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.045 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/Q
                         net (fo=2, routed)           0.064     2.109    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/dout[6]
    SLICE_X29Y25         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     2.131 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt[7]_i_1/O
                         net (fo=1, routed)           0.023     2.154    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/next_repeat_cnt[7]
    SLICE_X29Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.047     2.273    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/CLK
    SLICE_X29Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[7]/C
                         clock pessimism             -0.189     2.084    
    SLICE_X29Y25         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.144    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/repeat_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.061ns (44.525%)  route 0.076ns (55.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.632ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.803     1.985    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y48         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.046 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.076     2.122    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X32Y50         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.057     2.283    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y50         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.236     2.047    
    SLICE_X32Y50         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.109    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.283ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.057ns (routing 0.632ns, distribution 1.425ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.803     1.985    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y48         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     2.044 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.079     2.123    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[4]
    SLICE_X32Y50         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.057     2.283    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X32Y50         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.236     2.047    
    SLICE_X32Y50         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.109    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.123    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.125ns  (logic 0.058ns (46.400%)  route 0.067ns (53.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.819ns (routing 0.574ns, distribution 1.245ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.632ns, distribution 1.429ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.819     2.001    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.059 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[7]/Q
                         net (fo=2, routed)           0.067     2.126    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[7]
    SLICE_X29Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.061     2.287    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[7]/C
                         clock pessimism             -0.239     2.048    
    SLICE_X29Y17         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.110    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.110    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.239ns
  Clock Net Delay (Source):      1.818ns (routing 0.574ns, distribution 1.244ns)
  Clock Net Delay (Destination): 2.062ns (routing 0.632ns, distribution 1.430ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.818     2.000    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     2.059 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[6]/Q
                         net (fo=3, routed)           0.070     2.129    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[6]
    SLICE_X29Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.062     2.288    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]/C
                         clock pessimism             -0.239     2.049    
    SLICE_X29Y16         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.111    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[137]
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.428ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.139ns (routing 0.341ns, distribution 0.798ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.382ns, distribution 0.899ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.139     1.259    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X116Y148       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y148       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.298 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[5]/Q
                         net (fo=1, routed)           0.033     1.331    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[5]
    SLICE_X116Y148       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.281     1.428    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X116Y148       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[5]/C
                         clock pessimism             -0.163     1.265    
    SLICE_X116Y148       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.312    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.144ns (routing 0.341ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.382ns, distribution 0.904ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.144     1.264    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X116Y142       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y142       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.303 r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata_reg[7]/Q
                         net (fo=1, routed)           0.033     1.336    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[7]
    SLICE_X116Y142       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.286     1.433    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/s_axi_aclk
    SLICE_X116Y142       FDRE                                         r  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[7]/C
                         clock pessimism             -0.163     1.270    
    SLICE_X116Y142       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.317    rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.097ns (56.395%)  route 0.075ns (43.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.266ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.805ns (routing 0.574ns, distribution 1.231ns)
  Clock Net Delay (Destination): 2.040ns (routing 0.632ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.805     1.987    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X26Y23         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.047 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[3]/Q
                         net (fo=4, routed)           0.063     2.110    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/Q[3]
    SLICE_X27Y23         LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.037     2.147 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_depth[5]_i_2/O
                         net (fo=1, routed)           0.012     2.159    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue_n_33
    SLICE_X27Y23         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        2.040     2.266    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X27Y23         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]/C
                         clock pessimism             -0.189     2.077    
    SLICE_X27Y23         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.139    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_depth_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_multi_cores_mode2_rfdc_V0_2/inst/RFDC_MODE2_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.107ns (4.138%)  route 2.479ns (95.862%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 12.072 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.574ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.358     4.681    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y34        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.890    12.072    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y34        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]/C
                         clock pessimism              0.175    12.247    
                         clock uncertainty           -0.130    12.118    
    SLICE_X110Y34        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.052    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][10]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.371ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.107ns (4.138%)  route 2.479ns (95.862%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns = ( 12.072 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.890ns (routing 0.574ns, distribution 1.316ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.358     4.681    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y34        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.890    12.072    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y34        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]/C
                         clock pessimism              0.175    12.247    
                         clock uncertainty           -0.130    12.118    
    SLICE_X110Y34        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.052    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][27]
  -------------------------------------------------------------------
                         required time                         12.052    
                         arrival time                          -4.681    
  -------------------------------------------------------------------
                         slack                                  7.371    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.107ns (4.142%)  route 2.476ns (95.858%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 12.071 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.574ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.355     4.678    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X110Y34        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.889    12.071    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X110Y34        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][10]/C
                         clock pessimism              0.175    12.246    
                         clock uncertainty           -0.130    12.117    
    SLICE_X110Y34        FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    12.051    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][10]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][9]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.583ns  (logic 0.107ns (4.142%)  route 2.476ns (95.858%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns = ( 12.071 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.574ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.355     4.678    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X110Y34        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.889    12.071    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X110Y34        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][9]/C
                         clock pessimism              0.175    12.246    
                         clock uncertainty           -0.130    12.117    
    SLICE_X110Y34        FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    12.051    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_01_ss_ctrl][9]
  -------------------------------------------------------------------
                         required time                         12.051    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.107ns (4.157%)  route 2.467ns (95.843%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 12.066 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.574ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.346     4.669    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y33        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.884    12.066    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y33        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/C
                         clock pessimism              0.175    12.241    
                         clock uncertainty           -0.130    12.112    
    SLICE_X110Y33        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    12.046    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.107ns (4.157%)  route 2.467ns (95.843%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 12.066 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.574ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.346     4.669    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y33        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.884    12.066    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y33        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]/C
                         clock pessimism              0.175    12.241    
                         clock uncertainty           -0.130    12.112    
    SLICE_X110Y33        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    12.046    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][13]
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.107ns (4.157%)  route 2.467ns (95.843%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 12.066 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.574ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.346     4.669    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y33        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.884    12.066    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y33        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]/C
                         clock pessimism              0.175    12.241    
                         clock uncertainty           -0.130    12.112    
    SLICE_X110Y33        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.046    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][18]
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][30]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.107ns (4.157%)  route 2.467ns (95.843%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.066ns = ( 12.066 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.884ns (routing 0.574ns, distribution 1.310ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.346     4.669    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X110Y33        FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][30]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.884    12.066    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X110Y33        FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][30]/C
                         clock pessimism              0.175    12.241    
                         clock uncertainty           -0.130    12.112    
    SLICE_X110Y33        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.046    axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][30]
  -------------------------------------------------------------------
                         required time                         12.046    
                         arrival time                          -4.669    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][6]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.107ns (4.151%)  route 2.471ns (95.849%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.070 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.574ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.350     4.673    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X110Y36        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.888    12.070    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X110Y36        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][6]/C
                         clock pessimism              0.175    12.245    
                         clock uncertainty           -0.130    12.116    
    SLICE_X110Y36        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][6]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.578ns  (logic 0.107ns (4.151%)  route 2.471ns (95.849%))
  Logic Levels:           1  (BUFGCE=1)
  Clock Path Skew:        0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns = ( 12.070 - 10.000 ) 
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.869ns (routing 0.632ns, distribution 1.237ns)
  Clock Net Delay (Destination): 1.888ns (routing 0.574ns, distribution 1.314ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.869     2.095    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X74Y48         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.174 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep/Q
                         net (fo=1, routed)           1.121     3.295    zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place_bufg_rep
    BUFGCE_X0Y44         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.323 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O
                         net (fo=1328, routed)        1.350     4.673    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X110Y36        FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.888    12.070    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X110Y36        FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][7]/C
                         clock pessimism              0.175    12.245    
                         clock uncertainty           -0.130    12.116    
    SLICE_X110Y36        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066    12.050    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot1_23_ss_status][7]
  -------------------------------------------------------------------
                         required time                         12.050    
                         arrival time                          -4.673    
  -------------------------------------------------------------------
                         slack                                  7.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_sync_state0/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.038ns (14.340%)  route 0.227ns (85.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.095ns (routing 0.341ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.382ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.095     1.215    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y36         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.253 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=30, routed)          0.227     1.480    rfdc_multi_cores_mode2_sync_state0/IP_RESET
    SLICE_X104Y45        FDCE                                         f  rfdc_multi_cores_mode2_sync_state0/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.297     1.444    rfdc_multi_cores_mode2_sync_state0/IP_CLK
    SLICE_X104Y45        FDCE                                         r  rfdc_multi_cores_mode2_sync_state0/sBusValid_reg/C
                         clock pessimism             -0.124     1.320    
    SLICE_X104Y45        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.300    rfdc_multi_cores_mode2_sync_state0/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_sync_state0/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.038ns (14.340%)  route 0.227ns (85.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.095ns (routing 0.341ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.382ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.095     1.215    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y36         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.253 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=30, routed)          0.227     1.480    rfdc_multi_cores_mode2_sync_state0/IP_RESET
    SLICE_X104Y45        FDCE                                         f  rfdc_multi_cores_mode2_sync_state0/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.297     1.444    rfdc_multi_cores_mode2_sync_state0/IP_CLK
    SLICE_X104Y45        FDCE                                         r  rfdc_multi_cores_mode2_sync_state0/vBusValidTmp_reg/C
                         clock pessimism             -0.124     1.320    
    SLICE_X104Y45        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.300    rfdc_multi_cores_mode2_sync_state0/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_sync_state1/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.038ns (14.340%)  route 0.227ns (85.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.095ns (routing 0.341ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.382ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.095     1.215    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y36         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.253 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=30, routed)          0.227     1.480    rfdc_multi_cores_mode2_sync_state1/IP_RESET
    SLICE_X104Y45        FDCE                                         f  rfdc_multi_cores_mode2_sync_state1/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.297     1.444    rfdc_multi_cores_mode2_sync_state1/IP_CLK
    SLICE_X104Y45        FDCE                                         r  rfdc_multi_cores_mode2_sync_state1/sBusValid_reg/C
                         clock pessimism             -0.124     1.320    
    SLICE_X104Y45        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     1.300    rfdc_multi_cores_mode2_sync_state1/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_multi_cores_mode2_sync_state1/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.038ns (14.340%)  route 0.227ns (85.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.444ns
    Source Clock Delay      (SCD):    1.215ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Net Delay (Source):      1.095ns (routing 0.341ns, distribution 0.754ns)
  Clock Net Delay (Destination): 1.297ns (routing 0.382ns, distribution 0.915ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.095     1.215    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X94Y36         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y36         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.253 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=30, routed)          0.227     1.480    rfdc_multi_cores_mode2_sync_state1/IP_RESET
    SLICE_X104Y45        FDCE                                         f  rfdc_multi_cores_mode2_sync_state1/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.297     1.444    rfdc_multi_cores_mode2_sync_state1/IP_CLK
    SLICE_X104Y45        FDCE                                         r  rfdc_multi_cores_mode2_sync_state1/vBusValidTmp_reg/C
                         clock pessimism             -0.124     1.320    
    SLICE_X104Y45        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     1.300    rfdc_multi_cores_mode2_sync_state1/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.053ns (22.458%)  route 0.183ns (77.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.127ns (routing 0.341ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.382ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.127     1.247    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.286 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.371 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.483    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y62         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.255     1.402    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y62         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.084     1.318    
    SLICE_X26Y62         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.298    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.053ns (22.458%)  route 0.183ns (77.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.127ns (routing 0.341ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.382ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.127     1.247    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.286 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.371 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.483    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y62         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.255     1.402    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y62         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.084     1.318    
    SLICE_X26Y62         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.298    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.053ns (22.458%)  route 0.183ns (77.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.127ns (routing 0.341ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.382ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.127     1.247    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.286 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.371 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.483    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X26Y62         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.255     1.402    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X26Y62         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.084     1.318    
    SLICE_X26Y62         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.298    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.053ns (22.458%)  route 0.183ns (77.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.402ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Net Delay (Source):      1.127ns (routing 0.341ns, distribution 0.786ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.382ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.127     1.247    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y58         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.286 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.071     1.357    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y58         LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.371 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.112     1.483    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X26Y62         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.255     1.402    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X26Y62         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.084     1.318    
    SLICE_X26Y62         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.298    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.298    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.116ns (routing 0.341ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.116     1.236    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.275 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.301    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y36         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.324 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.416    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y36         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.266     1.413    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y36         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.162     1.251    
    SLICE_X26Y36         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.231    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.062ns (34.444%)  route 0.118ns (65.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.413ns
    Source Clock Delay      (SCD):    1.236ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.116ns (routing 0.341ns, distribution 0.775ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.382ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.116     1.236    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y36         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.275 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.026     1.301    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X26Y36         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     1.324 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.092     1.416    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y36         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=7191, routed)        1.266     1.413    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y36         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.162     1.251    
    SLICE_X26Y36         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.231    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.185    





