
RCU_NAV_NoErrorMsg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d680  080001f0  080001f0  000011f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000dd0  0800d870  0800d870  0000e870  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e640  0800e640  000101f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800e640  0800e640  0000f640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e648  0800e648  000101f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e648  0800e648  0000f648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e64c  0800e64c  0000f64c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001f8  20000000  0800e650  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001468  200001f8  0800e848  000101f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001660  0800e848  00010660  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000101f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000187a8  00000000  00000000  00010221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003a6e  00000000  00000000  000289c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001680  00000000  00000000  0002c438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001d7d1  00000000  00000000  0002dab8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0001ad43  00000000  00000000  0004b289  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a68d1  00000000  00000000  00065fcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0010c89d  2**0
                  CONTENTS, READONLY
 19 .debug_rnglists 000011bc  00000000  00000000  0010c8e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006f64  00000000  00000000  0010da9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  00114a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	@ (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	@ (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	@ (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	200001f8 	.word	0x200001f8
 800020c:	00000000 	.word	0x00000000
 8000210:	0800d858 	.word	0x0800d858

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	@ (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	@ (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	@ (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	200001fc 	.word	0x200001fc
 800022c:	0800d858 	.word	0x0800d858

08000230 <strlen>:
 8000230:	4603      	mov	r3, r0
 8000232:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000236:	2a00      	cmp	r2, #0
 8000238:	d1fb      	bne.n	8000232 <strlen+0x2>
 800023a:	1a18      	subs	r0, r3, r0
 800023c:	3801      	subs	r0, #1
 800023e:	4770      	bx	lr

08000240 <__aeabi_drsub>:
 8000240:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000244:	e002      	b.n	800024c <__adddf3>
 8000246:	bf00      	nop

08000248 <__aeabi_dsub>:
 8000248:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800024c <__adddf3>:
 800024c:	b530      	push	{r4, r5, lr}
 800024e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000252:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000256:	ea94 0f05 	teq	r4, r5
 800025a:	bf08      	it	eq
 800025c:	ea90 0f02 	teqeq	r0, r2
 8000260:	bf1f      	itttt	ne
 8000262:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000266:	ea55 0c02 	orrsne.w	ip, r5, r2
 800026a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800026e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000272:	f000 80e2 	beq.w	800043a <__adddf3+0x1ee>
 8000276:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800027a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800027e:	bfb8      	it	lt
 8000280:	426d      	neglt	r5, r5
 8000282:	dd0c      	ble.n	800029e <__adddf3+0x52>
 8000284:	442c      	add	r4, r5
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	ea82 0000 	eor.w	r0, r2, r0
 8000292:	ea83 0101 	eor.w	r1, r3, r1
 8000296:	ea80 0202 	eor.w	r2, r0, r2
 800029a:	ea81 0303 	eor.w	r3, r1, r3
 800029e:	2d36      	cmp	r5, #54	@ 0x36
 80002a0:	bf88      	it	hi
 80002a2:	bd30      	pophi	{r4, r5, pc}
 80002a4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ac:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002b4:	d002      	beq.n	80002bc <__adddf3+0x70>
 80002b6:	4240      	negs	r0, r0
 80002b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002bc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x84>
 80002ca:	4252      	negs	r2, r2
 80002cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002d0:	ea94 0f05 	teq	r4, r5
 80002d4:	f000 80a7 	beq.w	8000426 <__adddf3+0x1da>
 80002d8:	f1a4 0401 	sub.w	r4, r4, #1
 80002dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002e0:	db0d      	blt.n	80002fe <__adddf3+0xb2>
 80002e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002e6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ea:	1880      	adds	r0, r0, r2
 80002ec:	f141 0100 	adc.w	r1, r1, #0
 80002f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002f4:	1880      	adds	r0, r0, r2
 80002f6:	fa43 f305 	asr.w	r3, r3, r5
 80002fa:	4159      	adcs	r1, r3
 80002fc:	e00e      	b.n	800031c <__adddf3+0xd0>
 80002fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000302:	f10e 0e20 	add.w	lr, lr, #32
 8000306:	2a01      	cmp	r2, #1
 8000308:	fa03 fc0e 	lsl.w	ip, r3, lr
 800030c:	bf28      	it	cs
 800030e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000312:	fa43 f305 	asr.w	r3, r3, r5
 8000316:	18c0      	adds	r0, r0, r3
 8000318:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800031c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000320:	d507      	bpl.n	8000332 <__adddf3+0xe6>
 8000322:	f04f 0e00 	mov.w	lr, #0
 8000326:	f1dc 0c00 	rsbs	ip, ip, #0
 800032a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800032e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000332:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000336:	d31b      	bcc.n	8000370 <__adddf3+0x124>
 8000338:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800033c:	d30c      	bcc.n	8000358 <__adddf3+0x10c>
 800033e:	0849      	lsrs	r1, r1, #1
 8000340:	ea5f 0030 	movs.w	r0, r0, rrx
 8000344:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000348:	f104 0401 	add.w	r4, r4, #1
 800034c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000350:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000354:	f080 809a 	bcs.w	800048c <__adddf3+0x240>
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	bf08      	it	eq
 800035e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000362:	f150 0000 	adcs.w	r0, r0, #0
 8000366:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800036a:	ea41 0105 	orr.w	r1, r1, r5
 800036e:	bd30      	pop	{r4, r5, pc}
 8000370:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000374:	4140      	adcs	r0, r0
 8000376:	eb41 0101 	adc.w	r1, r1, r1
 800037a:	3c01      	subs	r4, #1
 800037c:	bf28      	it	cs
 800037e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000382:	d2e9      	bcs.n	8000358 <__adddf3+0x10c>
 8000384:	f091 0f00 	teq	r1, #0
 8000388:	bf04      	itt	eq
 800038a:	4601      	moveq	r1, r0
 800038c:	2000      	moveq	r0, #0
 800038e:	fab1 f381 	clz	r3, r1
 8000392:	bf08      	it	eq
 8000394:	3320      	addeq	r3, #32
 8000396:	f1a3 030b 	sub.w	r3, r3, #11
 800039a:	f1b3 0220 	subs.w	r2, r3, #32
 800039e:	da0c      	bge.n	80003ba <__adddf3+0x16e>
 80003a0:	320c      	adds	r2, #12
 80003a2:	dd08      	ble.n	80003b6 <__adddf3+0x16a>
 80003a4:	f102 0c14 	add.w	ip, r2, #20
 80003a8:	f1c2 020c 	rsb	r2, r2, #12
 80003ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80003b0:	fa21 f102 	lsr.w	r1, r1, r2
 80003b4:	e00c      	b.n	80003d0 <__adddf3+0x184>
 80003b6:	f102 0214 	add.w	r2, r2, #20
 80003ba:	bfd8      	it	le
 80003bc:	f1c2 0c20 	rsble	ip, r2, #32
 80003c0:	fa01 f102 	lsl.w	r1, r1, r2
 80003c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c8:	bfdc      	itt	le
 80003ca:	ea41 010c 	orrle.w	r1, r1, ip
 80003ce:	4090      	lslle	r0, r2
 80003d0:	1ae4      	subs	r4, r4, r3
 80003d2:	bfa2      	ittt	ge
 80003d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d8:	4329      	orrge	r1, r5
 80003da:	bd30      	popge	{r4, r5, pc}
 80003dc:	ea6f 0404 	mvn.w	r4, r4
 80003e0:	3c1f      	subs	r4, #31
 80003e2:	da1c      	bge.n	800041e <__adddf3+0x1d2>
 80003e4:	340c      	adds	r4, #12
 80003e6:	dc0e      	bgt.n	8000406 <__adddf3+0x1ba>
 80003e8:	f104 0414 	add.w	r4, r4, #20
 80003ec:	f1c4 0220 	rsb	r2, r4, #32
 80003f0:	fa20 f004 	lsr.w	r0, r0, r4
 80003f4:	fa01 f302 	lsl.w	r3, r1, r2
 80003f8:	ea40 0003 	orr.w	r0, r0, r3
 80003fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000400:	ea45 0103 	orr.w	r1, r5, r3
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	f1c4 040c 	rsb	r4, r4, #12
 800040a:	f1c4 0220 	rsb	r2, r4, #32
 800040e:	fa20 f002 	lsr.w	r0, r0, r2
 8000412:	fa01 f304 	lsl.w	r3, r1, r4
 8000416:	ea40 0003 	orr.w	r0, r0, r3
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	fa21 f004 	lsr.w	r0, r1, r4
 8000422:	4629      	mov	r1, r5
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	f094 0f00 	teq	r4, #0
 800042a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800042e:	bf06      	itte	eq
 8000430:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000434:	3401      	addeq	r4, #1
 8000436:	3d01      	subne	r5, #1
 8000438:	e74e      	b.n	80002d8 <__adddf3+0x8c>
 800043a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800043e:	bf18      	it	ne
 8000440:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000444:	d029      	beq.n	800049a <__adddf3+0x24e>
 8000446:	ea94 0f05 	teq	r4, r5
 800044a:	bf08      	it	eq
 800044c:	ea90 0f02 	teqeq	r0, r2
 8000450:	d005      	beq.n	800045e <__adddf3+0x212>
 8000452:	ea54 0c00 	orrs.w	ip, r4, r0
 8000456:	bf04      	itt	eq
 8000458:	4619      	moveq	r1, r3
 800045a:	4610      	moveq	r0, r2
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	ea91 0f03 	teq	r1, r3
 8000462:	bf1e      	ittt	ne
 8000464:	2100      	movne	r1, #0
 8000466:	2000      	movne	r0, #0
 8000468:	bd30      	popne	{r4, r5, pc}
 800046a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800046e:	d105      	bne.n	800047c <__adddf3+0x230>
 8000470:	0040      	lsls	r0, r0, #1
 8000472:	4149      	adcs	r1, r1
 8000474:	bf28      	it	cs
 8000476:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800047a:	bd30      	pop	{r4, r5, pc}
 800047c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000480:	bf3c      	itt	cc
 8000482:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000486:	bd30      	popcc	{r4, r5, pc}
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000490:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000494:	f04f 0000 	mov.w	r0, #0
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf1a      	itte	ne
 80004a0:	4619      	movne	r1, r3
 80004a2:	4610      	movne	r0, r2
 80004a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a8:	bf1c      	itt	ne
 80004aa:	460b      	movne	r3, r1
 80004ac:	4602      	movne	r2, r0
 80004ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004b2:	bf06      	itte	eq
 80004b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b8:	ea91 0f03 	teqeq	r1, r3
 80004bc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004c0:	bd30      	pop	{r4, r5, pc}
 80004c2:	bf00      	nop

080004c4 <__aeabi_ui2d>:
 80004c4:	f090 0f00 	teq	r0, #0
 80004c8:	bf04      	itt	eq
 80004ca:	2100      	moveq	r1, #0
 80004cc:	4770      	bxeq	lr
 80004ce:	b530      	push	{r4, r5, lr}
 80004d0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004d4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d8:	f04f 0500 	mov.w	r5, #0
 80004dc:	f04f 0100 	mov.w	r1, #0
 80004e0:	e750      	b.n	8000384 <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_i2d>:
 80004e4:	f090 0f00 	teq	r0, #0
 80004e8:	bf04      	itt	eq
 80004ea:	2100      	moveq	r1, #0
 80004ec:	4770      	bxeq	lr
 80004ee:	b530      	push	{r4, r5, lr}
 80004f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004f8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004fc:	bf48      	it	mi
 80004fe:	4240      	negmi	r0, r0
 8000500:	f04f 0100 	mov.w	r1, #0
 8000504:	e73e      	b.n	8000384 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_f2d>:
 8000508:	0042      	lsls	r2, r0, #1
 800050a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800050e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000512:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000516:	bf1f      	itttt	ne
 8000518:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800051c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000520:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000524:	4770      	bxne	lr
 8000526:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800052a:	bf08      	it	eq
 800052c:	4770      	bxeq	lr
 800052e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000532:	bf04      	itt	eq
 8000534:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000538:	4770      	bxeq	lr
 800053a:	b530      	push	{r4, r5, lr}
 800053c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000540:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000544:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000548:	e71c      	b.n	8000384 <__adddf3+0x138>
 800054a:	bf00      	nop

0800054c <__aeabi_ul2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f04f 0500 	mov.w	r5, #0
 800055a:	e00a      	b.n	8000572 <__aeabi_l2d+0x16>

0800055c <__aeabi_l2d>:
 800055c:	ea50 0201 	orrs.w	r2, r0, r1
 8000560:	bf08      	it	eq
 8000562:	4770      	bxeq	lr
 8000564:	b530      	push	{r4, r5, lr}
 8000566:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800056a:	d502      	bpl.n	8000572 <__aeabi_l2d+0x16>
 800056c:	4240      	negs	r0, r0
 800056e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000572:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000576:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800057a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800057e:	f43f aed8 	beq.w	8000332 <__adddf3+0xe6>
 8000582:	f04f 0203 	mov.w	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000592:	bf18      	it	ne
 8000594:	3203      	addne	r2, #3
 8000596:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800059a:	f1c2 0320 	rsb	r3, r2, #32
 800059e:	fa00 fc03 	lsl.w	ip, r0, r3
 80005a2:	fa20 f002 	lsr.w	r0, r0, r2
 80005a6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005aa:	ea40 000e 	orr.w	r0, r0, lr
 80005ae:	fa21 f102 	lsr.w	r1, r1, r2
 80005b2:	4414      	add	r4, r2
 80005b4:	e6bd      	b.n	8000332 <__adddf3+0xe6>
 80005b6:	bf00      	nop

080005b8 <__aeabi_dmul>:
 80005b8:	b570      	push	{r4, r5, r6, lr}
 80005ba:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005be:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005c2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005c6:	bf1d      	ittte	ne
 80005c8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005cc:	ea94 0f0c 	teqne	r4, ip
 80005d0:	ea95 0f0c 	teqne	r5, ip
 80005d4:	f000 f8de 	bleq	8000794 <__aeabi_dmul+0x1dc>
 80005d8:	442c      	add	r4, r5
 80005da:	ea81 0603 	eor.w	r6, r1, r3
 80005de:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005e2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005e6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ea:	bf18      	it	ne
 80005ec:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005f4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005f8:	d038      	beq.n	800066c <__aeabi_dmul+0xb4>
 80005fa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005fe:	f04f 0500 	mov.w	r5, #0
 8000602:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000606:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800060a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800060e:	f04f 0600 	mov.w	r6, #0
 8000612:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000616:	f09c 0f00 	teq	ip, #0
 800061a:	bf18      	it	ne
 800061c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000620:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000624:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000628:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800062c:	d204      	bcs.n	8000638 <__aeabi_dmul+0x80>
 800062e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000632:	416d      	adcs	r5, r5
 8000634:	eb46 0606 	adc.w	r6, r6, r6
 8000638:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800063c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000640:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000644:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000648:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800064c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000650:	bf88      	it	hi
 8000652:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000656:	d81e      	bhi.n	8000696 <__aeabi_dmul+0xde>
 8000658:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800065c:	bf08      	it	eq
 800065e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000662:	f150 0000 	adcs.w	r0, r0, #0
 8000666:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000670:	ea46 0101 	orr.w	r1, r6, r1
 8000674:	ea40 0002 	orr.w	r0, r0, r2
 8000678:	ea81 0103 	eor.w	r1, r1, r3
 800067c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000680:	bfc2      	ittt	gt
 8000682:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000686:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800068a:	bd70      	popgt	{r4, r5, r6, pc}
 800068c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000690:	f04f 0e00 	mov.w	lr, #0
 8000694:	3c01      	subs	r4, #1
 8000696:	f300 80ab 	bgt.w	80007f0 <__aeabi_dmul+0x238>
 800069a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800069e:	bfde      	ittt	le
 80006a0:	2000      	movle	r0, #0
 80006a2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd70      	pople	{r4, r5, r6, pc}
 80006a8:	f1c4 0400 	rsb	r4, r4, #0
 80006ac:	3c20      	subs	r4, #32
 80006ae:	da35      	bge.n	800071c <__aeabi_dmul+0x164>
 80006b0:	340c      	adds	r4, #12
 80006b2:	dc1b      	bgt.n	80006ec <__aeabi_dmul+0x134>
 80006b4:	f104 0414 	add.w	r4, r4, #20
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f305 	lsl.w	r3, r0, r5
 80006c0:	fa20 f004 	lsr.w	r0, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006d0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d8:	fa21 f604 	lsr.w	r6, r1, r4
 80006dc:	eb42 0106 	adc.w	r1, r2, r6
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 040c 	rsb	r4, r4, #12
 80006f0:	f1c4 0520 	rsb	r5, r4, #32
 80006f4:	fa00 f304 	lsl.w	r3, r0, r4
 80006f8:	fa20 f005 	lsr.w	r0, r0, r5
 80006fc:	fa01 f204 	lsl.w	r2, r1, r4
 8000700:	ea40 0002 	orr.w	r0, r0, r2
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800070c:	f141 0100 	adc.w	r1, r1, #0
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 0520 	rsb	r5, r4, #32
 8000720:	fa00 f205 	lsl.w	r2, r0, r5
 8000724:	ea4e 0e02 	orr.w	lr, lr, r2
 8000728:	fa20 f304 	lsr.w	r3, r0, r4
 800072c:	fa01 f205 	lsl.w	r2, r1, r5
 8000730:	ea43 0302 	orr.w	r3, r3, r2
 8000734:	fa21 f004 	lsr.w	r0, r1, r4
 8000738:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800073c:	fa21 f204 	lsr.w	r2, r1, r4
 8000740:	ea20 0002 	bic.w	r0, r0, r2
 8000744:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000748:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800074c:	bf08      	it	eq
 800074e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000752:	bd70      	pop	{r4, r5, r6, pc}
 8000754:	f094 0f00 	teq	r4, #0
 8000758:	d10f      	bne.n	800077a <__aeabi_dmul+0x1c2>
 800075a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800075e:	0040      	lsls	r0, r0, #1
 8000760:	eb41 0101 	adc.w	r1, r1, r1
 8000764:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000768:	bf08      	it	eq
 800076a:	3c01      	subeq	r4, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1a6>
 800076e:	ea41 0106 	orr.w	r1, r1, r6
 8000772:	f095 0f00 	teq	r5, #0
 8000776:	bf18      	it	ne
 8000778:	4770      	bxne	lr
 800077a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800077e:	0052      	lsls	r2, r2, #1
 8000780:	eb43 0303 	adc.w	r3, r3, r3
 8000784:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000788:	bf08      	it	eq
 800078a:	3d01      	subeq	r5, #1
 800078c:	d0f7      	beq.n	800077e <__aeabi_dmul+0x1c6>
 800078e:	ea43 0306 	orr.w	r3, r3, r6
 8000792:	4770      	bx	lr
 8000794:	ea94 0f0c 	teq	r4, ip
 8000798:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800079c:	bf18      	it	ne
 800079e:	ea95 0f0c 	teqne	r5, ip
 80007a2:	d00c      	beq.n	80007be <__aeabi_dmul+0x206>
 80007a4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a8:	bf18      	it	ne
 80007aa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ae:	d1d1      	bne.n	8000754 <__aeabi_dmul+0x19c>
 80007b0:	ea81 0103 	eor.w	r1, r1, r3
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007c2:	bf06      	itte	eq
 80007c4:	4610      	moveq	r0, r2
 80007c6:	4619      	moveq	r1, r3
 80007c8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007cc:	d019      	beq.n	8000802 <__aeabi_dmul+0x24a>
 80007ce:	ea94 0f0c 	teq	r4, ip
 80007d2:	d102      	bne.n	80007da <__aeabi_dmul+0x222>
 80007d4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d8:	d113      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007da:	ea95 0f0c 	teq	r5, ip
 80007de:	d105      	bne.n	80007ec <__aeabi_dmul+0x234>
 80007e0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007e4:	bf1c      	itt	ne
 80007e6:	4610      	movne	r0, r2
 80007e8:	4619      	movne	r1, r3
 80007ea:	d10a      	bne.n	8000802 <__aeabi_dmul+0x24a>
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007fc:	f04f 0000 	mov.w	r0, #0
 8000800:	bd70      	pop	{r4, r5, r6, pc}
 8000802:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000806:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800080a:	bd70      	pop	{r4, r5, r6, pc}

0800080c <__aeabi_ddiv>:
 800080c:	b570      	push	{r4, r5, r6, lr}
 800080e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000812:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000816:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800081a:	bf1d      	ittte	ne
 800081c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000820:	ea94 0f0c 	teqne	r4, ip
 8000824:	ea95 0f0c 	teqne	r5, ip
 8000828:	f000 f8a7 	bleq	800097a <__aeabi_ddiv+0x16e>
 800082c:	eba4 0405 	sub.w	r4, r4, r5
 8000830:	ea81 0e03 	eor.w	lr, r1, r3
 8000834:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000838:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800083c:	f000 8088 	beq.w	8000950 <__aeabi_ddiv+0x144>
 8000840:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000844:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000848:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800084c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000850:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000854:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000858:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800085c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000860:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000864:	429d      	cmp	r5, r3
 8000866:	bf08      	it	eq
 8000868:	4296      	cmpeq	r6, r2
 800086a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800086e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000872:	d202      	bcs.n	800087a <__aeabi_ddiv+0x6e>
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	1ab6      	subs	r6, r6, r2
 800087c:	eb65 0503 	sbc.w	r5, r5, r3
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800088a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 000c 	orrcs.w	r0, r0, ip
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b8:	085b      	lsrs	r3, r3, #1
 80008ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ec:	d018      	beq.n	8000920 <__aeabi_ddiv+0x114>
 80008ee:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008f2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008f6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008fa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008fe:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000902:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000906:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800090a:	d1c0      	bne.n	800088e <__aeabi_ddiv+0x82>
 800090c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000910:	d10b      	bne.n	800092a <__aeabi_ddiv+0x11e>
 8000912:	ea41 0100 	orr.w	r1, r1, r0
 8000916:	f04f 0000 	mov.w	r0, #0
 800091a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800091e:	e7b6      	b.n	800088e <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000924:	bf04      	itt	eq
 8000926:	4301      	orreq	r1, r0
 8000928:	2000      	moveq	r0, #0
 800092a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800092e:	bf88      	it	hi
 8000930:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000934:	f63f aeaf 	bhi.w	8000696 <__aeabi_dmul+0xde>
 8000938:	ebb5 0c03 	subs.w	ip, r5, r3
 800093c:	bf04      	itt	eq
 800093e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000942:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000946:	f150 0000 	adcs.w	r0, r0, #0
 800094a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800094e:	bd70      	pop	{r4, r5, r6, pc}
 8000950:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000954:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000958:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800095c:	bfc2      	ittt	gt
 800095e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000962:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000966:	bd70      	popgt	{r4, r5, r6, pc}
 8000968:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800096c:	f04f 0e00 	mov.w	lr, #0
 8000970:	3c01      	subs	r4, #1
 8000972:	e690      	b.n	8000696 <__aeabi_dmul+0xde>
 8000974:	ea45 0e06 	orr.w	lr, r5, r6
 8000978:	e68d      	b.n	8000696 <__aeabi_dmul+0xde>
 800097a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800097e:	ea94 0f0c 	teq	r4, ip
 8000982:	bf08      	it	eq
 8000984:	ea95 0f0c 	teqeq	r5, ip
 8000988:	f43f af3b 	beq.w	8000802 <__aeabi_dmul+0x24a>
 800098c:	ea94 0f0c 	teq	r4, ip
 8000990:	d10a      	bne.n	80009a8 <__aeabi_ddiv+0x19c>
 8000992:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000996:	f47f af34 	bne.w	8000802 <__aeabi_dmul+0x24a>
 800099a:	ea95 0f0c 	teq	r5, ip
 800099e:	f47f af25 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009a2:	4610      	mov	r0, r2
 80009a4:	4619      	mov	r1, r3
 80009a6:	e72c      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009a8:	ea95 0f0c 	teq	r5, ip
 80009ac:	d106      	bne.n	80009bc <__aeabi_ddiv+0x1b0>
 80009ae:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009b2:	f43f aefd 	beq.w	80007b0 <__aeabi_dmul+0x1f8>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e722      	b.n	8000802 <__aeabi_dmul+0x24a>
 80009bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009c6:	f47f aec5 	bne.w	8000754 <__aeabi_dmul+0x19c>
 80009ca:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ce:	f47f af0d 	bne.w	80007ec <__aeabi_dmul+0x234>
 80009d2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009d6:	f47f aeeb 	bne.w	80007b0 <__aeabi_dmul+0x1f8>
 80009da:	e712      	b.n	8000802 <__aeabi_dmul+0x24a>

080009dc <__gedf2>:
 80009dc:	f04f 3cff 	mov.w	ip, #4294967295
 80009e0:	e006      	b.n	80009f0 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__ledf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	e002      	b.n	80009f0 <__cmpdf2+0x4>
 80009ea:	bf00      	nop

080009ec <__cmpdf2>:
 80009ec:	f04f 0c01 	mov.w	ip, #1
 80009f0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009f4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a06:	d01b      	beq.n	8000a40 <__cmpdf2+0x54>
 8000a08:	b001      	add	sp, #4
 8000a0a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a0e:	bf0c      	ite	eq
 8000a10:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a14:	ea91 0f03 	teqne	r1, r3
 8000a18:	bf02      	ittt	eq
 8000a1a:	ea90 0f02 	teqeq	r0, r2
 8000a1e:	2000      	moveq	r0, #0
 8000a20:	4770      	bxeq	lr
 8000a22:	f110 0f00 	cmn.w	r0, #0
 8000a26:	ea91 0f03 	teq	r1, r3
 8000a2a:	bf58      	it	pl
 8000a2c:	4299      	cmppl	r1, r3
 8000a2e:	bf08      	it	eq
 8000a30:	4290      	cmpeq	r0, r2
 8000a32:	bf2c      	ite	cs
 8000a34:	17d8      	asrcs	r0, r3, #31
 8000a36:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a3a:	f040 0001 	orr.w	r0, r0, #1
 8000a3e:	4770      	bx	lr
 8000a40:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d102      	bne.n	8000a50 <__cmpdf2+0x64>
 8000a4a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4e:	d107      	bne.n	8000a60 <__cmpdf2+0x74>
 8000a50:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a58:	d1d6      	bne.n	8000a08 <__cmpdf2+0x1c>
 8000a5a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5e:	d0d3      	beq.n	8000a08 <__cmpdf2+0x1c>
 8000a60:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdrcmple>:
 8000a68:	4684      	mov	ip, r0
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	468c      	mov	ip, r1
 8000a70:	4619      	mov	r1, r3
 8000a72:	4663      	mov	r3, ip
 8000a74:	e000      	b.n	8000a78 <__aeabi_cdcmpeq>
 8000a76:	bf00      	nop

08000a78 <__aeabi_cdcmpeq>:
 8000a78:	b501      	push	{r0, lr}
 8000a7a:	f7ff ffb7 	bl	80009ec <__cmpdf2>
 8000a7e:	2800      	cmp	r0, #0
 8000a80:	bf48      	it	mi
 8000a82:	f110 0f00 	cmnmi.w	r0, #0
 8000a86:	bd01      	pop	{r0, pc}

08000a88 <__aeabi_dcmpeq>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff fff4 	bl	8000a78 <__aeabi_cdcmpeq>
 8000a90:	bf0c      	ite	eq
 8000a92:	2001      	moveq	r0, #1
 8000a94:	2000      	movne	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmplt>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffea 	bl	8000a78 <__aeabi_cdcmpeq>
 8000aa4:	bf34      	ite	cc
 8000aa6:	2001      	movcc	r0, #1
 8000aa8:	2000      	movcs	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmple>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffe0 	bl	8000a78 <__aeabi_cdcmpeq>
 8000ab8:	bf94      	ite	ls
 8000aba:	2001      	movls	r0, #1
 8000abc:	2000      	movhi	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmpge>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffce 	bl	8000a68 <__aeabi_cdrcmple>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpgt>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffc4 	bl	8000a68 <__aeabi_cdrcmple>
 8000ae0:	bf34      	ite	cc
 8000ae2:	2001      	movcc	r0, #1
 8000ae4:	2000      	movcs	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpun>:
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x10>
 8000af6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000afc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b04:	d102      	bne.n	8000b0c <__aeabi_dcmpun+0x20>
 8000b06:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0a:	d102      	bne.n	8000b12 <__aeabi_dcmpun+0x26>
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	f04f 0001 	mov.w	r0, #1
 8000b16:	4770      	bx	lr

08000b18 <__aeabi_d2iz>:
 8000b18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b20:	d215      	bcs.n	8000b4e <__aeabi_d2iz+0x36>
 8000b22:	d511      	bpl.n	8000b48 <__aeabi_d2iz+0x30>
 8000b24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d912      	bls.n	8000b54 <__aeabi_d2iz+0x3c>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b42:	bf18      	it	ne
 8000b44:	4240      	negne	r0, r0
 8000b46:	4770      	bx	lr
 8000b48:	f04f 0000 	mov.w	r0, #0
 8000b4c:	4770      	bx	lr
 8000b4e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b52:	d105      	bne.n	8000b60 <__aeabi_d2iz+0x48>
 8000b54:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b58:	bf08      	it	eq
 8000b5a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b5e:	4770      	bx	lr
 8000b60:	f04f 0000 	mov.w	r0, #0
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2f>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b70:	bf24      	itt	cs
 8000b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b7a:	d90d      	bls.n	8000b98 <__aeabi_d2f+0x30>
 8000b7c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b88:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b9c:	d121      	bne.n	8000be2 <__aeabi_d2f+0x7a>
 8000b9e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ba2:	bfbc      	itt	lt
 8000ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	4770      	bxlt	lr
 8000baa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb2:	f1c2 0218 	rsb	r2, r2, #24
 8000bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	f040 0001 	orrne.w	r0, r0, #1
 8000bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd4:	ea40 000c 	orr.w	r0, r0, ip
 8000bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be0:	e7cc      	b.n	8000b7c <__aeabi_d2f+0x14>
 8000be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000be6:	d107      	bne.n	8000bf8 <__aeabi_d2f+0x90>
 8000be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bec:	bf1e      	ittt	ne
 8000bee:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bf2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bf6:	4770      	bxne	lr
 8000bf8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__gesf2>:
 8000c08:	f04f 3cff 	mov.w	ip, #4294967295
 8000c0c:	e006      	b.n	8000c1c <__cmpsf2+0x4>
 8000c0e:	bf00      	nop

08000c10 <__lesf2>:
 8000c10:	f04f 0c01 	mov.w	ip, #1
 8000c14:	e002      	b.n	8000c1c <__cmpsf2+0x4>
 8000c16:	bf00      	nop

08000c18 <__cmpsf2>:
 8000c18:	f04f 0c01 	mov.w	ip, #1
 8000c1c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000c20:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c24:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c28:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c2c:	bf18      	it	ne
 8000c2e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c32:	d011      	beq.n	8000c58 <__cmpsf2+0x40>
 8000c34:	b001      	add	sp, #4
 8000c36:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000c3a:	bf18      	it	ne
 8000c3c:	ea90 0f01 	teqne	r0, r1
 8000c40:	bf58      	it	pl
 8000c42:	ebb2 0003 	subspl.w	r0, r2, r3
 8000c46:	bf88      	it	hi
 8000c48:	17c8      	asrhi	r0, r1, #31
 8000c4a:	bf38      	it	cc
 8000c4c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000c50:	bf18      	it	ne
 8000c52:	f040 0001 	orrne.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c5c:	d102      	bne.n	8000c64 <__cmpsf2+0x4c>
 8000c5e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000c62:	d105      	bne.n	8000c70 <__cmpsf2+0x58>
 8000c64:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000c68:	d1e4      	bne.n	8000c34 <__cmpsf2+0x1c>
 8000c6a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000c6e:	d0e1      	beq.n	8000c34 <__cmpsf2+0x1c>
 8000c70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_cfrcmple>:
 8000c78:	4684      	mov	ip, r0
 8000c7a:	4608      	mov	r0, r1
 8000c7c:	4661      	mov	r1, ip
 8000c7e:	e7ff      	b.n	8000c80 <__aeabi_cfcmpeq>

08000c80 <__aeabi_cfcmpeq>:
 8000c80:	b50f      	push	{r0, r1, r2, r3, lr}
 8000c82:	f7ff ffc9 	bl	8000c18 <__cmpsf2>
 8000c86:	2800      	cmp	r0, #0
 8000c88:	bf48      	it	mi
 8000c8a:	f110 0f00 	cmnmi.w	r0, #0
 8000c8e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000c90 <__aeabi_fcmpeq>:
 8000c90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c94:	f7ff fff4 	bl	8000c80 <__aeabi_cfcmpeq>
 8000c98:	bf0c      	ite	eq
 8000c9a:	2001      	moveq	r0, #1
 8000c9c:	2000      	movne	r0, #0
 8000c9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ca2:	bf00      	nop

08000ca4 <__aeabi_fcmplt>:
 8000ca4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ca8:	f7ff ffea 	bl	8000c80 <__aeabi_cfcmpeq>
 8000cac:	bf34      	ite	cc
 8000cae:	2001      	movcc	r0, #1
 8000cb0:	2000      	movcs	r0, #0
 8000cb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_fcmple>:
 8000cb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cbc:	f7ff ffe0 	bl	8000c80 <__aeabi_cfcmpeq>
 8000cc0:	bf94      	ite	ls
 8000cc2:	2001      	movls	r0, #1
 8000cc4:	2000      	movhi	r0, #0
 8000cc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cca:	bf00      	nop

08000ccc <__aeabi_fcmpge>:
 8000ccc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000cd0:	f7ff ffd2 	bl	8000c78 <__aeabi_cfrcmple>
 8000cd4:	bf94      	ite	ls
 8000cd6:	2001      	movls	r0, #1
 8000cd8:	2000      	movhi	r0, #0
 8000cda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cde:	bf00      	nop

08000ce0 <__aeabi_fcmpgt>:
 8000ce0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ce4:	f7ff ffc8 	bl	8000c78 <__aeabi_cfrcmple>
 8000ce8:	bf34      	ite	cc
 8000cea:	2001      	movcc	r0, #1
 8000cec:	2000      	movcs	r0, #0
 8000cee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000cf2:	bf00      	nop

08000cf4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	4a06      	ldr	r2, [pc, #24]	@ (8000d1c <vApplicationGetIdleTaskMemory+0x28>)
 8000d04:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	4a05      	ldr	r2, [pc, #20]	@ (8000d20 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d0a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	2280      	movs	r2, #128	@ 0x80
 8000d10:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d12:	bf00      	nop
 8000d14:	3714      	adds	r7, #20
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bc80      	pop	{r7}
 8000d1a:	4770      	bx	lr
 8000d1c:	20000214 	.word	0x20000214
 8000d20:	200002b4 	.word	0x200002b4

08000d24 <Delay>:
#include "glcd.h"

void Delay(int t) {
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
    t *= 10;
 8000d2c:	687a      	ldr	r2, [r7, #4]
 8000d2e:	4613      	mov	r3, r2
 8000d30:	009b      	lsls	r3, r3, #2
 8000d32:	4413      	add	r3, r2
 8000d34:	005b      	lsls	r3, r3, #1
 8000d36:	607b      	str	r3, [r7, #4]
    while (t) {
 8000d38:	e002      	b.n	8000d40 <Delay+0x1c>
        t--;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	3b01      	subs	r3, #1
 8000d3e:	607b      	str	r3, [r7, #4]
    while (t) {
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d1f9      	bne.n	8000d3a <Delay+0x16>
    }
}
 8000d46:	bf00      	nop
 8000d48:	bf00      	nop
 8000d4a:	370c      	adds	r7, #12
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bc80      	pop	{r7}
 8000d50:	4770      	bx	lr
	...

08000d54 <send_command>:

void send_command(unsigned char command) {
 8000d54:	b580      	push	{r7, lr}
 8000d56:	b082      	sub	sp, #8
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
    Delay(T);
 8000d5e:	2001      	movs	r0, #1
 8000d60:	f7ff ffe0 	bl	8000d24 <Delay>
    CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER);  // E_PIN_NUMBER=RESET
 8000d64:	4b66      	ldr	r3, [pc, #408]	@ (8000f00 <send_command+0x1ac>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	4a65      	ldr	r2, [pc, #404]	@ (8000f00 <send_command+0x1ac>)
 8000d6a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000d6e:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000d70:	2001      	movs	r0, #1
 8000d72:	f7ff ffd7 	bl	8000d24 <Delay>
    CTRL_PORT->ODR &= ~(1 << RW_PIN_NUMBER); // RW_PIN_NUMBER=RESET
 8000d76:	4b62      	ldr	r3, [pc, #392]	@ (8000f00 <send_command+0x1ac>)
 8000d78:	68db      	ldr	r3, [r3, #12]
 8000d7a:	4a61      	ldr	r2, [pc, #388]	@ (8000f00 <send_command+0x1ac>)
 8000d7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d80:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000d82:	2001      	movs	r0, #1
 8000d84:	f7ff ffce 	bl	8000d24 <Delay>
    CTRL_PORT->ODR &= ~(1 << DI_PIN_NUMBER); // DI_PIN_NUMBER=RESET
 8000d88:	4b5d      	ldr	r3, [pc, #372]	@ (8000f00 <send_command+0x1ac>)
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	4a5c      	ldr	r2, [pc, #368]	@ (8000f00 <send_command+0x1ac>)
 8000d8e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d92:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000d94:	2001      	movs	r0, #1
 8000d96:	f7ff ffc5 	bl	8000d24 <Delay>
    SECO1_PORT->ODR |= (1 << CS1_PIN_NUMBER); // CS1_PIN_NUMBER=SET
 8000d9a:	4b5a      	ldr	r3, [pc, #360]	@ (8000f04 <send_command+0x1b0>)
 8000d9c:	68db      	ldr	r3, [r3, #12]
 8000d9e:	4a59      	ldr	r2, [pc, #356]	@ (8000f04 <send_command+0x1b0>)
 8000da0:	f043 0310 	orr.w	r3, r3, #16
 8000da4:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000da6:	2001      	movs	r0, #1
 8000da8:	f7ff ffbc 	bl	8000d24 <Delay>
    SECO2_PORT->ODR |= (1 << CS2_PIN_NUMBER); // CS2_PIN_NUMBER=SET
 8000dac:	4b55      	ldr	r3, [pc, #340]	@ (8000f04 <send_command+0x1b0>)
 8000dae:	68db      	ldr	r3, [r3, #12]
 8000db0:	4a54      	ldr	r2, [pc, #336]	@ (8000f04 <send_command+0x1b0>)
 8000db2:	f043 0308 	orr.w	r3, r3, #8
 8000db6:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000db8:	2001      	movs	r0, #1
 8000dba:	f7ff ffb3 	bl	8000d24 <Delay>

    // Clear data lines
    DATA0_PORT->ODR &= ~(1 << D0_PIN_NUMBER);
 8000dbe:	4b52      	ldr	r3, [pc, #328]	@ (8000f08 <send_command+0x1b4>)
 8000dc0:	68db      	ldr	r3, [r3, #12]
 8000dc2:	4a51      	ldr	r2, [pc, #324]	@ (8000f08 <send_command+0x1b4>)
 8000dc4:	f023 0302 	bic.w	r3, r3, #2
 8000dc8:	60d3      	str	r3, [r2, #12]
    DATA1_PORT->ODR &= ~(1 << D1_PIN_NUMBER);
 8000dca:	4b4d      	ldr	r3, [pc, #308]	@ (8000f00 <send_command+0x1ac>)
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	4a4c      	ldr	r2, [pc, #304]	@ (8000f00 <send_command+0x1ac>)
 8000dd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000dd4:	60d3      	str	r3, [r2, #12]
    DATA2_PORT->ODR &= ~(1 << D2_PIN_NUMBER);
 8000dd6:	4b4d      	ldr	r3, [pc, #308]	@ (8000f0c <send_command+0x1b8>)
 8000dd8:	68db      	ldr	r3, [r3, #12]
 8000dda:	4a4c      	ldr	r2, [pc, #304]	@ (8000f0c <send_command+0x1b8>)
 8000ddc:	f023 0320 	bic.w	r3, r3, #32
 8000de0:	60d3      	str	r3, [r2, #12]
    DATA3_PORT->ODR &= ~(1 << D3_PIN_NUMBER);
 8000de2:	4b49      	ldr	r3, [pc, #292]	@ (8000f08 <send_command+0x1b4>)
 8000de4:	68db      	ldr	r3, [r3, #12]
 8000de6:	4a48      	ldr	r2, [pc, #288]	@ (8000f08 <send_command+0x1b4>)
 8000de8:	f023 0301 	bic.w	r3, r3, #1
 8000dec:	60d3      	str	r3, [r2, #12]
    DATA4_PORT->ODR &= ~(1 << D4_PIN_NUMBER);
 8000dee:	4b47      	ldr	r3, [pc, #284]	@ (8000f0c <send_command+0x1b8>)
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	4a46      	ldr	r2, [pc, #280]	@ (8000f0c <send_command+0x1b8>)
 8000df4:	f023 0310 	bic.w	r3, r3, #16
 8000df8:	60d3      	str	r3, [r2, #12]
    DATA5_PORT->ODR &= ~(1 << D5_PIN_NUMBER);
 8000dfa:	4b42      	ldr	r3, [pc, #264]	@ (8000f04 <send_command+0x1b0>)
 8000dfc:	68db      	ldr	r3, [r3, #12]
 8000dfe:	4a41      	ldr	r2, [pc, #260]	@ (8000f04 <send_command+0x1b0>)
 8000e00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000e04:	60d3      	str	r3, [r2, #12]
    DATA6_PORT->ODR &= ~(1 << D6_PIN_NUMBER);
 8000e06:	4b3f      	ldr	r3, [pc, #252]	@ (8000f04 <send_command+0x1b0>)
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	4a3e      	ldr	r2, [pc, #248]	@ (8000f04 <send_command+0x1b0>)
 8000e0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e10:	60d3      	str	r3, [r2, #12]
    DATA7_PORT->ODR &= ~(1 << D7_PIN_NUMBER);
 8000e12:	4b3c      	ldr	r3, [pc, #240]	@ (8000f04 <send_command+0x1b0>)
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	4a3b      	ldr	r2, [pc, #236]	@ (8000f04 <send_command+0x1b0>)
 8000e18:	f023 0320 	bic.w	r3, r3, #32
 8000e1c:	60d3      	str	r3, [r2, #12]

    Delay(T);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f7ff ff80 	bl	8000d24 <Delay>
    CTRL_PORT->ODR |= (1 << E_PIN_NUMBER); // E_PIN_NUMBER=SET
 8000e24:	4b36      	ldr	r3, [pc, #216]	@ (8000f00 <send_command+0x1ac>)
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	4a35      	ldr	r2, [pc, #212]	@ (8000f00 <send_command+0x1ac>)
 8000e2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e2e:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8000e30:	2001      	movs	r0, #1
 8000e32:	f7ff ff77 	bl	8000d24 <Delay>

    // Set data lines with the command
    if (command & 0x01) DATA0_PORT->ODR |= (1 << D0_PIN_NUMBER);
 8000e36:	79fb      	ldrb	r3, [r7, #7]
 8000e38:	f003 0301 	and.w	r3, r3, #1
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d005      	beq.n	8000e4c <send_command+0xf8>
 8000e40:	4b31      	ldr	r3, [pc, #196]	@ (8000f08 <send_command+0x1b4>)
 8000e42:	68db      	ldr	r3, [r3, #12]
 8000e44:	4a30      	ldr	r2, [pc, #192]	@ (8000f08 <send_command+0x1b4>)
 8000e46:	f043 0302 	orr.w	r3, r3, #2
 8000e4a:	60d3      	str	r3, [r2, #12]
    if (command & 0x02) DATA1_PORT->ODR |= (1 << D1_PIN_NUMBER);
 8000e4c:	79fb      	ldrb	r3, [r7, #7]
 8000e4e:	f003 0302 	and.w	r3, r3, #2
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d005      	beq.n	8000e62 <send_command+0x10e>
 8000e56:	4b2a      	ldr	r3, [pc, #168]	@ (8000f00 <send_command+0x1ac>)
 8000e58:	68db      	ldr	r3, [r3, #12]
 8000e5a:	4a29      	ldr	r2, [pc, #164]	@ (8000f00 <send_command+0x1ac>)
 8000e5c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e60:	60d3      	str	r3, [r2, #12]
    if (command & 0x04) DATA2_PORT->ODR |= (1 << D2_PIN_NUMBER);
 8000e62:	79fb      	ldrb	r3, [r7, #7]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d005      	beq.n	8000e78 <send_command+0x124>
 8000e6c:	4b27      	ldr	r3, [pc, #156]	@ (8000f0c <send_command+0x1b8>)
 8000e6e:	68db      	ldr	r3, [r3, #12]
 8000e70:	4a26      	ldr	r2, [pc, #152]	@ (8000f0c <send_command+0x1b8>)
 8000e72:	f043 0320 	orr.w	r3, r3, #32
 8000e76:	60d3      	str	r3, [r2, #12]
    if (command & 0x08) DATA3_PORT->ODR |= (1 << D3_PIN_NUMBER);
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	f003 0308 	and.w	r3, r3, #8
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d005      	beq.n	8000e8e <send_command+0x13a>
 8000e82:	4b21      	ldr	r3, [pc, #132]	@ (8000f08 <send_command+0x1b4>)
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	4a20      	ldr	r2, [pc, #128]	@ (8000f08 <send_command+0x1b4>)
 8000e88:	f043 0301 	orr.w	r3, r3, #1
 8000e8c:	60d3      	str	r3, [r2, #12]
    if (command & 0x10) DATA4_PORT->ODR |= (1 << D4_PIN_NUMBER);
 8000e8e:	79fb      	ldrb	r3, [r7, #7]
 8000e90:	f003 0310 	and.w	r3, r3, #16
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d005      	beq.n	8000ea4 <send_command+0x150>
 8000e98:	4b1c      	ldr	r3, [pc, #112]	@ (8000f0c <send_command+0x1b8>)
 8000e9a:	68db      	ldr	r3, [r3, #12]
 8000e9c:	4a1b      	ldr	r2, [pc, #108]	@ (8000f0c <send_command+0x1b8>)
 8000e9e:	f043 0310 	orr.w	r3, r3, #16
 8000ea2:	60d3      	str	r3, [r2, #12]
    if (command & 0x20) DATA5_PORT->ODR |= (1 << D5_PIN_NUMBER);
 8000ea4:	79fb      	ldrb	r3, [r7, #7]
 8000ea6:	f003 0320 	and.w	r3, r3, #32
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d005      	beq.n	8000eba <send_command+0x166>
 8000eae:	4b15      	ldr	r3, [pc, #84]	@ (8000f04 <send_command+0x1b0>)
 8000eb0:	68db      	ldr	r3, [r3, #12]
 8000eb2:	4a14      	ldr	r2, [pc, #80]	@ (8000f04 <send_command+0x1b0>)
 8000eb4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000eb8:	60d3      	str	r3, [r2, #12]
    if (command & 0x40) DATA6_PORT->ODR |= (1 << D6_PIN_NUMBER);
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d005      	beq.n	8000ed0 <send_command+0x17c>
 8000ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8000f04 <send_command+0x1b0>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8000f04 <send_command+0x1b0>)
 8000eca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ece:	60d3      	str	r3, [r2, #12]
    if (command & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);
 8000ed0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	da05      	bge.n	8000ee4 <send_command+0x190>
 8000ed8:	4b0a      	ldr	r3, [pc, #40]	@ (8000f04 <send_command+0x1b0>)
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	4a09      	ldr	r2, [pc, #36]	@ (8000f04 <send_command+0x1b0>)
 8000ede:	f043 0320 	orr.w	r3, r3, #32
 8000ee2:	60d3      	str	r3, [r2, #12]

    Delay(T);
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f7ff ff1d 	bl	8000d24 <Delay>
    CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 8000eea:	4b05      	ldr	r3, [pc, #20]	@ (8000f00 <send_command+0x1ac>)
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	4a04      	ldr	r2, [pc, #16]	@ (8000f00 <send_command+0x1ac>)
 8000ef0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ef4:	60d3      	str	r3, [r2, #12]
}
 8000ef6:	bf00      	nop
 8000ef8:	3708      	adds	r7, #8
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	40011800 	.word	0x40011800
 8000f04:	40010800 	.word	0x40010800
 8000f08:	40010c00 	.word	0x40010c00
 8000f0c:	40011000 	.word	0x40011000

08000f10 <glcd_on>:

void glcd_on(void) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	af00      	add	r7, sp, #0
    Delay(T);
 8000f14:	2001      	movs	r0, #1
 8000f16:	f7ff ff05 	bl	8000d24 <Delay>
    send_command(0x3F);     // GLCD on
 8000f1a:	203f      	movs	r0, #63	@ 0x3f
 8000f1c:	f7ff ff1a 	bl	8000d54 <send_command>
    send_command(0x40);     // SET Cursor on Y=0
 8000f20:	2040      	movs	r0, #64	@ 0x40
 8000f22:	f7ff ff17 	bl	8000d54 <send_command>
    send_command(0xB8);     // SET Page on X=0, Line=0
 8000f26:	20b8      	movs	r0, #184	@ 0xb8
 8000f28:	f7ff ff14 	bl	8000d54 <send_command>
    send_command(0xC0);     // Display Start Line=0xC0
 8000f2c:	20c0      	movs	r0, #192	@ 0xc0
 8000f2e:	f7ff ff11 	bl	8000d54 <send_command>
}
 8000f32:	bf00      	nop
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <glcd_off>:

void glcd_off(void) {
 8000f36:	b580      	push	{r7, lr}
 8000f38:	af00      	add	r7, sp, #0
    Delay(T);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff fef2 	bl	8000d24 <Delay>
    send_command(0x3E);
 8000f40:	203e      	movs	r0, #62	@ 0x3e
 8000f42:	f7ff ff07 	bl	8000d54 <send_command>
}
 8000f46:	bf00      	nop
 8000f48:	bd80      	pop	{r7, pc}
	...

08000f4c <glcd_putchar>:

void glcd_putchar(unsigned char data, unsigned char j) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	4603      	mov	r3, r0
 8000f54:	460a      	mov	r2, r1
 8000f56:	71fb      	strb	r3, [r7, #7]
 8000f58:	4613      	mov	r3, r2
 8000f5a:	71bb      	strb	r3, [r7, #6]
    if (j < 64) {
 8000f5c:	79bb      	ldrb	r3, [r7, #6]
 8000f5e:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f60:	f200 80d2 	bhi.w	8001108 <glcd_putchar+0x1bc>
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER);   // E_PIN_NUMBER=RESET
 8000f64:	4b64      	ldr	r3, [pc, #400]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	4a63      	ldr	r2, [pc, #396]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f6a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000f6e:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8000f70:	2001      	movs	r0, #1
 8000f72:	f7ff fed7 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << RW_PIN_NUMBER);  // RW_PIN_NUMBER=RESET
 8000f76:	4b60      	ldr	r3, [pc, #384]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f78:	68db      	ldr	r3, [r3, #12]
 8000f7a:	4a5f      	ldr	r2, [pc, #380]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f80:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8000f82:	2001      	movs	r0, #1
 8000f84:	f7ff fece 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << DI_PIN_NUMBER);   // DI_PIN_NUMBER=SET
 8000f88:	4b5b      	ldr	r3, [pc, #364]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	4a5a      	ldr	r2, [pc, #360]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000f8e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f92:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8000f94:	2001      	movs	r0, #1
 8000f96:	f7ff fec5 	bl	8000d24 <Delay>
        SECO1_PORT->ODR |= (1 << CS1_PIN_NUMBER); // CS1_PIN_NUMBER=SET
 8000f9a:	4b58      	ldr	r3, [pc, #352]	@ (80010fc <glcd_putchar+0x1b0>)
 8000f9c:	68db      	ldr	r3, [r3, #12]
 8000f9e:	4a57      	ldr	r2, [pc, #348]	@ (80010fc <glcd_putchar+0x1b0>)
 8000fa0:	f043 0310 	orr.w	r3, r3, #16
 8000fa4:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f7ff febc 	bl	8000d24 <Delay>
        SECO2_PORT->ODR &= ~(1 << CS2_PIN_NUMBER);// CS2_PIN_NUMBER=RESET
 8000fac:	4b53      	ldr	r3, [pc, #332]	@ (80010fc <glcd_putchar+0x1b0>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	4a52      	ldr	r2, [pc, #328]	@ (80010fc <glcd_putchar+0x1b0>)
 8000fb2:	f023 0308 	bic.w	r3, r3, #8
 8000fb6:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8000fb8:	2001      	movs	r0, #1
 8000fba:	f7ff feb3 	bl	8000d24 <Delay>

        // Clear data lines
        DATA0_PORT->ODR &= ~(1 << D0_PIN_NUMBER);
 8000fbe:	4b50      	ldr	r3, [pc, #320]	@ (8001100 <glcd_putchar+0x1b4>)
 8000fc0:	68db      	ldr	r3, [r3, #12]
 8000fc2:	4a4f      	ldr	r2, [pc, #316]	@ (8001100 <glcd_putchar+0x1b4>)
 8000fc4:	f023 0302 	bic.w	r3, r3, #2
 8000fc8:	60d3      	str	r3, [r2, #12]
        DATA1_PORT->ODR &= ~(1 << D1_PIN_NUMBER);
 8000fca:	4b4b      	ldr	r3, [pc, #300]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000fcc:	68db      	ldr	r3, [r3, #12]
 8000fce:	4a4a      	ldr	r2, [pc, #296]	@ (80010f8 <glcd_putchar+0x1ac>)
 8000fd0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000fd4:	60d3      	str	r3, [r2, #12]
        DATA2_PORT->ODR &= ~(1 << D2_PIN_NUMBER);
 8000fd6:	4b4b      	ldr	r3, [pc, #300]	@ (8001104 <glcd_putchar+0x1b8>)
 8000fd8:	68db      	ldr	r3, [r3, #12]
 8000fda:	4a4a      	ldr	r2, [pc, #296]	@ (8001104 <glcd_putchar+0x1b8>)
 8000fdc:	f023 0320 	bic.w	r3, r3, #32
 8000fe0:	60d3      	str	r3, [r2, #12]
        DATA3_PORT->ODR &= ~(1 << D3_PIN_NUMBER);
 8000fe2:	4b47      	ldr	r3, [pc, #284]	@ (8001100 <glcd_putchar+0x1b4>)
 8000fe4:	68db      	ldr	r3, [r3, #12]
 8000fe6:	4a46      	ldr	r2, [pc, #280]	@ (8001100 <glcd_putchar+0x1b4>)
 8000fe8:	f023 0301 	bic.w	r3, r3, #1
 8000fec:	60d3      	str	r3, [r2, #12]
        DATA4_PORT->ODR &= ~(1 << D4_PIN_NUMBER);
 8000fee:	4b45      	ldr	r3, [pc, #276]	@ (8001104 <glcd_putchar+0x1b8>)
 8000ff0:	68db      	ldr	r3, [r3, #12]
 8000ff2:	4a44      	ldr	r2, [pc, #272]	@ (8001104 <glcd_putchar+0x1b8>)
 8000ff4:	f023 0310 	bic.w	r3, r3, #16
 8000ff8:	60d3      	str	r3, [r2, #12]
        DATA5_PORT->ODR &= ~(1 << D5_PIN_NUMBER);
 8000ffa:	4b40      	ldr	r3, [pc, #256]	@ (80010fc <glcd_putchar+0x1b0>)
 8000ffc:	68db      	ldr	r3, [r3, #12]
 8000ffe:	4a3f      	ldr	r2, [pc, #252]	@ (80010fc <glcd_putchar+0x1b0>)
 8001000:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001004:	60d3      	str	r3, [r2, #12]
        DATA6_PORT->ODR &= ~(1 << D6_PIN_NUMBER);
 8001006:	4b3d      	ldr	r3, [pc, #244]	@ (80010fc <glcd_putchar+0x1b0>)
 8001008:	68db      	ldr	r3, [r3, #12]
 800100a:	4a3c      	ldr	r2, [pc, #240]	@ (80010fc <glcd_putchar+0x1b0>)
 800100c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001010:	60d3      	str	r3, [r2, #12]
        DATA7_PORT->ODR &= ~(1 << D7_PIN_NUMBER);
 8001012:	4b3a      	ldr	r3, [pc, #232]	@ (80010fc <glcd_putchar+0x1b0>)
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	4a39      	ldr	r2, [pc, #228]	@ (80010fc <glcd_putchar+0x1b0>)
 8001018:	f023 0320 	bic.w	r3, r3, #32
 800101c:	60d3      	str	r3, [r2, #12]

        Delay(T);
 800101e:	2001      	movs	r0, #1
 8001020:	f7ff fe80 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << E_PIN_NUMBER); // E_PIN_NUMBER=SET
 8001024:	4b34      	ldr	r3, [pc, #208]	@ (80010f8 <glcd_putchar+0x1ac>)
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	4a33      	ldr	r2, [pc, #204]	@ (80010f8 <glcd_putchar+0x1ac>)
 800102a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800102e:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001030:	2001      	movs	r0, #1
 8001032:	f7ff fe77 	bl	8000d24 <Delay>

        // Set data lines with the data
        if (data & 0x01) DATA0_PORT->ODR |= (1 << D0_PIN_NUMBER);
 8001036:	79fb      	ldrb	r3, [r7, #7]
 8001038:	f003 0301 	and.w	r3, r3, #1
 800103c:	2b00      	cmp	r3, #0
 800103e:	d005      	beq.n	800104c <glcd_putchar+0x100>
 8001040:	4b2f      	ldr	r3, [pc, #188]	@ (8001100 <glcd_putchar+0x1b4>)
 8001042:	68db      	ldr	r3, [r3, #12]
 8001044:	4a2e      	ldr	r2, [pc, #184]	@ (8001100 <glcd_putchar+0x1b4>)
 8001046:	f043 0302 	orr.w	r3, r3, #2
 800104a:	60d3      	str	r3, [r2, #12]
        if (data & 0x02) DATA1_PORT->ODR |= (1 << D1_PIN_NUMBER);
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 0302 	and.w	r3, r3, #2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d005      	beq.n	8001062 <glcd_putchar+0x116>
 8001056:	4b28      	ldr	r3, [pc, #160]	@ (80010f8 <glcd_putchar+0x1ac>)
 8001058:	68db      	ldr	r3, [r3, #12]
 800105a:	4a27      	ldr	r2, [pc, #156]	@ (80010f8 <glcd_putchar+0x1ac>)
 800105c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001060:	60d3      	str	r3, [r2, #12]
        if (data & 0x04) DATA2_PORT->ODR |= (1 << D2_PIN_NUMBER);
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	f003 0304 	and.w	r3, r3, #4
 8001068:	2b00      	cmp	r3, #0
 800106a:	d005      	beq.n	8001078 <glcd_putchar+0x12c>
 800106c:	4b25      	ldr	r3, [pc, #148]	@ (8001104 <glcd_putchar+0x1b8>)
 800106e:	68db      	ldr	r3, [r3, #12]
 8001070:	4a24      	ldr	r2, [pc, #144]	@ (8001104 <glcd_putchar+0x1b8>)
 8001072:	f043 0320 	orr.w	r3, r3, #32
 8001076:	60d3      	str	r3, [r2, #12]
        if (data & 0x08) DATA3_PORT->ODR |= (1 << D3_PIN_NUMBER);
 8001078:	79fb      	ldrb	r3, [r7, #7]
 800107a:	f003 0308 	and.w	r3, r3, #8
 800107e:	2b00      	cmp	r3, #0
 8001080:	d005      	beq.n	800108e <glcd_putchar+0x142>
 8001082:	4b1f      	ldr	r3, [pc, #124]	@ (8001100 <glcd_putchar+0x1b4>)
 8001084:	68db      	ldr	r3, [r3, #12]
 8001086:	4a1e      	ldr	r2, [pc, #120]	@ (8001100 <glcd_putchar+0x1b4>)
 8001088:	f043 0301 	orr.w	r3, r3, #1
 800108c:	60d3      	str	r3, [r2, #12]
        if (data & 0x10) DATA4_PORT->ODR |= (1 << D4_PIN_NUMBER);
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	f003 0310 	and.w	r3, r3, #16
 8001094:	2b00      	cmp	r3, #0
 8001096:	d005      	beq.n	80010a4 <glcd_putchar+0x158>
 8001098:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <glcd_putchar+0x1b8>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	4a19      	ldr	r2, [pc, #100]	@ (8001104 <glcd_putchar+0x1b8>)
 800109e:	f043 0310 	orr.w	r3, r3, #16
 80010a2:	60d3      	str	r3, [r2, #12]
        if (data & 0x20) DATA5_PORT->ODR |= (1 << D5_PIN_NUMBER);
 80010a4:	79fb      	ldrb	r3, [r7, #7]
 80010a6:	f003 0320 	and.w	r3, r3, #32
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d005      	beq.n	80010ba <glcd_putchar+0x16e>
 80010ae:	4b13      	ldr	r3, [pc, #76]	@ (80010fc <glcd_putchar+0x1b0>)
 80010b0:	68db      	ldr	r3, [r3, #12]
 80010b2:	4a12      	ldr	r2, [pc, #72]	@ (80010fc <glcd_putchar+0x1b0>)
 80010b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010b8:	60d3      	str	r3, [r2, #12]
        if (data & 0x40) DATA6_PORT->ODR |= (1 << D6_PIN_NUMBER);
 80010ba:	79fb      	ldrb	r3, [r7, #7]
 80010bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d005      	beq.n	80010d0 <glcd_putchar+0x184>
 80010c4:	4b0d      	ldr	r3, [pc, #52]	@ (80010fc <glcd_putchar+0x1b0>)
 80010c6:	68db      	ldr	r3, [r3, #12]
 80010c8:	4a0c      	ldr	r2, [pc, #48]	@ (80010fc <glcd_putchar+0x1b0>)
 80010ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80010ce:	60d3      	str	r3, [r2, #12]
        if (data & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);
 80010d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	da05      	bge.n	80010e4 <glcd_putchar+0x198>
 80010d8:	4b08      	ldr	r3, [pc, #32]	@ (80010fc <glcd_putchar+0x1b0>)
 80010da:	68db      	ldr	r3, [r3, #12]
 80010dc:	4a07      	ldr	r2, [pc, #28]	@ (80010fc <glcd_putchar+0x1b0>)
 80010de:	f043 0320 	orr.w	r3, r3, #32
 80010e2:	60d3      	str	r3, [r2, #12]

        Delay(T);
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff fe1d 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 80010ea:	4b03      	ldr	r3, [pc, #12]	@ (80010f8 <glcd_putchar+0x1ac>)
 80010ec:	68db      	ldr	r3, [r3, #12]
 80010ee:	4a02      	ldr	r2, [pc, #8]	@ (80010f8 <glcd_putchar+0x1ac>)
 80010f0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80010f4:	60d3      	str	r3, [r2, #12]
        if (data & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);

        Delay(T);
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
    }
}
 80010f6:	e0d0      	b.n	800129a <glcd_putchar+0x34e>
 80010f8:	40011800 	.word	0x40011800
 80010fc:	40010800 	.word	0x40010800
 8001100:	40010c00 	.word	0x40010c00
 8001104:	40011000 	.word	0x40011000
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER);   // E_PIN_NUMBER=RESET
 8001108:	4b66      	ldr	r3, [pc, #408]	@ (80012a4 <glcd_putchar+0x358>)
 800110a:	68db      	ldr	r3, [r3, #12]
 800110c:	4a65      	ldr	r2, [pc, #404]	@ (80012a4 <glcd_putchar+0x358>)
 800110e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001112:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff fe05 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << RW_PIN_NUMBER);  // RW_PIN_NUMBER=RESET
 800111a:	4b62      	ldr	r3, [pc, #392]	@ (80012a4 <glcd_putchar+0x358>)
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	4a61      	ldr	r2, [pc, #388]	@ (80012a4 <glcd_putchar+0x358>)
 8001120:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001124:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff fdfc 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << DI_PIN_NUMBER);   // DI_PIN_NUMBER=SET
 800112c:	4b5d      	ldr	r3, [pc, #372]	@ (80012a4 <glcd_putchar+0x358>)
 800112e:	68db      	ldr	r3, [r3, #12]
 8001130:	4a5c      	ldr	r2, [pc, #368]	@ (80012a4 <glcd_putchar+0x358>)
 8001132:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001136:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001138:	2001      	movs	r0, #1
 800113a:	f7ff fdf3 	bl	8000d24 <Delay>
        SECO1_PORT->ODR &= ~(1 << CS1_PIN_NUMBER);// CS1_PIN_NUMBER=RESET
 800113e:	4b5a      	ldr	r3, [pc, #360]	@ (80012a8 <glcd_putchar+0x35c>)
 8001140:	68db      	ldr	r3, [r3, #12]
 8001142:	4a59      	ldr	r2, [pc, #356]	@ (80012a8 <glcd_putchar+0x35c>)
 8001144:	f023 0310 	bic.w	r3, r3, #16
 8001148:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800114a:	2001      	movs	r0, #1
 800114c:	f7ff fdea 	bl	8000d24 <Delay>
        SECO2_PORT->ODR |= (1 << CS2_PIN_NUMBER); // CS2_PIN_NUMBER=SET
 8001150:	4b55      	ldr	r3, [pc, #340]	@ (80012a8 <glcd_putchar+0x35c>)
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	4a54      	ldr	r2, [pc, #336]	@ (80012a8 <glcd_putchar+0x35c>)
 8001156:	f043 0308 	orr.w	r3, r3, #8
 800115a:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800115c:	2001      	movs	r0, #1
 800115e:	f7ff fde1 	bl	8000d24 <Delay>
        DATA0_PORT->ODR &= ~(1 << D0_PIN_NUMBER);
 8001162:	4b52      	ldr	r3, [pc, #328]	@ (80012ac <glcd_putchar+0x360>)
 8001164:	68db      	ldr	r3, [r3, #12]
 8001166:	4a51      	ldr	r2, [pc, #324]	@ (80012ac <glcd_putchar+0x360>)
 8001168:	f023 0302 	bic.w	r3, r3, #2
 800116c:	60d3      	str	r3, [r2, #12]
        DATA1_PORT->ODR &= ~(1 << D1_PIN_NUMBER);
 800116e:	4b4d      	ldr	r3, [pc, #308]	@ (80012a4 <glcd_putchar+0x358>)
 8001170:	68db      	ldr	r3, [r3, #12]
 8001172:	4a4c      	ldr	r2, [pc, #304]	@ (80012a4 <glcd_putchar+0x358>)
 8001174:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001178:	60d3      	str	r3, [r2, #12]
        DATA2_PORT->ODR &= ~(1 << D2_PIN_NUMBER);
 800117a:	4b4d      	ldr	r3, [pc, #308]	@ (80012b0 <glcd_putchar+0x364>)
 800117c:	68db      	ldr	r3, [r3, #12]
 800117e:	4a4c      	ldr	r2, [pc, #304]	@ (80012b0 <glcd_putchar+0x364>)
 8001180:	f023 0320 	bic.w	r3, r3, #32
 8001184:	60d3      	str	r3, [r2, #12]
        DATA3_PORT->ODR &= ~(1 << D3_PIN_NUMBER);
 8001186:	4b49      	ldr	r3, [pc, #292]	@ (80012ac <glcd_putchar+0x360>)
 8001188:	68db      	ldr	r3, [r3, #12]
 800118a:	4a48      	ldr	r2, [pc, #288]	@ (80012ac <glcd_putchar+0x360>)
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	60d3      	str	r3, [r2, #12]
        DATA4_PORT->ODR &= ~(1 << D4_PIN_NUMBER);
 8001192:	4b47      	ldr	r3, [pc, #284]	@ (80012b0 <glcd_putchar+0x364>)
 8001194:	68db      	ldr	r3, [r3, #12]
 8001196:	4a46      	ldr	r2, [pc, #280]	@ (80012b0 <glcd_putchar+0x364>)
 8001198:	f023 0310 	bic.w	r3, r3, #16
 800119c:	60d3      	str	r3, [r2, #12]
        DATA5_PORT->ODR &= ~(1 << D5_PIN_NUMBER);
 800119e:	4b42      	ldr	r3, [pc, #264]	@ (80012a8 <glcd_putchar+0x35c>)
 80011a0:	68db      	ldr	r3, [r3, #12]
 80011a2:	4a41      	ldr	r2, [pc, #260]	@ (80012a8 <glcd_putchar+0x35c>)
 80011a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80011a8:	60d3      	str	r3, [r2, #12]
        DATA6_PORT->ODR &= ~(1 << D6_PIN_NUMBER);
 80011aa:	4b3f      	ldr	r3, [pc, #252]	@ (80012a8 <glcd_putchar+0x35c>)
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	4a3e      	ldr	r2, [pc, #248]	@ (80012a8 <glcd_putchar+0x35c>)
 80011b0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80011b4:	60d3      	str	r3, [r2, #12]
        DATA7_PORT->ODR &= ~(1 << D7_PIN_NUMBER);
 80011b6:	4b3c      	ldr	r3, [pc, #240]	@ (80012a8 <glcd_putchar+0x35c>)
 80011b8:	68db      	ldr	r3, [r3, #12]
 80011ba:	4a3b      	ldr	r2, [pc, #236]	@ (80012a8 <glcd_putchar+0x35c>)
 80011bc:	f023 0320 	bic.w	r3, r3, #32
 80011c0:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80011c2:	2001      	movs	r0, #1
 80011c4:	f7ff fdae 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << E_PIN_NUMBER); // E_PIN_NUMBER=SET
 80011c8:	4b36      	ldr	r3, [pc, #216]	@ (80012a4 <glcd_putchar+0x358>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	4a35      	ldr	r2, [pc, #212]	@ (80012a4 <glcd_putchar+0x358>)
 80011ce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011d2:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80011d4:	2001      	movs	r0, #1
 80011d6:	f7ff fda5 	bl	8000d24 <Delay>
        if (data & 0x01) DATA0_PORT->ODR |= (1 << D0_PIN_NUMBER);
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	f003 0301 	and.w	r3, r3, #1
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d005      	beq.n	80011f0 <glcd_putchar+0x2a4>
 80011e4:	4b31      	ldr	r3, [pc, #196]	@ (80012ac <glcd_putchar+0x360>)
 80011e6:	68db      	ldr	r3, [r3, #12]
 80011e8:	4a30      	ldr	r2, [pc, #192]	@ (80012ac <glcd_putchar+0x360>)
 80011ea:	f043 0302 	orr.w	r3, r3, #2
 80011ee:	60d3      	str	r3, [r2, #12]
        if (data & 0x02) DATA1_PORT->ODR |= (1 << D1_PIN_NUMBER);
 80011f0:	79fb      	ldrb	r3, [r7, #7]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d005      	beq.n	8001206 <glcd_putchar+0x2ba>
 80011fa:	4b2a      	ldr	r3, [pc, #168]	@ (80012a4 <glcd_putchar+0x358>)
 80011fc:	68db      	ldr	r3, [r3, #12]
 80011fe:	4a29      	ldr	r2, [pc, #164]	@ (80012a4 <glcd_putchar+0x358>)
 8001200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001204:	60d3      	str	r3, [r2, #12]
        if (data & 0x04) DATA2_PORT->ODR |= (1 << D2_PIN_NUMBER);
 8001206:	79fb      	ldrb	r3, [r7, #7]
 8001208:	f003 0304 	and.w	r3, r3, #4
 800120c:	2b00      	cmp	r3, #0
 800120e:	d005      	beq.n	800121c <glcd_putchar+0x2d0>
 8001210:	4b27      	ldr	r3, [pc, #156]	@ (80012b0 <glcd_putchar+0x364>)
 8001212:	68db      	ldr	r3, [r3, #12]
 8001214:	4a26      	ldr	r2, [pc, #152]	@ (80012b0 <glcd_putchar+0x364>)
 8001216:	f043 0320 	orr.w	r3, r3, #32
 800121a:	60d3      	str	r3, [r2, #12]
        if (data & 0x08) DATA3_PORT->ODR |= (1 << D3_PIN_NUMBER);
 800121c:	79fb      	ldrb	r3, [r7, #7]
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	2b00      	cmp	r3, #0
 8001224:	d005      	beq.n	8001232 <glcd_putchar+0x2e6>
 8001226:	4b21      	ldr	r3, [pc, #132]	@ (80012ac <glcd_putchar+0x360>)
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	4a20      	ldr	r2, [pc, #128]	@ (80012ac <glcd_putchar+0x360>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	60d3      	str	r3, [r2, #12]
        if (data & 0x10) DATA4_PORT->ODR |= (1 << D4_PIN_NUMBER);
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f003 0310 	and.w	r3, r3, #16
 8001238:	2b00      	cmp	r3, #0
 800123a:	d005      	beq.n	8001248 <glcd_putchar+0x2fc>
 800123c:	4b1c      	ldr	r3, [pc, #112]	@ (80012b0 <glcd_putchar+0x364>)
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	4a1b      	ldr	r2, [pc, #108]	@ (80012b0 <glcd_putchar+0x364>)
 8001242:	f043 0310 	orr.w	r3, r3, #16
 8001246:	60d3      	str	r3, [r2, #12]
        if (data & 0x20) DATA5_PORT->ODR |= (1 << D5_PIN_NUMBER);
 8001248:	79fb      	ldrb	r3, [r7, #7]
 800124a:	f003 0320 	and.w	r3, r3, #32
 800124e:	2b00      	cmp	r3, #0
 8001250:	d005      	beq.n	800125e <glcd_putchar+0x312>
 8001252:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <glcd_putchar+0x35c>)
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	4a14      	ldr	r2, [pc, #80]	@ (80012a8 <glcd_putchar+0x35c>)
 8001258:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800125c:	60d3      	str	r3, [r2, #12]
        if (data & 0x40) DATA6_PORT->ODR |= (1 << D6_PIN_NUMBER);
 800125e:	79fb      	ldrb	r3, [r7, #7]
 8001260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <glcd_putchar+0x328>
 8001268:	4b0f      	ldr	r3, [pc, #60]	@ (80012a8 <glcd_putchar+0x35c>)
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4a0e      	ldr	r2, [pc, #56]	@ (80012a8 <glcd_putchar+0x35c>)
 800126e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001272:	60d3      	str	r3, [r2, #12]
        if (data & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);
 8001274:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001278:	2b00      	cmp	r3, #0
 800127a:	da05      	bge.n	8001288 <glcd_putchar+0x33c>
 800127c:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <glcd_putchar+0x35c>)
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	4a09      	ldr	r2, [pc, #36]	@ (80012a8 <glcd_putchar+0x35c>)
 8001282:	f043 0320 	orr.w	r3, r3, #32
 8001286:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001288:	2001      	movs	r0, #1
 800128a:	f7ff fd4b 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 800128e:	4b05      	ldr	r3, [pc, #20]	@ (80012a4 <glcd_putchar+0x358>)
 8001290:	68db      	ldr	r3, [r3, #12]
 8001292:	4a04      	ldr	r2, [pc, #16]	@ (80012a4 <glcd_putchar+0x358>)
 8001294:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001298:	60d3      	str	r3, [r2, #12]
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40011800 	.word	0x40011800
 80012a8:	40010800 	.word	0x40010800
 80012ac:	40010c00 	.word	0x40010c00
 80012b0:	40011000 	.word	0x40011000

080012b4 <glcd_puts>:

void glcd_puts(char *str, char x, char y) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
 80012bc:	460b      	mov	r3, r1
 80012be:	70fb      	strb	r3, [r7, #3]
 80012c0:	4613      	mov	r3, r2
 80012c2:	70bb      	strb	r3, [r7, #2]
    Delay(T);
 80012c4:	2001      	movs	r0, #1
 80012c6:	f7ff fd2d 	bl	8000d24 <Delay>
    int i, j;
    while (*str != 0) {
 80012ca:	e030      	b.n	800132e <glcd_puts+0x7a>
        i = (8 * (*str));
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	781b      	ldrb	r3, [r3, #0]
 80012d0:	00db      	lsls	r3, r3, #3
 80012d2:	60fb      	str	r3, [r7, #12]
        j = i + 7;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	3307      	adds	r3, #7
 80012d8:	60bb      	str	r3, [r7, #8]
        for (; i <= j; i++) {
 80012da:	e021      	b.n	8001320 <glcd_puts+0x6c>
            glcd_gotoxy(x, y);
 80012dc:	78ba      	ldrb	r2, [r7, #2]
 80012de:	78fb      	ldrb	r3, [r7, #3]
 80012e0:	4611      	mov	r1, r2
 80012e2:	4618      	mov	r0, r3
 80012e4:	f000 f82e 	bl	8001344 <glcd_gotoxy>
            glcd_putchar(Font[i], x);
 80012e8:	4a15      	ldr	r2, [pc, #84]	@ (8001340 <glcd_puts+0x8c>)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	78fa      	ldrb	r2, [r7, #3]
 80012f2:	4611      	mov	r1, r2
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fe29 	bl	8000f4c <glcd_putchar>
            ++x;
 80012fa:	78fb      	ldrb	r3, [r7, #3]
 80012fc:	3301      	adds	r3, #1
 80012fe:	70fb      	strb	r3, [r7, #3]
            if (x > 121) {
 8001300:	78fb      	ldrb	r3, [r7, #3]
 8001302:	2b79      	cmp	r3, #121	@ 0x79
 8001304:	d909      	bls.n	800131a <glcd_puts+0x66>
                if (i % 8 == 0) {
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	f003 0307 	and.w	r3, r3, #7
 800130c:	2b00      	cmp	r3, #0
 800130e:	d104      	bne.n	800131a <glcd_puts+0x66>
                    ++y;
 8001310:	78bb      	ldrb	r3, [r7, #2]
 8001312:	3301      	adds	r3, #1
 8001314:	70bb      	strb	r3, [r7, #2]
                    x = 0;
 8001316:	2300      	movs	r3, #0
 8001318:	70fb      	strb	r3, [r7, #3]
        for (; i <= j; i++) {
 800131a:	68fb      	ldr	r3, [r7, #12]
 800131c:	3301      	adds	r3, #1
 800131e:	60fb      	str	r3, [r7, #12]
 8001320:	68fa      	ldr	r2, [r7, #12]
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	429a      	cmp	r2, r3
 8001326:	ddd9      	ble.n	80012dc <glcd_puts+0x28>
                }
            }
        }
        str++;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	3301      	adds	r3, #1
 800132c:	607b      	str	r3, [r7, #4]
    while (*str != 0) {
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1ca      	bne.n	80012cc <glcd_puts+0x18>
    }
}
 8001336:	bf00      	nop
 8001338:	bf00      	nop
 800133a:	3710      	adds	r7, #16
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	0800da14 	.word	0x0800da14

08001344 <glcd_gotoxy>:
        glcd_gotoxy(x, y);
        glcd_putImage(point, x);
    }
}

void glcd_gotoxy(unsigned char x, unsigned char y) {
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	4603      	mov	r3, r0
 800134c:	460a      	mov	r2, r1
 800134e:	71fb      	strb	r3, [r7, #7]
 8001350:	4613      	mov	r3, r2
 8001352:	71bb      	strb	r3, [r7, #6]
    Delay(T);
 8001354:	2001      	movs	r0, #1
 8001356:	f7ff fce5 	bl	8000d24 <Delay>
    goto_row(y);
 800135a:	79bb      	ldrb	r3, [r7, #6]
 800135c:	4618      	mov	r0, r3
 800135e:	f000 f808 	bl	8001372 <goto_row>
    goto_column(x);
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	4618      	mov	r0, r3
 8001366:	f000 f81b 	bl	80013a0 <goto_column>
}
 800136a:	bf00      	nop
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}

08001372 <goto_row>:

void goto_row(unsigned char y) {
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	4603      	mov	r3, r0
 800137a:	71fb      	strb	r3, [r7, #7]
    Delay(T);
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff fcd1 	bl	8000d24 <Delay>
    y = (y | 0xB8) & 0xBF;
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	f003 0307 	and.w	r3, r3, #7
 8001388:	b2db      	uxtb	r3, r3
 800138a:	f063 0347 	orn	r3, r3, #71	@ 0x47
 800138e:	71fb      	strb	r3, [r7, #7]
    send_command(y);
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fcde 	bl	8000d54 <send_command>
}
 8001398:	bf00      	nop
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <goto_column>:

void goto_column(unsigned char x) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	4603      	mov	r3, r0
 80013a8:	71fb      	strb	r3, [r7, #7]
    Delay(T);
 80013aa:	2001      	movs	r0, #1
 80013ac:	f7ff fcba 	bl	8000d24 <Delay>

    if (x < 64) {
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b3f      	cmp	r3, #63	@ 0x3f
 80013b4:	f200 80da 	bhi.w	800156c <goto_column+0x1cc>
        x = (x | 0x40) & 0x7F;
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80013c4:	71fb      	strb	r3, [r7, #7]
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 80013c6:	4b65      	ldr	r3, [pc, #404]	@ (800155c <goto_column+0x1bc>)
 80013c8:	68db      	ldr	r3, [r3, #12]
 80013ca:	4a64      	ldr	r2, [pc, #400]	@ (800155c <goto_column+0x1bc>)
 80013cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80013d0:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80013d2:	2001      	movs	r0, #1
 80013d4:	f7ff fca6 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << RW_PIN_NUMBER); // RW_PIN_NUMBER=RESET
 80013d8:	4b60      	ldr	r3, [pc, #384]	@ (800155c <goto_column+0x1bc>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	4a5f      	ldr	r2, [pc, #380]	@ (800155c <goto_column+0x1bc>)
 80013de:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013e2:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80013e4:	2001      	movs	r0, #1
 80013e6:	f7ff fc9d 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << DI_PIN_NUMBER); // DI_PIN_NUMBER=RESET
 80013ea:	4b5c      	ldr	r3, [pc, #368]	@ (800155c <goto_column+0x1bc>)
 80013ec:	68db      	ldr	r3, [r3, #12]
 80013ee:	4a5b      	ldr	r2, [pc, #364]	@ (800155c <goto_column+0x1bc>)
 80013f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80013f4:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80013f6:	2001      	movs	r0, #1
 80013f8:	f7ff fc94 	bl	8000d24 <Delay>
        SECO1_PORT->ODR |= (1 << CS1_PIN_NUMBER); // CS1_PIN_NUMBER=SET
 80013fc:	4b58      	ldr	r3, [pc, #352]	@ (8001560 <goto_column+0x1c0>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	4a57      	ldr	r2, [pc, #348]	@ (8001560 <goto_column+0x1c0>)
 8001402:	f043 0310 	orr.w	r3, r3, #16
 8001406:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001408:	2001      	movs	r0, #1
 800140a:	f7ff fc8b 	bl	8000d24 <Delay>
        SECO2_PORT->ODR &= ~(1 << CS2_PIN_NUMBER); // CS2_PIN_NUMBER=RESET
 800140e:	4b54      	ldr	r3, [pc, #336]	@ (8001560 <goto_column+0x1c0>)
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	4a53      	ldr	r2, [pc, #332]	@ (8001560 <goto_column+0x1c0>)
 8001414:	f023 0308 	bic.w	r3, r3, #8
 8001418:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800141a:	2001      	movs	r0, #1
 800141c:	f7ff fc82 	bl	8000d24 <Delay>

        // Clear data lines
        DATA0_PORT->ODR &= ~(1 << D0_PIN_NUMBER);
 8001420:	4b50      	ldr	r3, [pc, #320]	@ (8001564 <goto_column+0x1c4>)
 8001422:	68db      	ldr	r3, [r3, #12]
 8001424:	4a4f      	ldr	r2, [pc, #316]	@ (8001564 <goto_column+0x1c4>)
 8001426:	f023 0302 	bic.w	r3, r3, #2
 800142a:	60d3      	str	r3, [r2, #12]
        DATA1_PORT->ODR &= ~(1 << D1_PIN_NUMBER);
 800142c:	4b4b      	ldr	r3, [pc, #300]	@ (800155c <goto_column+0x1bc>)
 800142e:	68db      	ldr	r3, [r3, #12]
 8001430:	4a4a      	ldr	r2, [pc, #296]	@ (800155c <goto_column+0x1bc>)
 8001432:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001436:	60d3      	str	r3, [r2, #12]
        DATA2_PORT->ODR &= ~(1 << D2_PIN_NUMBER);
 8001438:	4b4b      	ldr	r3, [pc, #300]	@ (8001568 <goto_column+0x1c8>)
 800143a:	68db      	ldr	r3, [r3, #12]
 800143c:	4a4a      	ldr	r2, [pc, #296]	@ (8001568 <goto_column+0x1c8>)
 800143e:	f023 0320 	bic.w	r3, r3, #32
 8001442:	60d3      	str	r3, [r2, #12]
        DATA3_PORT->ODR &= ~(1 << D3_PIN_NUMBER);
 8001444:	4b47      	ldr	r3, [pc, #284]	@ (8001564 <goto_column+0x1c4>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	4a46      	ldr	r2, [pc, #280]	@ (8001564 <goto_column+0x1c4>)
 800144a:	f023 0301 	bic.w	r3, r3, #1
 800144e:	60d3      	str	r3, [r2, #12]
        DATA4_PORT->ODR &= ~(1 << D4_PIN_NUMBER);
 8001450:	4b45      	ldr	r3, [pc, #276]	@ (8001568 <goto_column+0x1c8>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	4a44      	ldr	r2, [pc, #272]	@ (8001568 <goto_column+0x1c8>)
 8001456:	f023 0310 	bic.w	r3, r3, #16
 800145a:	60d3      	str	r3, [r2, #12]
        DATA5_PORT->ODR &= ~(1 << D5_PIN_NUMBER);
 800145c:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <goto_column+0x1c0>)
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	4a3f      	ldr	r2, [pc, #252]	@ (8001560 <goto_column+0x1c0>)
 8001462:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001466:	60d3      	str	r3, [r2, #12]
        DATA6_PORT->ODR &= ~(1 << D6_PIN_NUMBER);
 8001468:	4b3d      	ldr	r3, [pc, #244]	@ (8001560 <goto_column+0x1c0>)
 800146a:	68db      	ldr	r3, [r3, #12]
 800146c:	4a3c      	ldr	r2, [pc, #240]	@ (8001560 <goto_column+0x1c0>)
 800146e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001472:	60d3      	str	r3, [r2, #12]
        DATA7_PORT->ODR &= ~(1 << D7_PIN_NUMBER);
 8001474:	4b3a      	ldr	r3, [pc, #232]	@ (8001560 <goto_column+0x1c0>)
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	4a39      	ldr	r2, [pc, #228]	@ (8001560 <goto_column+0x1c0>)
 800147a:	f023 0320 	bic.w	r3, r3, #32
 800147e:	60d3      	str	r3, [r2, #12]

        Delay(T);
 8001480:	2001      	movs	r0, #1
 8001482:	f7ff fc4f 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << E_PIN_NUMBER); // E_PIN_NUMBER=SET
 8001486:	4b35      	ldr	r3, [pc, #212]	@ (800155c <goto_column+0x1bc>)
 8001488:	68db      	ldr	r3, [r3, #12]
 800148a:	4a34      	ldr	r2, [pc, #208]	@ (800155c <goto_column+0x1bc>)
 800148c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001490:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001492:	2001      	movs	r0, #1
 8001494:	f7ff fc46 	bl	8000d24 <Delay>

        // Set data lines with the value of x
        if (x & 0x01) DATA0_PORT->ODR |= (1 << D0_PIN_NUMBER);
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	f003 0301 	and.w	r3, r3, #1
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <goto_column+0x10e>
 80014a2:	4b30      	ldr	r3, [pc, #192]	@ (8001564 <goto_column+0x1c4>)
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	4a2f      	ldr	r2, [pc, #188]	@ (8001564 <goto_column+0x1c4>)
 80014a8:	f043 0302 	orr.w	r3, r3, #2
 80014ac:	60d3      	str	r3, [r2, #12]
        if (x & 0x02) DATA1_PORT->ODR |= (1 << D1_PIN_NUMBER);
 80014ae:	79fb      	ldrb	r3, [r7, #7]
 80014b0:	f003 0302 	and.w	r3, r3, #2
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d005      	beq.n	80014c4 <goto_column+0x124>
 80014b8:	4b28      	ldr	r3, [pc, #160]	@ (800155c <goto_column+0x1bc>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	4a27      	ldr	r2, [pc, #156]	@ (800155c <goto_column+0x1bc>)
 80014be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c2:	60d3      	str	r3, [r2, #12]
        if (x & 0x04) DATA2_PORT->ODR |= (1 << D2_PIN_NUMBER);
 80014c4:	79fb      	ldrb	r3, [r7, #7]
 80014c6:	f003 0304 	and.w	r3, r3, #4
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d005      	beq.n	80014da <goto_column+0x13a>
 80014ce:	4b26      	ldr	r3, [pc, #152]	@ (8001568 <goto_column+0x1c8>)
 80014d0:	68db      	ldr	r3, [r3, #12]
 80014d2:	4a25      	ldr	r2, [pc, #148]	@ (8001568 <goto_column+0x1c8>)
 80014d4:	f043 0320 	orr.w	r3, r3, #32
 80014d8:	60d3      	str	r3, [r2, #12]
        if (x & 0x08) DATA3_PORT->ODR |= (1 << D3_PIN_NUMBER);
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	f003 0308 	and.w	r3, r3, #8
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d005      	beq.n	80014f0 <goto_column+0x150>
 80014e4:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <goto_column+0x1c4>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	4a1e      	ldr	r2, [pc, #120]	@ (8001564 <goto_column+0x1c4>)
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	60d3      	str	r3, [r2, #12]
        if (x & 0x10) DATA4_PORT->ODR |= (1 << D4_PIN_NUMBER);
 80014f0:	79fb      	ldrb	r3, [r7, #7]
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d005      	beq.n	8001506 <goto_column+0x166>
 80014fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001568 <goto_column+0x1c8>)
 80014fc:	68db      	ldr	r3, [r3, #12]
 80014fe:	4a1a      	ldr	r2, [pc, #104]	@ (8001568 <goto_column+0x1c8>)
 8001500:	f043 0310 	orr.w	r3, r3, #16
 8001504:	60d3      	str	r3, [r2, #12]
        if (x & 0x20) DATA5_PORT->ODR |= (1 << D5_PIN_NUMBER);
 8001506:	79fb      	ldrb	r3, [r7, #7]
 8001508:	f003 0320 	and.w	r3, r3, #32
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <goto_column+0x17c>
 8001510:	4b13      	ldr	r3, [pc, #76]	@ (8001560 <goto_column+0x1c0>)
 8001512:	68db      	ldr	r3, [r3, #12]
 8001514:	4a12      	ldr	r2, [pc, #72]	@ (8001560 <goto_column+0x1c0>)
 8001516:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800151a:	60d3      	str	r3, [r2, #12]
        if (x & 0x40) DATA6_PORT->ODR |= (1 << D6_PIN_NUMBER);
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001522:	2b00      	cmp	r3, #0
 8001524:	d005      	beq.n	8001532 <goto_column+0x192>
 8001526:	4b0e      	ldr	r3, [pc, #56]	@ (8001560 <goto_column+0x1c0>)
 8001528:	68db      	ldr	r3, [r3, #12]
 800152a:	4a0d      	ldr	r2, [pc, #52]	@ (8001560 <goto_column+0x1c0>)
 800152c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001530:	60d3      	str	r3, [r2, #12]
        if (x & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);
 8001532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001536:	2b00      	cmp	r3, #0
 8001538:	da05      	bge.n	8001546 <goto_column+0x1a6>
 800153a:	4b09      	ldr	r3, [pc, #36]	@ (8001560 <goto_column+0x1c0>)
 800153c:	68db      	ldr	r3, [r3, #12]
 800153e:	4a08      	ldr	r2, [pc, #32]	@ (8001560 <goto_column+0x1c0>)
 8001540:	f043 0320 	orr.w	r3, r3, #32
 8001544:	60d3      	str	r3, [r2, #12]

        Delay(T);
 8001546:	2001      	movs	r0, #1
 8001548:	f7ff fbec 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 800154c:	4b03      	ldr	r3, [pc, #12]	@ (800155c <goto_column+0x1bc>)
 800154e:	68db      	ldr	r3, [r3, #12]
 8001550:	4a02      	ldr	r2, [pc, #8]	@ (800155c <goto_column+0x1bc>)
 8001552:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001556:	60d3      	str	r3, [r2, #12]
        if (x & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);

        Delay(T);
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
    }
}
 8001558:	e0db      	b.n	8001712 <goto_column+0x372>
 800155a:	bf00      	nop
 800155c:	40011800 	.word	0x40011800
 8001560:	40010800 	.word	0x40010800
 8001564:	40010c00 	.word	0x40010c00
 8001568:	40011000 	.word	0x40011000
        x -= 64;
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	3b40      	subs	r3, #64	@ 0x40
 8001570:	71fb      	strb	r3, [r7, #7]
        x = (x | 0x40) & 0x7F;
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001578:	b2db      	uxtb	r3, r3
 800157a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800157e:	71fb      	strb	r3, [r7, #7]
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 8001580:	4b66      	ldr	r3, [pc, #408]	@ (800171c <goto_column+0x37c>)
 8001582:	68db      	ldr	r3, [r3, #12]
 8001584:	4a65      	ldr	r2, [pc, #404]	@ (800171c <goto_column+0x37c>)
 8001586:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800158a:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800158c:	2001      	movs	r0, #1
 800158e:	f7ff fbc9 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << RW_PIN_NUMBER); // RW_PIN_NUMBER=RESET
 8001592:	4b62      	ldr	r3, [pc, #392]	@ (800171c <goto_column+0x37c>)
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	4a61      	ldr	r2, [pc, #388]	@ (800171c <goto_column+0x37c>)
 8001598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800159c:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800159e:	2001      	movs	r0, #1
 80015a0:	f7ff fbc0 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << DI_PIN_NUMBER); // DI_PIN_NUMBER=RESET
 80015a4:	4b5d      	ldr	r3, [pc, #372]	@ (800171c <goto_column+0x37c>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	4a5c      	ldr	r2, [pc, #368]	@ (800171c <goto_column+0x37c>)
 80015aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80015ae:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80015b0:	2001      	movs	r0, #1
 80015b2:	f7ff fbb7 	bl	8000d24 <Delay>
        SECO1_PORT->ODR &= ~(1 << CS1_PIN_NUMBER); // CS1_PIN_NUMBER=RESET
 80015b6:	4b5a      	ldr	r3, [pc, #360]	@ (8001720 <goto_column+0x380>)
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	4a59      	ldr	r2, [pc, #356]	@ (8001720 <goto_column+0x380>)
 80015bc:	f023 0310 	bic.w	r3, r3, #16
 80015c0:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80015c2:	2001      	movs	r0, #1
 80015c4:	f7ff fbae 	bl	8000d24 <Delay>
        SECO2_PORT->ODR |= (1 << CS2_PIN_NUMBER); // CS2_PIN_NUMBER=SET
 80015c8:	4b55      	ldr	r3, [pc, #340]	@ (8001720 <goto_column+0x380>)
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	4a54      	ldr	r2, [pc, #336]	@ (8001720 <goto_column+0x380>)
 80015ce:	f043 0308 	orr.w	r3, r3, #8
 80015d2:	60d3      	str	r3, [r2, #12]
        Delay(T);
 80015d4:	2001      	movs	r0, #1
 80015d6:	f7ff fba5 	bl	8000d24 <Delay>
        DATA0_PORT->ODR &= ~(1 << D0_PIN_NUMBER);
 80015da:	4b52      	ldr	r3, [pc, #328]	@ (8001724 <goto_column+0x384>)
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	4a51      	ldr	r2, [pc, #324]	@ (8001724 <goto_column+0x384>)
 80015e0:	f023 0302 	bic.w	r3, r3, #2
 80015e4:	60d3      	str	r3, [r2, #12]
        DATA1_PORT->ODR &= ~(1 << D1_PIN_NUMBER);
 80015e6:	4b4d      	ldr	r3, [pc, #308]	@ (800171c <goto_column+0x37c>)
 80015e8:	68db      	ldr	r3, [r3, #12]
 80015ea:	4a4c      	ldr	r2, [pc, #304]	@ (800171c <goto_column+0x37c>)
 80015ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80015f0:	60d3      	str	r3, [r2, #12]
        DATA2_PORT->ODR &= ~(1 << D2_PIN_NUMBER);
 80015f2:	4b4d      	ldr	r3, [pc, #308]	@ (8001728 <goto_column+0x388>)
 80015f4:	68db      	ldr	r3, [r3, #12]
 80015f6:	4a4c      	ldr	r2, [pc, #304]	@ (8001728 <goto_column+0x388>)
 80015f8:	f023 0320 	bic.w	r3, r3, #32
 80015fc:	60d3      	str	r3, [r2, #12]
        DATA3_PORT->ODR &= ~(1 << D3_PIN_NUMBER);
 80015fe:	4b49      	ldr	r3, [pc, #292]	@ (8001724 <goto_column+0x384>)
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	4a48      	ldr	r2, [pc, #288]	@ (8001724 <goto_column+0x384>)
 8001604:	f023 0301 	bic.w	r3, r3, #1
 8001608:	60d3      	str	r3, [r2, #12]
        DATA4_PORT->ODR &= ~(1 << D4_PIN_NUMBER);
 800160a:	4b47      	ldr	r3, [pc, #284]	@ (8001728 <goto_column+0x388>)
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	4a46      	ldr	r2, [pc, #280]	@ (8001728 <goto_column+0x388>)
 8001610:	f023 0310 	bic.w	r3, r3, #16
 8001614:	60d3      	str	r3, [r2, #12]
        DATA5_PORT->ODR &= ~(1 << D5_PIN_NUMBER);
 8001616:	4b42      	ldr	r3, [pc, #264]	@ (8001720 <goto_column+0x380>)
 8001618:	68db      	ldr	r3, [r3, #12]
 800161a:	4a41      	ldr	r2, [pc, #260]	@ (8001720 <goto_column+0x380>)
 800161c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001620:	60d3      	str	r3, [r2, #12]
        DATA6_PORT->ODR &= ~(1 << D6_PIN_NUMBER);
 8001622:	4b3f      	ldr	r3, [pc, #252]	@ (8001720 <goto_column+0x380>)
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	4a3e      	ldr	r2, [pc, #248]	@ (8001720 <goto_column+0x380>)
 8001628:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800162c:	60d3      	str	r3, [r2, #12]
        DATA7_PORT->ODR &= ~(1 << D7_PIN_NUMBER);
 800162e:	4b3c      	ldr	r3, [pc, #240]	@ (8001720 <goto_column+0x380>)
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	4a3b      	ldr	r2, [pc, #236]	@ (8001720 <goto_column+0x380>)
 8001634:	f023 0320 	bic.w	r3, r3, #32
 8001638:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800163a:	2001      	movs	r0, #1
 800163c:	f7ff fb72 	bl	8000d24 <Delay>
        CTRL_PORT->ODR |= (1 << E_PIN_NUMBER); // E_PIN_NUMBER=SET
 8001640:	4b36      	ldr	r3, [pc, #216]	@ (800171c <goto_column+0x37c>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	4a35      	ldr	r2, [pc, #212]	@ (800171c <goto_column+0x37c>)
 8001646:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800164a:	60d3      	str	r3, [r2, #12]
        Delay(T);
 800164c:	2001      	movs	r0, #1
 800164e:	f7ff fb69 	bl	8000d24 <Delay>
        if (x & 0x01) DATA0_PORT->ODR |= (1 << D0_PIN_NUMBER);
 8001652:	79fb      	ldrb	r3, [r7, #7]
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <goto_column+0x2c8>
 800165c:	4b31      	ldr	r3, [pc, #196]	@ (8001724 <goto_column+0x384>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4a30      	ldr	r2, [pc, #192]	@ (8001724 <goto_column+0x384>)
 8001662:	f043 0302 	orr.w	r3, r3, #2
 8001666:	60d3      	str	r3, [r2, #12]
        if (x & 0x02) DATA1_PORT->ODR |= (1 << D1_PIN_NUMBER);
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d005      	beq.n	800167e <goto_column+0x2de>
 8001672:	4b2a      	ldr	r3, [pc, #168]	@ (800171c <goto_column+0x37c>)
 8001674:	68db      	ldr	r3, [r3, #12]
 8001676:	4a29      	ldr	r2, [pc, #164]	@ (800171c <goto_column+0x37c>)
 8001678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800167c:	60d3      	str	r3, [r2, #12]
        if (x & 0x04) DATA2_PORT->ODR |= (1 << D2_PIN_NUMBER);
 800167e:	79fb      	ldrb	r3, [r7, #7]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	2b00      	cmp	r3, #0
 8001686:	d005      	beq.n	8001694 <goto_column+0x2f4>
 8001688:	4b27      	ldr	r3, [pc, #156]	@ (8001728 <goto_column+0x388>)
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	4a26      	ldr	r2, [pc, #152]	@ (8001728 <goto_column+0x388>)
 800168e:	f043 0320 	orr.w	r3, r3, #32
 8001692:	60d3      	str	r3, [r2, #12]
        if (x & 0x08) DATA3_PORT->ODR |= (1 << D3_PIN_NUMBER);
 8001694:	79fb      	ldrb	r3, [r7, #7]
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	2b00      	cmp	r3, #0
 800169c:	d005      	beq.n	80016aa <goto_column+0x30a>
 800169e:	4b21      	ldr	r3, [pc, #132]	@ (8001724 <goto_column+0x384>)
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	4a20      	ldr	r2, [pc, #128]	@ (8001724 <goto_column+0x384>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	60d3      	str	r3, [r2, #12]
        if (x & 0x10) DATA4_PORT->ODR |= (1 << D4_PIN_NUMBER);
 80016aa:	79fb      	ldrb	r3, [r7, #7]
 80016ac:	f003 0310 	and.w	r3, r3, #16
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d005      	beq.n	80016c0 <goto_column+0x320>
 80016b4:	4b1c      	ldr	r3, [pc, #112]	@ (8001728 <goto_column+0x388>)
 80016b6:	68db      	ldr	r3, [r3, #12]
 80016b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001728 <goto_column+0x388>)
 80016ba:	f043 0310 	orr.w	r3, r3, #16
 80016be:	60d3      	str	r3, [r2, #12]
        if (x & 0x20) DATA5_PORT->ODR |= (1 << D5_PIN_NUMBER);
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	f003 0320 	and.w	r3, r3, #32
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d005      	beq.n	80016d6 <goto_column+0x336>
 80016ca:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <goto_column+0x380>)
 80016cc:	68db      	ldr	r3, [r3, #12]
 80016ce:	4a14      	ldr	r2, [pc, #80]	@ (8001720 <goto_column+0x380>)
 80016d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d4:	60d3      	str	r3, [r2, #12]
        if (x & 0x40) DATA6_PORT->ODR |= (1 << D6_PIN_NUMBER);
 80016d6:	79fb      	ldrb	r3, [r7, #7]
 80016d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <goto_column+0x34c>
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <goto_column+0x380>)
 80016e2:	68db      	ldr	r3, [r3, #12]
 80016e4:	4a0e      	ldr	r2, [pc, #56]	@ (8001720 <goto_column+0x380>)
 80016e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016ea:	60d3      	str	r3, [r2, #12]
        if (x & 0x80) DATA7_PORT->ODR |= (1 << D7_PIN_NUMBER);
 80016ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	da05      	bge.n	8001700 <goto_column+0x360>
 80016f4:	4b0a      	ldr	r3, [pc, #40]	@ (8001720 <goto_column+0x380>)
 80016f6:	68db      	ldr	r3, [r3, #12]
 80016f8:	4a09      	ldr	r2, [pc, #36]	@ (8001720 <goto_column+0x380>)
 80016fa:	f043 0320 	orr.w	r3, r3, #32
 80016fe:	60d3      	str	r3, [r2, #12]
        Delay(T);
 8001700:	2001      	movs	r0, #1
 8001702:	f7ff fb0f 	bl	8000d24 <Delay>
        CTRL_PORT->ODR &= ~(1 << E_PIN_NUMBER); // E_PIN_NUMBER=RESET
 8001706:	4b05      	ldr	r3, [pc, #20]	@ (800171c <goto_column+0x37c>)
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	4a04      	ldr	r2, [pc, #16]	@ (800171c <goto_column+0x37c>)
 800170c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001710:	60d3      	str	r3, [r2, #12]
}
 8001712:	bf00      	nop
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	40011800 	.word	0x40011800
 8001720:	40010800 	.word	0x40010800
 8001724:	40010c00 	.word	0x40010c00
 8001728:	40011000 	.word	0x40011000

0800172c <glcd_clearline>:

void glcd_clearline(unsigned line) {
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
    Delay(T);
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff faf5 	bl	8000d24 <Delay>
    int i;
    glcd_gotoxy(0, line); // At start of line of left side
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	b2db      	uxtb	r3, r3
 800173e:	4619      	mov	r1, r3
 8001740:	2000      	movs	r0, #0
 8001742:	f7ff fdff 	bl	8001344 <glcd_gotoxy>
    SECO1_PORT->ODR = SECO1_PORT->ODR | 1 << (CS1_PIN_NUMBER); // CS1_PIN_NUMBER=SET
 8001746:	4b1e      	ldr	r3, [pc, #120]	@ (80017c0 <glcd_clearline+0x94>)
 8001748:	68db      	ldr	r3, [r3, #12]
 800174a:	4a1d      	ldr	r2, [pc, #116]	@ (80017c0 <glcd_clearline+0x94>)
 800174c:	f043 0310 	orr.w	r3, r3, #16
 8001750:	60d3      	str	r3, [r2, #12]
    Delay(T);
 8001752:	2001      	movs	r0, #1
 8001754:	f7ff fae6 	bl	8000d24 <Delay>
    SECO2_PORT->ODR = SECO2_PORT->ODR & ~(1 << CS2_PIN_NUMBER); // CS2_PIN_NUMBER=RESET
 8001758:	4b19      	ldr	r3, [pc, #100]	@ (80017c0 <glcd_clearline+0x94>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	4a18      	ldr	r2, [pc, #96]	@ (80017c0 <glcd_clearline+0x94>)
 800175e:	f023 0308 	bic.w	r3, r3, #8
 8001762:	60d3      	str	r3, [r2, #12]

    for (i = 0; i < 64; i++) {
 8001764:	2300      	movs	r3, #0
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	e00a      	b.n	8001780 <glcd_clearline+0x54>
        glcd_putchar(0, 0); // Print 0 for Delete Left section
 800176a:	2100      	movs	r1, #0
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff fbed 	bl	8000f4c <glcd_putchar>
        glcd_putchar(0, 64); // Print 0 for Delete Right section
 8001772:	2140      	movs	r1, #64	@ 0x40
 8001774:	2000      	movs	r0, #0
 8001776:	f7ff fbe9 	bl	8000f4c <glcd_putchar>
    for (i = 0; i < 64; i++) {
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	3301      	adds	r3, #1
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2b3f      	cmp	r3, #63	@ 0x3f
 8001784:	ddf1      	ble.n	800176a <glcd_clearline+0x3e>
    }
    glcd_gotoxy(64, line); // At start of line of right side
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	b2db      	uxtb	r3, r3
 800178a:	4619      	mov	r1, r3
 800178c:	2040      	movs	r0, #64	@ 0x40
 800178e:	f7ff fdd9 	bl	8001344 <glcd_gotoxy>
    for (i = 0; i < 64; i++) {
 8001792:	2300      	movs	r3, #0
 8001794:	60fb      	str	r3, [r7, #12]
 8001796:	e00a      	b.n	80017ae <glcd_clearline+0x82>
        glcd_putchar(0, 0); // Print 0 for Delete Left section
 8001798:	2100      	movs	r1, #0
 800179a:	2000      	movs	r0, #0
 800179c:	f7ff fbd6 	bl	8000f4c <glcd_putchar>
        glcd_putchar(0, 64); // Print 0 for Delete Right section
 80017a0:	2140      	movs	r1, #64	@ 0x40
 80017a2:	2000      	movs	r0, #0
 80017a4:	f7ff fbd2 	bl	8000f4c <glcd_putchar>
    for (i = 0; i < 64; i++) {
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	3301      	adds	r3, #1
 80017ac:	60fb      	str	r3, [r7, #12]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80017b2:	ddf1      	ble.n	8001798 <glcd_clearline+0x6c>
    }
}
 80017b4:	bf00      	nop
 80017b6:	bf00      	nop
 80017b8:	3710      	adds	r7, #16
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	40010800 	.word	0x40010800

080017c4 <glcd_clear_all>:

void glcd_clear_all() {
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
    int i;
    for (i = 0; i < 8; i++)
 80017ca:	2300      	movs	r3, #0
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	e006      	b.n	80017de <glcd_clear_all+0x1a>
        glcd_clearline(i);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7ff ffaa 	bl	800172c <glcd_clearline>
    for (i = 0; i < 8; i++)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	3301      	adds	r3, #1
 80017dc:	607b      	str	r3, [r7, #4]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2b07      	cmp	r3, #7
 80017e2:	ddf5      	ble.n	80017d0 <glcd_clear_all+0xc>
    send_command(0x40); // SET Cursor on Y=0
 80017e4:	2040      	movs	r0, #64	@ 0x40
 80017e6:	f7ff fab5 	bl	8000d54 <send_command>
    send_command(0xB8); // SET Page on X=0, Line=0
 80017ea:	20b8      	movs	r0, #184	@ 0xb8
 80017ec:	f7ff fab2 	bl	8000d54 <send_command>
}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <GLCD_INIT>:
	}
}
//-------------------------------------
//Function For Initialize GLCD Pins
// Function For Initialize GLCD Pins
void GLCD_INIT(void) {
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
    // Enable clock for GPIO ports A, B, C, D, and E
    RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN | RCC_APB2ENR_IOPDEN | RCC_APB2ENR_IOPEEN;
 80017fc:	4b61      	ldr	r3, [pc, #388]	@ (8001984 <GLCD_INIT+0x18c>)
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	4a60      	ldr	r2, [pc, #384]	@ (8001984 <GLCD_INIT+0x18c>)
 8001802:	f043 037c 	orr.w	r3, r3, #124	@ 0x7c
 8001806:	6193      	str	r3, [r2, #24]

    // Set the pin modes to output for DATA_PORT and CTRL_PORT
    // GPIOA: D5, D6, D7 (PA7, PA6, PA5), CS1 (PA4), CS2 (PA3), RESET (PA2)
    DATA5_PORT->CRL &= ~(GPIO_CRL_MODE7 | GPIO_CRL_CNF7);
 8001808:	4b5f      	ldr	r3, [pc, #380]	@ (8001988 <GLCD_INIT+0x190>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a5e      	ldr	r2, [pc, #376]	@ (8001988 <GLCD_INIT+0x190>)
 800180e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001812:	6013      	str	r3, [r2, #0]
    DATA5_PORT->CRL |= GPIO_CRL_MODE7_0;
 8001814:	4b5c      	ldr	r3, [pc, #368]	@ (8001988 <GLCD_INIT+0x190>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a5b      	ldr	r2, [pc, #364]	@ (8001988 <GLCD_INIT+0x190>)
 800181a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800181e:	6013      	str	r3, [r2, #0]
    DATA6_PORT->CRL &= ~(GPIO_CRL_MODE6 | GPIO_CRL_CNF6);
 8001820:	4b59      	ldr	r3, [pc, #356]	@ (8001988 <GLCD_INIT+0x190>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	4a58      	ldr	r2, [pc, #352]	@ (8001988 <GLCD_INIT+0x190>)
 8001826:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800182a:	6013      	str	r3, [r2, #0]
    DATA6_PORT->CRL |= GPIO_CRL_MODE6_0;
 800182c:	4b56      	ldr	r3, [pc, #344]	@ (8001988 <GLCD_INIT+0x190>)
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a55      	ldr	r2, [pc, #340]	@ (8001988 <GLCD_INIT+0x190>)
 8001832:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001836:	6013      	str	r3, [r2, #0]
    DATA7_PORT->CRL &= ~(GPIO_CRL_MODE5 | GPIO_CRL_CNF5);
 8001838:	4b53      	ldr	r3, [pc, #332]	@ (8001988 <GLCD_INIT+0x190>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a52      	ldr	r2, [pc, #328]	@ (8001988 <GLCD_INIT+0x190>)
 800183e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001842:	6013      	str	r3, [r2, #0]
    DATA7_PORT->CRL |= GPIO_CRL_MODE5_0;
 8001844:	4b50      	ldr	r3, [pc, #320]	@ (8001988 <GLCD_INIT+0x190>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a4f      	ldr	r2, [pc, #316]	@ (8001988 <GLCD_INIT+0x190>)
 800184a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800184e:	6013      	str	r3, [r2, #0]

    SECO1_PORT->CRL &= ~(GPIO_CRL_MODE4 | GPIO_CRL_CNF4 | GPIO_CRL_MODE3 | GPIO_CRL_CNF3);
 8001850:	4b4d      	ldr	r3, [pc, #308]	@ (8001988 <GLCD_INIT+0x190>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a4c      	ldr	r2, [pc, #304]	@ (8001988 <GLCD_INIT+0x190>)
 8001856:	f423 237f 	bic.w	r3, r3, #1044480	@ 0xff000
 800185a:	6013      	str	r3, [r2, #0]
    SECO1_PORT->CRL |= (GPIO_CRL_MODE4_0 | GPIO_CRL_MODE3_0);
 800185c:	4b4a      	ldr	r3, [pc, #296]	@ (8001988 <GLCD_INIT+0x190>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	4a49      	ldr	r2, [pc, #292]	@ (8001988 <GLCD_INIT+0x190>)
 8001862:	f443 3388 	orr.w	r3, r3, #69632	@ 0x11000
 8001866:	6013      	str	r3, [r2, #0]

    RESET_PORT->CRL &= ~(GPIO_CRL_MODE2 | GPIO_CRL_CNF2);
 8001868:	4b47      	ldr	r3, [pc, #284]	@ (8001988 <GLCD_INIT+0x190>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a46      	ldr	r2, [pc, #280]	@ (8001988 <GLCD_INIT+0x190>)
 800186e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001872:	6013      	str	r3, [r2, #0]
    RESET_PORT->CRL |= GPIO_CRL_MODE2_0;
 8001874:	4b44      	ldr	r3, [pc, #272]	@ (8001988 <GLCD_INIT+0x190>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a43      	ldr	r2, [pc, #268]	@ (8001988 <GLCD_INIT+0x190>)
 800187a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800187e:	6013      	str	r3, [r2, #0]

    // GPIOB: D0, D3 (PB1, PB0)
    DATA0_PORT->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1 | GPIO_CRL_MODE0 | GPIO_CRL_CNF0);
 8001880:	4b42      	ldr	r3, [pc, #264]	@ (800198c <GLCD_INIT+0x194>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a41      	ldr	r2, [pc, #260]	@ (800198c <GLCD_INIT+0x194>)
 8001886:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800188a:	6013      	str	r3, [r2, #0]
    DATA0_PORT->CRL |= (GPIO_CRL_MODE1_0 | GPIO_CRL_MODE0_0);
 800188c:	4b3f      	ldr	r3, [pc, #252]	@ (800198c <GLCD_INIT+0x194>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a3e      	ldr	r2, [pc, #248]	@ (800198c <GLCD_INIT+0x194>)
 8001892:	f043 0311 	orr.w	r3, r3, #17
 8001896:	6013      	str	r3, [r2, #0]

    // GPIOE: D1, DI, RW, E (PE7, PE10, PE8, PE9)
    DATA1_PORT->CRL &= ~(GPIO_CRL_MODE7 | GPIO_CRL_CNF7);
 8001898:	4b3d      	ldr	r3, [pc, #244]	@ (8001990 <GLCD_INIT+0x198>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	4a3c      	ldr	r2, [pc, #240]	@ (8001990 <GLCD_INIT+0x198>)
 800189e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80018a2:	6013      	str	r3, [r2, #0]
    DATA1_PORT->CRL |= GPIO_CRL_MODE7_0;
 80018a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001990 <GLCD_INIT+0x198>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a39      	ldr	r2, [pc, #228]	@ (8001990 <GLCD_INIT+0x198>)
 80018aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018ae:	6013      	str	r3, [r2, #0]
    CTRL_PORT->CRH &= ~(GPIO_CRH_MODE10 | GPIO_CRH_CNF10 | GPIO_CRH_MODE8 | GPIO_CRH_CNF8 | GPIO_CRH_MODE9 | GPIO_CRH_CNF9);
 80018b0:	4b37      	ldr	r3, [pc, #220]	@ (8001990 <GLCD_INIT+0x198>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4a36      	ldr	r2, [pc, #216]	@ (8001990 <GLCD_INIT+0x198>)
 80018b6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80018ba:	f023 030f 	bic.w	r3, r3, #15
 80018be:	6053      	str	r3, [r2, #4]
    CTRL_PORT->CRH |= (GPIO_CRH_MODE10_0 | GPIO_CRH_MODE8_0 | GPIO_CRH_MODE9_0);
 80018c0:	4b33      	ldr	r3, [pc, #204]	@ (8001990 <GLCD_INIT+0x198>)
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	4a32      	ldr	r2, [pc, #200]	@ (8001990 <GLCD_INIT+0x198>)
 80018c6:	f443 7388 	orr.w	r3, r3, #272	@ 0x110
 80018ca:	f043 0301 	orr.w	r3, r3, #1
 80018ce:	6053      	str	r3, [r2, #4]

    // GPIOC: D2, D4 (PC5, PC4)
    DATA2_PORT->CRL &= ~(GPIO_CRL_MODE5 | GPIO_CRL_CNF5);
 80018d0:	4b30      	ldr	r3, [pc, #192]	@ (8001994 <GLCD_INIT+0x19c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4a2f      	ldr	r2, [pc, #188]	@ (8001994 <GLCD_INIT+0x19c>)
 80018d6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80018da:	6013      	str	r3, [r2, #0]
    DATA2_PORT->CRL |= GPIO_CRL_MODE5_0;
 80018dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001994 <GLCD_INIT+0x19c>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	4a2c      	ldr	r2, [pc, #176]	@ (8001994 <GLCD_INIT+0x19c>)
 80018e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80018e6:	6013      	str	r3, [r2, #0]
    DATA4_PORT->CRL &= ~(GPIO_CRL_MODE4 | GPIO_CRL_CNF4);
 80018e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001994 <GLCD_INIT+0x19c>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a29      	ldr	r2, [pc, #164]	@ (8001994 <GLCD_INIT+0x19c>)
 80018ee:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80018f2:	6013      	str	r3, [r2, #0]
    DATA4_PORT->CRL |= GPIO_CRL_MODE4_0;
 80018f4:	4b27      	ldr	r3, [pc, #156]	@ (8001994 <GLCD_INIT+0x19c>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a26      	ldr	r2, [pc, #152]	@ (8001994 <GLCD_INIT+0x19c>)
 80018fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80018fe:	6013      	str	r3, [r2, #0]

    // Reset data and control ports
    DATA0_PORT->BSRR = (1 << (D0_PIN_NUMBER + 16));
 8001900:	4b22      	ldr	r3, [pc, #136]	@ (800198c <GLCD_INIT+0x194>)
 8001902:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001906:	611a      	str	r2, [r3, #16]
    DATA1_PORT->BSRR = (1 << (D1_PIN_NUMBER + 16));
 8001908:	4b21      	ldr	r3, [pc, #132]	@ (8001990 <GLCD_INIT+0x198>)
 800190a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800190e:	611a      	str	r2, [r3, #16]
    DATA2_PORT->BSRR = (1 << (D2_PIN_NUMBER + 16));
 8001910:	4b20      	ldr	r3, [pc, #128]	@ (8001994 <GLCD_INIT+0x19c>)
 8001912:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001916:	611a      	str	r2, [r3, #16]
    DATA3_PORT->BSRR = (1 << (D3_PIN_NUMBER + 16));
 8001918:	4b1c      	ldr	r3, [pc, #112]	@ (800198c <GLCD_INIT+0x194>)
 800191a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800191e:	611a      	str	r2, [r3, #16]
    DATA4_PORT->BSRR = (1 << (D4_PIN_NUMBER + 16));
 8001920:	4b1c      	ldr	r3, [pc, #112]	@ (8001994 <GLCD_INIT+0x19c>)
 8001922:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001926:	611a      	str	r2, [r3, #16]
    DATA5_PORT->BSRR = (1 << (D5_PIN_NUMBER + 16));
 8001928:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <GLCD_INIT+0x190>)
 800192a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800192e:	611a      	str	r2, [r3, #16]
    DATA6_PORT->BSRR = (1 << (D6_PIN_NUMBER + 16));
 8001930:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <GLCD_INIT+0x190>)
 8001932:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001936:	611a      	str	r2, [r3, #16]
    DATA7_PORT->BSRR = (1 << (D7_PIN_NUMBER + 16));
 8001938:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <GLCD_INIT+0x190>)
 800193a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800193e:	611a      	str	r2, [r3, #16]
    SECO1_PORT->BSRR = (1 << (CS1_PIN_NUMBER + 16));
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <GLCD_INIT+0x190>)
 8001942:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001946:	611a      	str	r2, [r3, #16]
    SECO2_PORT->BSRR = (1 << (CS2_PIN_NUMBER + 16));
 8001948:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <GLCD_INIT+0x190>)
 800194a:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800194e:	611a      	str	r2, [r3, #16]
    RESET_PORT->BSRR = (1 << (RESET_PIN_NUMBER + 16));
 8001950:	4b0d      	ldr	r3, [pc, #52]	@ (8001988 <GLCD_INIT+0x190>)
 8001952:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001956:	611a      	str	r2, [r3, #16]

    // Reset the GLCD
    RESET_PORT->BSRR = (1 << RESET_PIN_NUMBER); // Set reset pin high
 8001958:	4b0b      	ldr	r3, [pc, #44]	@ (8001988 <GLCD_INIT+0x190>)
 800195a:	2204      	movs	r2, #4
 800195c:	611a      	str	r2, [r3, #16]
    Delay(10); // Wait for a short period
 800195e:	200a      	movs	r0, #10
 8001960:	f7ff f9e0 	bl	8000d24 <Delay>
    RESET_PORT->BSRR = (1 << (RESET_PIN_NUMBER + 16)); // Set reset pin low
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <GLCD_INIT+0x190>)
 8001966:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800196a:	611a      	str	r2, [r3, #16]
    Delay(10); // Wait for a short period
 800196c:	200a      	movs	r0, #10
 800196e:	f7ff f9d9 	bl	8000d24 <Delay>
    RESET_PORT->BSRR = (1 << RESET_PIN_NUMBER); // Set reset pin high
 8001972:	4b05      	ldr	r3, [pc, #20]	@ (8001988 <GLCD_INIT+0x190>)
 8001974:	2204      	movs	r2, #4
 8001976:	611a      	str	r2, [r3, #16]
    Delay(10); // Wait for a short period
 8001978:	200a      	movs	r0, #10
 800197a:	f7ff f9d3 	bl	8000d24 <Delay>
}
 800197e:	bf00      	nop
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40021000 	.word	0x40021000
 8001988:	40010800 	.word	0x40010800
 800198c:	40010c00 	.word	0x40010c00
 8001990:	40011800 	.word	0x40011800
 8001994:	40011000 	.word	0x40011000

08001998 <toDisplay>:
void StartDefaultTask(void const * argument);

/* USER CODE BEGIN PFP */
// TODO begin

void toDisplay() {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af02      	add	r7, sp, #8
	for (int i = 0; i < 16; ++i) {
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	e008      	b.n	80019b6 <toDisplay+0x1e>
		eepDisplay[i] = -1;
 80019a4:	4a19      	ldr	r2, [pc, #100]	@ (8001a0c <toDisplay+0x74>)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f04f 31ff 	mov.w	r1, #4294967295
 80019ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < 16; ++i) {
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	3301      	adds	r3, #1
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	2b0f      	cmp	r3, #15
 80019ba:	ddf3      	ble.n	80019a4 <toDisplay+0xc>
	}
	count = 0;
 80019bc:	4b14      	ldr	r3, [pc, #80]	@ (8001a10 <toDisplay+0x78>)
 80019be:	2200      	movs	r2, #0
 80019c0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < 16; i++) {
 80019c2:	2300      	movs	r3, #0
 80019c4:	603b      	str	r3, [r7, #0]
 80019c6:	e019      	b.n	80019fc <toDisplay+0x64>
		SPIF_ReadSector(&spif, i, read, 1, 0);
 80019c8:	6839      	ldr	r1, [r7, #0]
 80019ca:	2300      	movs	r3, #0
 80019cc:	9300      	str	r3, [sp, #0]
 80019ce:	2301      	movs	r3, #1
 80019d0:	4a10      	ldr	r2, [pc, #64]	@ (8001a14 <toDisplay+0x7c>)
 80019d2:	4811      	ldr	r0, [pc, #68]	@ (8001a18 <toDisplay+0x80>)
 80019d4:	f004 fbf4 	bl	80061c0 <SPIF_ReadSector>
		if (read[0] != 255) {
 80019d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001a14 <toDisplay+0x7c>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	2bff      	cmp	r3, #255	@ 0xff
 80019de:	d00a      	beq.n	80019f6 <toDisplay+0x5e>
			eepDisplay[count] = i;
 80019e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001a10 <toDisplay+0x78>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4909      	ldr	r1, [pc, #36]	@ (8001a0c <toDisplay+0x74>)
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			count++;
 80019ec:	4b08      	ldr	r3, [pc, #32]	@ (8001a10 <toDisplay+0x78>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	3301      	adds	r3, #1
 80019f2:	4a07      	ldr	r2, [pc, #28]	@ (8001a10 <toDisplay+0x78>)
 80019f4:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < 16; i++) {
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	3301      	adds	r3, #1
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	2b0f      	cmp	r3, #15
 8001a00:	dde2      	ble.n	80019c8 <toDisplay+0x30>
		}
	}
}
 8001a02:	bf00      	nop
 8001a04:	bf00      	nop
 8001a06:	3708      	adds	r7, #8
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	200006ac 	.word	0x200006ac
 8001a10:	200006f0 	.word	0x200006f0
 8001a14:	2000070c 	.word	0x2000070c
 8001a18:	20000678 	.word	0x20000678

08001a1c <toAdd>:
  //          count++;
  //        }
  //      }
  //    }

void toAdd(const char* dN, int dM, int dK) {
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b088      	sub	sp, #32
 8001a20:	af02      	add	r7, sp, #8
 8001a22:	60f8      	str	r0, [r7, #12]
 8001a24:	60b9      	str	r1, [r7, #8]
 8001a26:	607a      	str	r2, [r7, #4]
  for (int i = 0; i < 16; i ++) {
 8001a28:	2300      	movs	r3, #0
 8001a2a:	617b      	str	r3, [r7, #20]
 8001a2c:	e044      	b.n	8001ab8 <toAdd+0x9c>
	SPIF_ReadSector(&spif, i, read, 1, 0);
 8001a2e:	6979      	ldr	r1, [r7, #20]
 8001a30:	2300      	movs	r3, #0
 8001a32:	9300      	str	r3, [sp, #0]
 8001a34:	2301      	movs	r3, #1
 8001a36:	4a24      	ldr	r2, [pc, #144]	@ (8001ac8 <toAdd+0xac>)
 8001a38:	4824      	ldr	r0, [pc, #144]	@ (8001acc <toAdd+0xb0>)
 8001a3a:	f004 fbc1 	bl	80061c0 <SPIF_ReadSector>
    if (read[0] == 255) {
 8001a3e:	4b22      	ldr	r3, [pc, #136]	@ (8001ac8 <toAdd+0xac>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2bff      	cmp	r3, #255	@ 0xff
 8001a44:	d135      	bne.n	8001ab2 <toAdd+0x96>
      for (int j = 0; j < 7; j++) {
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	e010      	b.n	8001a6e <toAdd+0x52>
    	write[0] = dN[j];
 8001a4c:	693b      	ldr	r3, [r7, #16]
 8001a4e:	68fa      	ldr	r2, [r7, #12]
 8001a50:	4413      	add	r3, r2
 8001a52:	781a      	ldrb	r2, [r3, #0]
 8001a54:	4b1e      	ldr	r3, [pc, #120]	@ (8001ad0 <toAdd+0xb4>)
 8001a56:	701a      	strb	r2, [r3, #0]
    	SPIF_WriteSector(&spif, i, write, 1, j);
 8001a58:	6979      	ldr	r1, [r7, #20]
 8001a5a:	693b      	ldr	r3, [r7, #16]
 8001a5c:	9300      	str	r3, [sp, #0]
 8001a5e:	2301      	movs	r3, #1
 8001a60:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad0 <toAdd+0xb4>)
 8001a62:	481a      	ldr	r0, [pc, #104]	@ (8001acc <toAdd+0xb0>)
 8001a64:	f004 fb42 	bl	80060ec <SPIF_WriteSector>
      for (int j = 0; j < 7; j++) {
 8001a68:	693b      	ldr	r3, [r7, #16]
 8001a6a:	3301      	adds	r3, #1
 8001a6c:	613b      	str	r3, [r7, #16]
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	2b06      	cmp	r3, #6
 8001a72:	ddeb      	ble.n	8001a4c <toAdd+0x30>
      }
	  write[0] = dM;
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <toAdd+0xb4>)
 8001a7a:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, i, write, 1, 7);
 8001a7c:	6979      	ldr	r1, [r7, #20]
 8001a7e:	2307      	movs	r3, #7
 8001a80:	9300      	str	r3, [sp, #0]
 8001a82:	2301      	movs	r3, #1
 8001a84:	4a12      	ldr	r2, [pc, #72]	@ (8001ad0 <toAdd+0xb4>)
 8001a86:	4811      	ldr	r0, [pc, #68]	@ (8001acc <toAdd+0xb0>)
 8001a88:	f004 fb30 	bl	80060ec <SPIF_WriteSector>
	  write[0] = dK/25;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4a11      	ldr	r2, [pc, #68]	@ (8001ad4 <toAdd+0xb8>)
 8001a90:	fb82 1203 	smull	r1, r2, r2, r3
 8001a94:	10d2      	asrs	r2, r2, #3
 8001a96:	17db      	asrs	r3, r3, #31
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <toAdd+0xb4>)
 8001a9e:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, i, write, 1, 8);
 8001aa0:	6979      	ldr	r1, [r7, #20]
 8001aa2:	2308      	movs	r3, #8
 8001aa4:	9300      	str	r3, [sp, #0]
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	4a09      	ldr	r2, [pc, #36]	@ (8001ad0 <toAdd+0xb4>)
 8001aaa:	4808      	ldr	r0, [pc, #32]	@ (8001acc <toAdd+0xb0>)
 8001aac:	f004 fb1e 	bl	80060ec <SPIF_WriteSector>
      break;
 8001ab0:	e006      	b.n	8001ac0 <toAdd+0xa4>
  for (int i = 0; i < 16; i ++) {
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	3301      	adds	r3, #1
 8001ab6:	617b      	str	r3, [r7, #20]
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	2b0f      	cmp	r3, #15
 8001abc:	ddb7      	ble.n	8001a2e <toAdd+0x12>
    }
  }
}
 8001abe:	bf00      	nop
 8001ac0:	bf00      	nop
 8001ac2:	3718      	adds	r7, #24
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	2000070c 	.word	0x2000070c
 8001acc:	20000678 	.word	0x20000678
 8001ad0:	20000710 	.word	0x20000710
 8001ad4:	51eb851f 	.word	0x51eb851f

08001ad8 <toDelete>:
//        break;
//      }
//    }
//  }

void toDelete(int index) {
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	SPIF_EraseSector(&spif, index);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4803      	ldr	r0, [pc, #12]	@ (8001af4 <toDelete+0x1c>)
 8001ae6:	f004 fa7e 	bl	8005fe6 <SPIF_EraseSector>
}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000678 	.word	0x20000678

08001af8 <storestate>:
//    for (int i = 0; i <  9; i++) {
//      EEPROM.update(index+i, 0xFF);
//    }
//  }

  void storestate() { // called when turned off
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af02      	add	r7, sp, #8
	  SPIF_EraseSector(&spif, 20);
 8001afe:	2114      	movs	r1, #20
 8001b00:	482b      	ldr	r0, [pc, #172]	@ (8001bb0 <storestate+0xb8>)
 8001b02:	f004 fa70 	bl	8005fe6 <SPIF_EraseSector>
	  write[0] = MHz;
 8001b06:	4b2b      	ldr	r3, [pc, #172]	@ (8001bb4 <storestate+0xbc>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	b2da      	uxtb	r2, r3
 8001b0c:	4b2a      	ldr	r3, [pc, #168]	@ (8001bb8 <storestate+0xc0>)
 8001b0e:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, 20, write, 1, 0);
 8001b10:	2300      	movs	r3, #0
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2301      	movs	r3, #1
 8001b16:	4a28      	ldr	r2, [pc, #160]	@ (8001bb8 <storestate+0xc0>)
 8001b18:	2114      	movs	r1, #20
 8001b1a:	4825      	ldr	r0, [pc, #148]	@ (8001bb0 <storestate+0xb8>)
 8001b1c:	f004 fae6 	bl	80060ec <SPIF_WriteSector>
	  write[0] = KHz/25;
 8001b20:	4b26      	ldr	r3, [pc, #152]	@ (8001bbc <storestate+0xc4>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4a26      	ldr	r2, [pc, #152]	@ (8001bc0 <storestate+0xc8>)
 8001b26:	fb82 1203 	smull	r1, r2, r2, r3
 8001b2a:	10d2      	asrs	r2, r2, #3
 8001b2c:	17db      	asrs	r3, r3, #31
 8001b2e:	1ad3      	subs	r3, r2, r3
 8001b30:	b2da      	uxtb	r2, r3
 8001b32:	4b21      	ldr	r3, [pc, #132]	@ (8001bb8 <storestate+0xc0>)
 8001b34:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, 20, write, 1, 1);
 8001b36:	2301      	movs	r3, #1
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	2301      	movs	r3, #1
 8001b3c:	4a1e      	ldr	r2, [pc, #120]	@ (8001bb8 <storestate+0xc0>)
 8001b3e:	2114      	movs	r1, #20
 8001b40:	481b      	ldr	r0, [pc, #108]	@ (8001bb0 <storestate+0xb8>)
 8001b42:	f004 fad3 	bl	80060ec <SPIF_WriteSector>
	  write[0] = SM;
 8001b46:	4b1f      	ldr	r3, [pc, #124]	@ (8001bc4 <storestate+0xcc>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	b2da      	uxtb	r2, r3
 8001b4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb8 <storestate+0xc0>)
 8001b4e:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, 20, write, 1, 2);
 8001b50:	2302      	movs	r3, #2
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	2301      	movs	r3, #1
 8001b56:	4a18      	ldr	r2, [pc, #96]	@ (8001bb8 <storestate+0xc0>)
 8001b58:	2114      	movs	r1, #20
 8001b5a:	4815      	ldr	r0, [pc, #84]	@ (8001bb0 <storestate+0xb8>)
 8001b5c:	f004 fac6 	bl	80060ec <SPIF_WriteSector>
	  write[0] = SK/25;
 8001b60:	4b19      	ldr	r3, [pc, #100]	@ (8001bc8 <storestate+0xd0>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a16      	ldr	r2, [pc, #88]	@ (8001bc0 <storestate+0xc8>)
 8001b66:	fb82 1203 	smull	r1, r2, r2, r3
 8001b6a:	10d2      	asrs	r2, r2, #3
 8001b6c:	17db      	asrs	r3, r3, #31
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	b2da      	uxtb	r2, r3
 8001b72:	4b11      	ldr	r3, [pc, #68]	@ (8001bb8 <storestate+0xc0>)
 8001b74:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, 20, write, 1, 3);
 8001b76:	2303      	movs	r3, #3
 8001b78:	9300      	str	r3, [sp, #0]
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	4a0e      	ldr	r2, [pc, #56]	@ (8001bb8 <storestate+0xc0>)
 8001b7e:	2114      	movs	r1, #20
 8001b80:	480b      	ldr	r0, [pc, #44]	@ (8001bb0 <storestate+0xb8>)
 8001b82:	f004 fab3 	bl	80060ec <SPIF_WriteSector>
	  write[0] = vol;
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <storestate+0xd4>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	b2da      	uxtb	r2, r3
 8001b8c:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb8 <storestate+0xc0>)
 8001b8e:	701a      	strb	r2, [r3, #0]
	  SPIF_WriteSector(&spif, 20, write, 1, 4);
 8001b90:	2304      	movs	r3, #4
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	2301      	movs	r3, #1
 8001b96:	4a08      	ldr	r2, [pc, #32]	@ (8001bb8 <storestate+0xc0>)
 8001b98:	2114      	movs	r1, #20
 8001b9a:	4805      	ldr	r0, [pc, #20]	@ (8001bb0 <storestate+0xb8>)
 8001b9c:	f004 faa6 	bl	80060ec <SPIF_WriteSector>
	  write[0] = obs;
 8001ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8001bd0 <storestate+0xd8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	b2da      	uxtb	r2, r3
 8001ba6:	4b04      	ldr	r3, [pc, #16]	@ (8001bb8 <storestate+0xc0>)
 8001ba8:	701a      	strb	r2, [r3, #0]
  }
 8001baa:	bf00      	nop
 8001bac:	46bd      	mov	sp, r7
 8001bae:	bd80      	pop	{r7, pc}
 8001bb0:	20000678 	.word	0x20000678
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	20000710 	.word	0x20000710
 8001bbc:	2000069c 	.word	0x2000069c
 8001bc0:	51eb851f 	.word	0x51eb851f
 8001bc4:	20000008 	.word	0x20000008
 8001bc8:	200006a0 	.word	0x200006a0
 8001bcc:	200006a4 	.word	0x200006a4
 8001bd0:	200006fc 	.word	0x200006fc
 8001bd4:	00000000 	.word	0x00000000

08001bd8 <loadstate>:

  void loadstate() { // called on startup
 8001bd8:	b5b0      	push	{r4, r5, r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af02      	add	r7, sp, #8
	  SPIF_ReadSector(&spif, 20, read, 1, 0);
 8001bde:	2300      	movs	r3, #0
 8001be0:	9300      	str	r3, [sp, #0]
 8001be2:	2301      	movs	r3, #1
 8001be4:	4a4e      	ldr	r2, [pc, #312]	@ (8001d20 <loadstate+0x148>)
 8001be6:	2114      	movs	r1, #20
 8001be8:	484e      	ldr	r0, [pc, #312]	@ (8001d24 <loadstate+0x14c>)
 8001bea:	f004 fae9 	bl	80061c0 <SPIF_ReadSector>
	  MHz = read[0];
 8001bee:	4b4c      	ldr	r3, [pc, #304]	@ (8001d20 <loadstate+0x148>)
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	4b4c      	ldr	r3, [pc, #304]	@ (8001d28 <loadstate+0x150>)
 8001bf6:	601a      	str	r2, [r3, #0]
	  SPIF_ReadSector(&spif, 20, read, 1, 1);
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	9300      	str	r3, [sp, #0]
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	4a48      	ldr	r2, [pc, #288]	@ (8001d20 <loadstate+0x148>)
 8001c00:	2114      	movs	r1, #20
 8001c02:	4848      	ldr	r0, [pc, #288]	@ (8001d24 <loadstate+0x14c>)
 8001c04:	f004 fadc 	bl	80061c0 <SPIF_ReadSector>
	  KHz = read[0] * 25;
 8001c08:	4b45      	ldr	r3, [pc, #276]	@ (8001d20 <loadstate+0x148>)
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	4613      	mov	r3, r2
 8001c10:	009b      	lsls	r3, r3, #2
 8001c12:	4413      	add	r3, r2
 8001c14:	009a      	lsls	r2, r3, #2
 8001c16:	4413      	add	r3, r2
 8001c18:	4a44      	ldr	r2, [pc, #272]	@ (8001d2c <loadstate+0x154>)
 8001c1a:	6013      	str	r3, [r2, #0]
	  SPIF_ReadSector(&spif, 20, read, 1, 2);
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	9300      	str	r3, [sp, #0]
 8001c20:	2301      	movs	r3, #1
 8001c22:	4a3f      	ldr	r2, [pc, #252]	@ (8001d20 <loadstate+0x148>)
 8001c24:	2114      	movs	r1, #20
 8001c26:	483f      	ldr	r0, [pc, #252]	@ (8001d24 <loadstate+0x14c>)
 8001c28:	f004 faca 	bl	80061c0 <SPIF_ReadSector>
	  SM = read[0];
 8001c2c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d20 <loadstate+0x148>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	461a      	mov	r2, r3
 8001c32:	4b3f      	ldr	r3, [pc, #252]	@ (8001d30 <loadstate+0x158>)
 8001c34:	601a      	str	r2, [r3, #0]
	  SPIF_ReadSector(&spif, 20, read, 1, 3);
 8001c36:	2303      	movs	r3, #3
 8001c38:	9300      	str	r3, [sp, #0]
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	4a38      	ldr	r2, [pc, #224]	@ (8001d20 <loadstate+0x148>)
 8001c3e:	2114      	movs	r1, #20
 8001c40:	4838      	ldr	r0, [pc, #224]	@ (8001d24 <loadstate+0x14c>)
 8001c42:	f004 fabd 	bl	80061c0 <SPIF_ReadSector>
	  SK = read[0] * 25;
 8001c46:	4b36      	ldr	r3, [pc, #216]	@ (8001d20 <loadstate+0x148>)
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	461a      	mov	r2, r3
 8001c4c:	4613      	mov	r3, r2
 8001c4e:	009b      	lsls	r3, r3, #2
 8001c50:	4413      	add	r3, r2
 8001c52:	009a      	lsls	r2, r3, #2
 8001c54:	4413      	add	r3, r2
 8001c56:	4a37      	ldr	r2, [pc, #220]	@ (8001d34 <loadstate+0x15c>)
 8001c58:	6013      	str	r3, [r2, #0]
	  SPIF_ReadSector(&spif, 20, read, 1, 4);
 8001c5a:	2304      	movs	r3, #4
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2301      	movs	r3, #1
 8001c60:	4a2f      	ldr	r2, [pc, #188]	@ (8001d20 <loadstate+0x148>)
 8001c62:	2114      	movs	r1, #20
 8001c64:	482f      	ldr	r0, [pc, #188]	@ (8001d24 <loadstate+0x14c>)
 8001c66:	f004 faab 	bl	80061c0 <SPIF_ReadSector>
	  vol = read[0];
 8001c6a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d20 <loadstate+0x148>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	461a      	mov	r2, r3
 8001c70:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <loadstate+0x160>)
 8001c72:	601a      	str	r2, [r3, #0]
	  SPIF_ReadSector(&spif, 20, read, 1, 5);
 8001c74:	2305      	movs	r3, #5
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	2301      	movs	r3, #1
 8001c7a:	4a29      	ldr	r2, [pc, #164]	@ (8001d20 <loadstate+0x148>)
 8001c7c:	2114      	movs	r1, #20
 8001c7e:	4829      	ldr	r0, [pc, #164]	@ (8001d24 <loadstate+0x14c>)
 8001c80:	f004 fa9e 	bl	80061c0 <SPIF_ReadSector>
	  obs = read[0];
 8001c84:	4b26      	ldr	r3, [pc, #152]	@ (8001d20 <loadstate+0x148>)
 8001c86:	781b      	ldrb	r3, [r3, #0]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	4b2c      	ldr	r3, [pc, #176]	@ (8001d3c <loadstate+0x164>)
 8001c8c:	601a      	str	r2, [r3, #0]
      freq = MHz + (.001 * KHz);
 8001c8e:	4b26      	ldr	r3, [pc, #152]	@ (8001d28 <loadstate+0x150>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f7fe fc26 	bl	80004e4 <__aeabi_i2d>
 8001c98:	4604      	mov	r4, r0
 8001c9a:	460d      	mov	r5, r1
 8001c9c:	4b23      	ldr	r3, [pc, #140]	@ (8001d2c <loadstate+0x154>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f7fe fc1f 	bl	80004e4 <__aeabi_i2d>
 8001ca6:	a31c      	add	r3, pc, #112	@ (adr r3, 8001d18 <loadstate+0x140>)
 8001ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cac:	f7fe fc84 	bl	80005b8 <__aeabi_dmul>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	460b      	mov	r3, r1
 8001cb4:	4620      	mov	r0, r4
 8001cb6:	4629      	mov	r1, r5
 8001cb8:	f7fe fac8 	bl	800024c <__adddf3>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	4610      	mov	r0, r2
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	f7fe ff50 	bl	8000b68 <__aeabi_d2f>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4a1d      	ldr	r2, [pc, #116]	@ (8001d40 <loadstate+0x168>)
 8001ccc:	6013      	str	r3, [r2, #0]
      Standby = SM + (.001 * SK);
 8001cce:	4b18      	ldr	r3, [pc, #96]	@ (8001d30 <loadstate+0x158>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7fe fc06 	bl	80004e4 <__aeabi_i2d>
 8001cd8:	4604      	mov	r4, r0
 8001cda:	460d      	mov	r5, r1
 8001cdc:	4b15      	ldr	r3, [pc, #84]	@ (8001d34 <loadstate+0x15c>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f7fe fbff 	bl	80004e4 <__aeabi_i2d>
 8001ce6:	a30c      	add	r3, pc, #48	@ (adr r3, 8001d18 <loadstate+0x140>)
 8001ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cec:	f7fe fc64 	bl	80005b8 <__aeabi_dmul>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4620      	mov	r0, r4
 8001cf6:	4629      	mov	r1, r5
 8001cf8:	f7fe faa8 	bl	800024c <__adddf3>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	f7fe ff30 	bl	8000b68 <__aeabi_d2f>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	4a0e      	ldr	r2, [pc, #56]	@ (8001d44 <loadstate+0x16c>)
 8001d0c:	6013      	str	r3, [r2, #0]
  }
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bdb0      	pop	{r4, r5, r7, pc}
 8001d14:	f3af 8000 	nop.w
 8001d18:	d2f1a9fc 	.word	0xd2f1a9fc
 8001d1c:	3f50624d 	.word	0x3f50624d
 8001d20:	2000070c 	.word	0x2000070c
 8001d24:	20000678 	.word	0x20000678
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	2000069c 	.word	0x2000069c
 8001d30:	20000008 	.word	0x20000008
 8001d34:	200006a0 	.word	0x200006a0
 8001d38:	200006a4 	.word	0x200006a4
 8001d3c:	200006fc 	.word	0x200006fc
 8001d40:	20000698 	.word	0x20000698
 8001d44:	20000004 	.word	0x20000004

08001d48 <millis>:
  uint32_t millis() {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
	  return xTaskGetTickCount();
 8001d4c:	f008 f906 	bl	8009f5c <xTaskGetTickCount>
 8001d50:	4603      	mov	r3, r0
  };
 8001d52:	4618      	mov	r0, r3
 8001d54:	bd80      	pop	{r7, pc}
	...

08001d58 <HAL_UART_RxCpltCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
osThreadId Task2handler;
void task2_init(void const * argument);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
//        // Process data from UART4
//        rxmsg[rxcount] = rxbuff[0];
//        rxcount++;
//        response = HAL_UART_Receive_IT(&huart4, rxbuff, 1); // Restart UART4 reception
//    } else
    	if (huart->Instance == UART5) {
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	4a0d      	ldr	r2, [pc, #52]	@ (8001d9c <HAL_UART_RxCpltCallback+0x44>)
 8001d66:	4293      	cmp	r3, r2
 8001d68:	d113      	bne.n	8001d92 <HAL_UART_RxCpltCallback+0x3a>
        // Process data from UART5
        rxmsgcdu[rxcountcdu] = rxbuffcdu[0];
 8001d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001da0 <HAL_UART_RxCpltCallback+0x48>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4a0d      	ldr	r2, [pc, #52]	@ (8001da4 <HAL_UART_RxCpltCallback+0x4c>)
 8001d70:	7811      	ldrb	r1, [r2, #0]
 8001d72:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <HAL_UART_RxCpltCallback+0x50>)
 8001d74:	54d1      	strb	r1, [r2, r3]
        rxcountcdu++;
 8001d76:	4b0a      	ldr	r3, [pc, #40]	@ (8001da0 <HAL_UART_RxCpltCallback+0x48>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	4a08      	ldr	r2, [pc, #32]	@ (8001da0 <HAL_UART_RxCpltCallback+0x48>)
 8001d7e:	6013      	str	r3, [r2, #0]
        responseCDU = HAL_UART_Receive_IT(&huart5, rxbuffcdu, 1); // Restart UART5 reception
 8001d80:	2201      	movs	r2, #1
 8001d82:	4908      	ldr	r1, [pc, #32]	@ (8001da4 <HAL_UART_RxCpltCallback+0x4c>)
 8001d84:	4809      	ldr	r0, [pc, #36]	@ (8001dac <HAL_UART_RxCpltCallback+0x54>)
 8001d86:	f006 ffa6 	bl	8008cd6 <HAL_UART_Receive_IT>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	4b08      	ldr	r3, [pc, #32]	@ (8001db0 <HAL_UART_RxCpltCallback+0x58>)
 8001d90:	701a      	strb	r2, [r3, #0]
    }
}
 8001d92:	bf00      	nop
 8001d94:	3708      	adds	r7, #8
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bd80      	pop	{r7, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40005000 	.word	0x40005000
 8001da0:	20000770 	.word	0x20000770
 8001da4:	20000750 	.word	0x20000750
 8001da8:	20000754 	.word	0x20000754
 8001dac:	20000554 	.word	0x20000554
 8001db0:	2000074c 	.word	0x2000074c

08001db4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db4:	b5b0      	push	{r4, r5, r7, lr}
 8001db6:	b08e      	sub	sp, #56	@ 0x38
 8001db8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dba:	f004 fe09 	bl	80069d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dbe:	f000 f861 	bl	8001e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc2:	f000 f9a7 	bl	8002114 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001dc6:	f000 f927 	bl	8002018 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8001dca:	f000 f89b 	bl	8001f04 <MX_SPI1_Init>
  MX_UART4_Init();
 8001dce:	f000 f8cf 	bl	8001f70 <MX_UART4_Init>
  MX_USART2_UART_Init();
 8001dd2:	f000 f94b 	bl	800206c <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001dd6:	f000 f973 	bl	80020c0 <MX_USART3_UART_Init>
  MX_UART5_Init();
 8001dda:	f000 f8f3 	bl	8001fc4 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */
  SPIF_Init(&spif, &hspi1, FLASH_CS_GPIO_Port, FLASH_CS_Pin);
 8001dde:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001de2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e5c <main+0xa8>)
 8001de4:	491e      	ldr	r1, [pc, #120]	@ (8001e60 <main+0xac>)
 8001de6:	481f      	ldr	r0, [pc, #124]	@ (8001e64 <main+0xb0>)
 8001de8:	f004 f8b1 	bl	8005f4e <SPIF_Init>
  toDisplay();
 8001dec:	f7ff fdd4 	bl	8001998 <toDisplay>
  GLCD_INIT();
 8001df0:	f7ff fd02 	bl	80017f8 <GLCD_INIT>
  loadstate();
 8001df4:	f7ff fef0 	bl	8001bd8 <loadstate>
  /* USER CODE END 2 */

  responseCDU = HAL_UART_Receive_IT(&huart5, rxbuffcdu, 1); // Start UART5 in interrupt mode
 8001df8:	2201      	movs	r2, #1
 8001dfa:	491b      	ldr	r1, [pc, #108]	@ (8001e68 <main+0xb4>)
 8001dfc:	481b      	ldr	r0, [pc, #108]	@ (8001e6c <main+0xb8>)
 8001dfe:	f006 ff6a 	bl	8008cd6 <HAL_UART_Receive_IT>
 8001e02:	4603      	mov	r3, r0
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b1a      	ldr	r3, [pc, #104]	@ (8001e70 <main+0xbc>)
 8001e08:	701a      	strb	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 512);
 8001e0a:	4b1a      	ldr	r3, [pc, #104]	@ (8001e74 <main+0xc0>)
 8001e0c:	f107 041c 	add.w	r4, r7, #28
 8001e10:	461d      	mov	r5, r3
 8001e12:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e14:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e16:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e1a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001e1e:	f107 031c 	add.w	r3, r7, #28
 8001e22:	2100      	movs	r1, #0
 8001e24:	4618      	mov	r0, r3
 8001e26:	f007 fd19 	bl	800985c <osThreadCreate>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4a12      	ldr	r2, [pc, #72]	@ (8001e78 <main+0xc4>)
 8001e2e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
//  osThreadDef(Task2, task2_init, osPriorityNormal, 0, 128);
//  Task2handler = osThreadCreate(osThread(Task2), NULL);

  osThreadDef(Task3, task3_init, osPriorityNormal, 0, 128);	//128 is stack size (in bytes) requirements for the thread function.
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <main+0xc8>)
 8001e32:	463c      	mov	r4, r7
 8001e34:	461d      	mov	r5, r3
 8001e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task3handler = osThreadCreate(osThread(Task3), NULL);
 8001e42:	463b      	mov	r3, r7
 8001e44:	2100      	movs	r1, #0
 8001e46:	4618      	mov	r0, r3
 8001e48:	f007 fd08 	bl	800985c <osThreadCreate>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e80 <main+0xcc>)
 8001e50:	6013      	str	r3, [r2, #0]
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001e52:	f007 fcfc 	bl	800984e <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001e56:	bf00      	nop
 8001e58:	e7fd      	b.n	8001e56 <main+0xa2>
 8001e5a:	bf00      	nop
 8001e5c:	40010c00 	.word	0x40010c00
 8001e60:	200004b4 	.word	0x200004b4
 8001e64:	20000678 	.word	0x20000678
 8001e68:	20000750 	.word	0x20000750
 8001e6c:	20000554 	.word	0x20000554
 8001e70:	2000074c 	.word	0x2000074c
 8001e74:	0800d87c 	.word	0x0800d87c
 8001e78:	20000674 	.word	0x20000674
 8001e7c:	0800d8a0 	.word	0x0800d8a0
 8001e80:	20000714 	.word	0x20000714

08001e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b090      	sub	sp, #64	@ 0x40
 8001e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e8a:	f107 0318 	add.w	r3, r7, #24
 8001e8e:	2228      	movs	r2, #40	@ 0x28
 8001e90:	2100      	movs	r1, #0
 8001e92:	4618      	mov	r0, r3
 8001e94:	f009 fbb7 	bl	800b606 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	601a      	str	r2, [r3, #0]
 8001e9e:	605a      	str	r2, [r3, #4]
 8001ea0:	609a      	str	r2, [r3, #8]
 8001ea2:	60da      	str	r2, [r3, #12]
 8001ea4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ea6:	2302      	movs	r3, #2
 8001ea8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001eae:	2310      	movs	r3, #16
 8001eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eb2:	2302      	movs	r3, #2
 8001eb4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001eba:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001ebe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ec0:	f107 0318 	add.w	r3, r7, #24
 8001ec4:	4618      	mov	r0, r3
 8001ec6:	f005 f9fb 	bl	80072c0 <HAL_RCC_OscConfig>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001ed0:	f003 fa32 	bl	8005338 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ed4:	230f      	movs	r3, #15
 8001ed6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ed8:	2302      	movs	r3, #2
 8001eda:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001ee8:	1d3b      	adds	r3, r7, #4
 8001eea:	2101      	movs	r1, #1
 8001eec:	4618      	mov	r0, r3
 8001eee:	f005 fc69 	bl	80077c4 <HAL_RCC_ClockConfig>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001ef8:	f003 fa1e 	bl	8005338 <Error_Handler>
  }
}
 8001efc:	bf00      	nop
 8001efe:	3740      	adds	r7, #64	@ 0x40
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd80      	pop	{r7, pc}

08001f04 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f08:	4b17      	ldr	r3, [pc, #92]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f0a:	4a18      	ldr	r2, [pc, #96]	@ (8001f6c <MX_SPI1_Init+0x68>)
 8001f0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f0e:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001f14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f16:	4b14      	ldr	r3, [pc, #80]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f1c:	4b12      	ldr	r3, [pc, #72]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f28:	4b0f      	ldr	r3, [pc, #60]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f2e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f36:	4b0c      	ldr	r3, [pc, #48]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f38:	2218      	movs	r2, #24
 8001f3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f42:	4b09      	ldr	r3, [pc, #36]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f48:	4b07      	ldr	r3, [pc, #28]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f4e:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f50:	220a      	movs	r2, #10
 8001f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f54:	4804      	ldr	r0, [pc, #16]	@ (8001f68 <MX_SPI1_Init+0x64>)
 8001f56:	f005 fdf3 	bl	8007b40 <HAL_SPI_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f60:	f003 f9ea 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f64:	bf00      	nop
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	200004b4 	.word	0x200004b4
 8001f6c:	40013000 	.word	0x40013000

08001f70 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001f74:	4b11      	ldr	r3, [pc, #68]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f76:	4a12      	ldr	r2, [pc, #72]	@ (8001fc0 <MX_UART4_Init+0x50>)
 8001f78:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8001f7a:	4b10      	ldr	r3, [pc, #64]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f7c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f80:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001f82:	4b0e      	ldr	r3, [pc, #56]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f84:	2200      	movs	r2, #0
 8001f86:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001f88:	4b0c      	ldr	r3, [pc, #48]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001f94:	4b09      	ldr	r3, [pc, #36]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f96:	220c      	movs	r2, #12
 8001f98:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f9a:	4b08      	ldr	r3, [pc, #32]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fa0:	4b06      	ldr	r3, [pc, #24]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001fa6:	4805      	ldr	r0, [pc, #20]	@ (8001fbc <MX_UART4_Init+0x4c>)
 8001fa8:	f006 fdc2 	bl	8008b30 <HAL_UART_Init>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8001fb2:	f003 f9c1 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	2000050c 	.word	0x2000050c
 8001fc0:	40004c00 	.word	0x40004c00

08001fc4 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001fc8:	4b11      	ldr	r3, [pc, #68]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fca:	4a12      	ldr	r2, [pc, #72]	@ (8002014 <MX_UART5_Init+0x50>)
 8001fcc:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fd0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fd4:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001fd6:	4b0e      	ldr	r3, [pc, #56]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001fdc:	4b0c      	ldr	r3, [pc, #48]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fde:	2200      	movs	r2, #0
 8001fe0:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001fe2:	4b0b      	ldr	r3, [pc, #44]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001fe8:	4b09      	ldr	r3, [pc, #36]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001fea:	220c      	movs	r2, #12
 8001fec:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff4:	4b06      	ldr	r3, [pc, #24]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001ffa:	4805      	ldr	r0, [pc, #20]	@ (8002010 <MX_UART5_Init+0x4c>)
 8001ffc:	f006 fd98 	bl	8008b30 <HAL_UART_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8002006:	f003 f997 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800200a:	bf00      	nop
 800200c:	bd80      	pop	{r7, pc}
 800200e:	bf00      	nop
 8002010:	20000554 	.word	0x20000554
 8002014:	40005000 	.word	0x40005000

08002018 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800201c:	4b11      	ldr	r3, [pc, #68]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 800201e:	4a12      	ldr	r2, [pc, #72]	@ (8002068 <MX_USART1_UART_Init+0x50>)
 8002020:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002022:	4b10      	ldr	r3, [pc, #64]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 8002024:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002028:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800202a:	4b0e      	ldr	r3, [pc, #56]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 800202c:	2200      	movs	r2, #0
 800202e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002030:	4b0c      	ldr	r3, [pc, #48]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 8002032:	2200      	movs	r2, #0
 8002034:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002036:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800203c:	4b09      	ldr	r3, [pc, #36]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 800203e:	220c      	movs	r2, #12
 8002040:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002042:	4b08      	ldr	r3, [pc, #32]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 8002044:	2200      	movs	r2, #0
 8002046:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002048:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 800204a:	2200      	movs	r2, #0
 800204c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800204e:	4805      	ldr	r0, [pc, #20]	@ (8002064 <MX_USART1_UART_Init+0x4c>)
 8002050:	f006 fd6e 	bl	8008b30 <HAL_UART_Init>
 8002054:	4603      	mov	r3, r0
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800205a:	f003 f96d 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800205e:	bf00      	nop
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	2000059c 	.word	0x2000059c
 8002068:	40013800 	.word	0x40013800

0800206c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002070:	4b11      	ldr	r3, [pc, #68]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002072:	4a12      	ldr	r2, [pc, #72]	@ (80020bc <MX_USART2_UART_Init+0x50>)
 8002074:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002076:	4b10      	ldr	r3, [pc, #64]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002078:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800207c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800207e:	4b0e      	ldr	r3, [pc, #56]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002084:	4b0c      	ldr	r3, [pc, #48]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800208a:	4b0b      	ldr	r3, [pc, #44]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002090:	4b09      	ldr	r3, [pc, #36]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002092:	220c      	movs	r2, #12
 8002094:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002096:	4b08      	ldr	r3, [pc, #32]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800209c:	4b06      	ldr	r3, [pc, #24]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020a2:	4805      	ldr	r0, [pc, #20]	@ (80020b8 <MX_USART2_UART_Init+0x4c>)
 80020a4:	f006 fd44 	bl	8008b30 <HAL_UART_Init>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d001      	beq.n	80020b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80020ae:	f003 f943 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200005e4 	.word	0x200005e4
 80020bc:	40004400 	.word	0x40004400

080020c0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80020c4:	4b11      	ldr	r3, [pc, #68]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	@ (8002110 <MX_USART3_UART_Init+0x50>)
 80020c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80020ca:	4b10      	ldr	r3, [pc, #64]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020cc:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80020d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020d8:	4b0c      	ldr	r3, [pc, #48]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020da:	2200      	movs	r2, #0
 80020dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020de:	4b0b      	ldr	r3, [pc, #44]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020e4:	4b09      	ldr	r3, [pc, #36]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020e6:	220c      	movs	r2, #12
 80020e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020ea:	4b08      	ldr	r3, [pc, #32]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020ec:	2200      	movs	r2, #0
 80020ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020f0:	4b06      	ldr	r3, [pc, #24]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020f6:	4805      	ldr	r0, [pc, #20]	@ (800210c <MX_USART3_UART_Init+0x4c>)
 80020f8:	f006 fd1a 	bl	8008b30 <HAL_UART_Init>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002102:	f003 f919 	bl	8005338 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	2000062c 	.word	0x2000062c
 8002110:	40004800 	.word	0x40004800

08002114 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b08a      	sub	sp, #40	@ 0x28
 8002118:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211a:	f107 0318 	add.w	r3, r7, #24
 800211e:	2200      	movs	r2, #0
 8002120:	601a      	str	r2, [r3, #0]
 8002122:	605a      	str	r2, [r3, #4]
 8002124:	609a      	str	r2, [r3, #8]
 8002126:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002128:	4bb4      	ldr	r3, [pc, #720]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800212a:	699b      	ldr	r3, [r3, #24]
 800212c:	4ab3      	ldr	r2, [pc, #716]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800212e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002132:	6193      	str	r3, [r2, #24]
 8002134:	4bb1      	ldr	r3, [pc, #708]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002136:	699b      	ldr	r3, [r3, #24]
 8002138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002140:	4bae      	ldr	r3, [pc, #696]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002142:	699b      	ldr	r3, [r3, #24]
 8002144:	4aad      	ldr	r2, [pc, #692]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002146:	f043 0310 	orr.w	r3, r3, #16
 800214a:	6193      	str	r3, [r2, #24]
 800214c:	4bab      	ldr	r3, [pc, #684]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	f003 0310 	and.w	r3, r3, #16
 8002154:	613b      	str	r3, [r7, #16]
 8002156:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002158:	4ba8      	ldr	r3, [pc, #672]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800215a:	699b      	ldr	r3, [r3, #24]
 800215c:	4aa7      	ldr	r2, [pc, #668]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800215e:	f043 0304 	orr.w	r3, r3, #4
 8002162:	6193      	str	r3, [r2, #24]
 8002164:	4ba5      	ldr	r3, [pc, #660]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002166:	699b      	ldr	r3, [r3, #24]
 8002168:	f003 0304 	and.w	r3, r3, #4
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002170:	4ba2      	ldr	r3, [pc, #648]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	4aa1      	ldr	r2, [pc, #644]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002176:	f043 0308 	orr.w	r3, r3, #8
 800217a:	6193      	str	r3, [r2, #24]
 800217c:	4b9f      	ldr	r3, [pc, #636]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	f003 0308 	and.w	r3, r3, #8
 8002184:	60bb      	str	r3, [r7, #8]
 8002186:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002188:	4b9c      	ldr	r3, [pc, #624]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	4a9b      	ldr	r2, [pc, #620]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 800218e:	f043 0320 	orr.w	r3, r3, #32
 8002192:	6193      	str	r3, [r2, #24]
 8002194:	4b99      	ldr	r3, [pc, #612]	@ (80023fc <MX_GPIO_Init+0x2e8>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	607b      	str	r3, [r7, #4]
 800219e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RELAY3_Pin|MCU_DTR3_Pin|LCD_DB1_Pin|LCD_RW_Pin
 80021a0:	2200      	movs	r2, #0
 80021a2:	f240 7194 	movw	r1, #1940	@ 0x794
 80021a6:	4896      	ldr	r0, [pc, #600]	@ (8002400 <MX_GPIO_Init+0x2ec>)
 80021a8:	f005 f835 	bl	8007216 <HAL_GPIO_WritePin>
                          |LCD_E_Pin|LCD_DI_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BKL_Pin|LCD_RESET_Pin|LCD_CS2_Pin|LCD_CS1_Pin
 80021ac:	2200      	movs	r2, #0
 80021ae:	f649 11fe 	movw	r1, #39422	@ 0x99fe
 80021b2:	4894      	ldr	r0, [pc, #592]	@ (8002404 <MX_GPIO_Init+0x2f0>)
 80021b4:	f005 f82f 	bl	8007216 <HAL_GPIO_WritePin>
                          |LCD_DB7_Pin|LCD_DB6_Pin|LCD_DB5_Pin|KEY_COL4_Pin
                          |KEY_COL7_Pin|KEY_COL6_Pin|KEY_COL8_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LCD_DB4_Pin|LCD_DB2_Pin|KEY_COL0_Pin|KEY_COL3_Pin
 80021b8:	2200      	movs	r2, #0
 80021ba:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 80021be:	4892      	ldr	r0, [pc, #584]	@ (8002408 <MX_GPIO_Init+0x2f4>)
 80021c0:	f005 f829 	bl	8007216 <HAL_GPIO_WritePin>
                          |KEY_COL2_Pin|KEY_COL5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DB3_Pin|LCD_DB0_Pin|MCU_DTR2_Pin|FLASH_CS_Pin, GPIO_PIN_RESET);
 80021c4:	2200      	movs	r2, #0
 80021c6:	f240 2183 	movw	r1, #643	@ 0x283
 80021ca:	4890      	ldr	r0, [pc, #576]	@ (800240c <MX_GPIO_Init+0x2f8>)
 80021cc:	f005 f823 	bl	8007216 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEY_COL1_Pin|KEY_COL9_Pin|RELAY1_Pin|MCU_DTR1_Pin
 80021d0:	2200      	movs	r2, #0
 80021d2:	f248 0199 	movw	r1, #32921	@ 0x8099
 80021d6:	488e      	ldr	r0, [pc, #568]	@ (8002410 <MX_GPIO_Init+0x2fc>)
 80021d8:	f005 f81d 	bl	8007216 <HAL_GPIO_WritePin>
                          |RELAY2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RELAY3_Pin MCU_DTR3_Pin LCD_DB1_Pin LCD_RW_Pin
                           LCD_E_Pin LCD_DI_Pin */
  GPIO_InitStruct.Pin = RELAY3_Pin|MCU_DTR3_Pin|LCD_DB1_Pin|LCD_RW_Pin
 80021dc:	f240 7394 	movw	r3, #1940	@ 0x794
 80021e0:	61bb      	str	r3, [r7, #24]
                          |LCD_E_Pin|LCD_DI_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e6:	2300      	movs	r3, #0
 80021e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ea:	2302      	movs	r3, #2
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021ee:	f107 0318 	add.w	r3, r7, #24
 80021f2:	4619      	mov	r1, r3
 80021f4:	4882      	ldr	r0, [pc, #520]	@ (8002400 <MX_GPIO_Init+0x2ec>)
 80021f6:	f004 fe63 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : MCU_DSR3_Pin GP_SW4_Pin GP_SW5_Pin GP_SW1_Pin
                           GP_SW2_Pin GP_SW3_Pin RIGHT_SW_Pin */
  GPIO_InitStruct.Pin = MCU_DSR3_Pin|GP_SW4_Pin|GP_SW5_Pin|GP_SW1_Pin
 80021fa:	f647 0368 	movw	r3, #30824	@ 0x7868
 80021fe:	61bb      	str	r3, [r7, #24]
                          |GP_SW2_Pin|GP_SW3_Pin|RIGHT_SW_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002200:	2300      	movs	r3, #0
 8002202:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002208:	f107 0318 	add.w	r3, r7, #24
 800220c:	4619      	mov	r1, r3
 800220e:	487c      	ldr	r0, [pc, #496]	@ (8002400 <MX_GPIO_Init+0x2ec>)
 8002210:	f004 fe56 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : GP_SW6_Pin LEFT_SW_Pin */
  GPIO_InitStruct.Pin = GP_SW6_Pin|LEFT_SW_Pin;
 8002214:	f242 0301 	movw	r3, #8193	@ 0x2001
 8002218:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800221a:	2300      	movs	r3, #0
 800221c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221e:	2300      	movs	r3, #0
 8002220:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002222:	f107 0318 	add.w	r3, r7, #24
 8002226:	4619      	mov	r1, r3
 8002228:	4877      	ldr	r0, [pc, #476]	@ (8002408 <MX_GPIO_Init+0x2f4>)
 800222a:	f004 fe49 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800222e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002232:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002234:	2303      	movs	r3, #3
 8002236:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002238:	f107 0318 	add.w	r3, r7, #24
 800223c:	4619      	mov	r1, r3
 800223e:	4872      	ldr	r0, [pc, #456]	@ (8002408 <MX_GPIO_Init+0x2f4>)
 8002240:	f004 fe3e 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEFT_A1_Pin LEFT_B1_Pin LEFT_B2_Pin */
  GPIO_InitStruct.Pin = LEFT_A1_Pin|LEFT_B1_Pin|LEFT_B2_Pin;
 8002244:	230e      	movs	r3, #14
 8002246:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002248:	4b72      	ldr	r3, [pc, #456]	@ (8002414 <MX_GPIO_Init+0x300>)
 800224a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800224c:	2300      	movs	r3, #0
 800224e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002250:	f107 0318 	add.w	r3, r7, #24
 8002254:	4619      	mov	r1, r3
 8002256:	486c      	ldr	r0, [pc, #432]	@ (8002408 <MX_GPIO_Init+0x2f4>)
 8002258:	f004 fe32 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LEFT_A2_Pin */
  GPIO_InitStruct.Pin = LEFT_A2_Pin;
 800225c:	2301      	movs	r3, #1
 800225e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002260:	4b6c      	ldr	r3, [pc, #432]	@ (8002414 <MX_GPIO_Init+0x300>)
 8002262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LEFT_A2_GPIO_Port, &GPIO_InitStruct);
 8002268:	f107 0318 	add.w	r3, r7, #24
 800226c:	4619      	mov	r1, r3
 800226e:	4865      	ldr	r0, [pc, #404]	@ (8002404 <MX_GPIO_Init+0x2f0>)
 8002270:	f004 fe26 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_BKL_Pin LCD_RESET_Pin LCD_CS2_Pin LCD_CS1_Pin
                           LCD_DB7_Pin LCD_DB6_Pin LCD_DB5_Pin KEY_COL4_Pin
                           KEY_COL7_Pin KEY_COL6_Pin KEY_COL8_Pin */
  GPIO_InitStruct.Pin = LCD_BKL_Pin|LCD_RESET_Pin|LCD_CS2_Pin|LCD_CS1_Pin
 8002274:	f649 13fe 	movw	r3, #39422	@ 0x99fe
 8002278:	61bb      	str	r3, [r7, #24]
                          |LCD_DB7_Pin|LCD_DB6_Pin|LCD_DB5_Pin|KEY_COL4_Pin
                          |KEY_COL7_Pin|KEY_COL6_Pin|KEY_COL8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800227a:	2301      	movs	r3, #1
 800227c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2302      	movs	r3, #2
 8002284:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002286:	f107 0318 	add.w	r3, r7, #24
 800228a:	4619      	mov	r1, r3
 800228c:	485d      	ldr	r0, [pc, #372]	@ (8002404 <MX_GPIO_Init+0x2f0>)
 800228e:	f004 fe17 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DB4_Pin LCD_DB2_Pin KEY_COL0_Pin KEY_COL3_Pin
                           KEY_COL2_Pin KEY_COL5_Pin */
  GPIO_InitStruct.Pin = LCD_DB4_Pin|LCD_DB2_Pin|KEY_COL0_Pin|KEY_COL3_Pin
 8002292:	f44f 737c 	mov.w	r3, #1008	@ 0x3f0
 8002296:	61bb      	str	r3, [r7, #24]
                          |KEY_COL2_Pin|KEY_COL5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002298:	2301      	movs	r3, #1
 800229a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2302      	movs	r3, #2
 80022a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022a4:	f107 0318 	add.w	r3, r7, #24
 80022a8:	4619      	mov	r1, r3
 80022aa:	4857      	ldr	r0, [pc, #348]	@ (8002408 <MX_GPIO_Init+0x2f4>)
 80022ac:	f004 fe08 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DB3_Pin LCD_DB0_Pin MCU_DTR2_Pin FLASH_CS_Pin */
  GPIO_InitStruct.Pin = LCD_DB3_Pin|LCD_DB0_Pin|MCU_DTR2_Pin|FLASH_CS_Pin;
 80022b0:	f240 2383 	movw	r3, #643	@ 0x283
 80022b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022b6:	2301      	movs	r3, #1
 80022b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ba:	2300      	movs	r3, #0
 80022bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022be:	2302      	movs	r3, #2
 80022c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022c2:	f107 0318 	add.w	r3, r7, #24
 80022c6:	4619      	mov	r1, r3
 80022c8:	4850      	ldr	r0, [pc, #320]	@ (800240c <MX_GPIO_Init+0x2f8>)
 80022ca:	f004 fdf9 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BOOT1_Pin KEY_ROW1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin|KEY_ROW1_Pin;
 80022ce:	f248 0304 	movw	r3, #32772	@ 0x8004
 80022d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d4:	2300      	movs	r3, #0
 80022d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d8:	2300      	movs	r3, #0
 80022da:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022dc:	f107 0318 	add.w	r3, r7, #24
 80022e0:	4619      	mov	r1, r3
 80022e2:	484a      	ldr	r0, [pc, #296]	@ (800240c <MX_GPIO_Init+0x2f8>)
 80022e4:	f004 fdec 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RIGHT_A1_Pin */
  GPIO_InitStruct.Pin = RIGHT_A1_Pin;
 80022e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80022ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80022ee:	4b49      	ldr	r3, [pc, #292]	@ (8002414 <MX_GPIO_Init+0x300>)
 80022f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f2:	2300      	movs	r3, #0
 80022f4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RIGHT_A1_GPIO_Port, &GPIO_InitStruct);
 80022f6:	f107 0318 	add.w	r3, r7, #24
 80022fa:	4619      	mov	r1, r3
 80022fc:	4840      	ldr	r0, [pc, #256]	@ (8002400 <MX_GPIO_Init+0x2ec>)
 80022fe:	f004 fddf 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : RIGHT_B1_Pin RIGHT_B2_Pin RIGHT_A2_Pin */
  GPIO_InitStruct.Pin = RIGHT_B1_Pin|RIGHT_B2_Pin|RIGHT_A2_Pin;
 8002302:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8002306:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002308:	4b42      	ldr	r3, [pc, #264]	@ (8002414 <MX_GPIO_Init+0x300>)
 800230a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002310:	f107 0318 	add.w	r3, r7, #24
 8002314:	4619      	mov	r1, r3
 8002316:	483d      	ldr	r0, [pc, #244]	@ (800240c <MX_GPIO_Init+0x2f8>)
 8002318:	f004 fdd2 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW0_Pin KEY_ROW3_Pin KEY_ROW2_Pin KEY_ROW5_Pin
                           KEY_ROW4_Pin KEY_ROW7_Pin KEY_ROW6_Pin MCU_DSR1_Pin */
  GPIO_InitStruct.Pin = KEY_ROW0_Pin|KEY_ROW3_Pin|KEY_ROW2_Pin|KEY_ROW5_Pin
 800231c:	f647 7302 	movw	r3, #32514	@ 0x7f02
 8002320:	61bb      	str	r3, [r7, #24]
                          |KEY_ROW4_Pin|KEY_ROW7_Pin|KEY_ROW6_Pin|MCU_DSR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232a:	f107 0318 	add.w	r3, r7, #24
 800232e:	4619      	mov	r1, r3
 8002330:	4837      	ldr	r0, [pc, #220]	@ (8002410 <MX_GPIO_Init+0x2fc>)
 8002332:	f004 fdc5 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_COL1_Pin KEY_COL9_Pin RELAY1_Pin MCU_DTR1_Pin
                           RELAY2_Pin */
  GPIO_InitStruct.Pin = KEY_COL1_Pin|KEY_COL9_Pin|RELAY1_Pin|MCU_DTR1_Pin
 8002336:	f248 0399 	movw	r3, #32921	@ 0x8099
 800233a:	61bb      	str	r3, [r7, #24]
                          |RELAY2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800233c:	2301      	movs	r3, #1
 800233e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2302      	movs	r3, #2
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002348:	f107 0318 	add.w	r3, r7, #24
 800234c:	4619      	mov	r1, r3
 800234e:	4830      	ldr	r0, [pc, #192]	@ (8002410 <MX_GPIO_Init+0x2fc>)
 8002350:	f004 fdb6 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002354:	2340      	movs	r3, #64	@ 0x40
 8002356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002358:	2302      	movs	r3, #2
 800235a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235c:	2302      	movs	r3, #2
 800235e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002360:	f107 0318 	add.w	r3, r7, #24
 8002364:	4619      	mov	r1, r3
 8002366:	4829      	ldr	r0, [pc, #164]	@ (800240c <MX_GPIO_Init+0x2f8>)
 8002368:	f004 fdaa 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800236c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002372:	2303      	movs	r3, #3
 8002374:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002376:	f107 0318 	add.w	r3, r7, #24
 800237a:	4619      	mov	r1, r3
 800237c:	4823      	ldr	r0, [pc, #140]	@ (800240c <MX_GPIO_Init+0x2f8>)
 800237e:	f004 fd9f 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002382:	2303      	movs	r3, #3
 8002384:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002386:	2303      	movs	r3, #3
 8002388:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800238a:	f107 0318 	add.w	r3, r7, #24
 800238e:	4619      	mov	r1, r3
 8002390:	481b      	ldr	r0, [pc, #108]	@ (8002400 <MX_GPIO_Init+0x2ec>)
 8002392:	f004 fd95 	bl	8006ec0 <HAL_GPIO_Init>

  /*Configures the port and pin on which the EVENTOUT Cortex signal will be connected */
  HAL_GPIOEx_ConfigEventout(AFIO_EVENTOUT_PORT_B, AFIO_EVENTOUT_PIN_6);
 8002396:	2106      	movs	r1, #6
 8002398:	2010      	movs	r0, #16
 800239a:	f004 ff6d 	bl	8007278 <HAL_GPIOEx_ConfigEventout>

  /*Enables the Event Output */
  HAL_GPIOEx_EnableEventout();
 800239e:	f004 ff81 	bl	80072a4 <HAL_GPIOEx_EnableEventout>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80023a2:	2200      	movs	r2, #0
 80023a4:	2105      	movs	r1, #5
 80023a6:	2006      	movs	r0, #6
 80023a8:	f004 fc1d 	bl	8006be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80023ac:	2006      	movs	r0, #6
 80023ae:	f004 fc36 	bl	8006c1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2105      	movs	r1, #5
 80023b6:	2007      	movs	r0, #7
 80023b8:	f004 fc15 	bl	8006be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80023bc:	2007      	movs	r0, #7
 80023be:	f004 fc2e 	bl	8006c1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2105      	movs	r1, #5
 80023c6:	2008      	movs	r0, #8
 80023c8:	f004 fc0d 	bl	8006be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80023cc:	2008      	movs	r0, #8
 80023ce:	f004 fc26 	bl	8006c1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2105      	movs	r1, #5
 80023d6:	2009      	movs	r0, #9
 80023d8:	f004 fc05 	bl	8006be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80023dc:	2009      	movs	r0, #9
 80023de:	f004 fc1e 	bl	8006c1e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 80023e2:	2200      	movs	r2, #0
 80023e4:	2105      	movs	r1, #5
 80023e6:	2028      	movs	r0, #40	@ 0x28
 80023e8:	f004 fbfd 	bl	8006be6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80023ec:	2028      	movs	r0, #40	@ 0x28
 80023ee:	f004 fc16 	bl	8006c1e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80023f2:	bf00      	nop
 80023f4:	3728      	adds	r7, #40	@ 0x28
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	40021000 	.word	0x40021000
 8002400:	40011800 	.word	0x40011800
 8002404:	40010800 	.word	0x40010800
 8002408:	40011000 	.word	0x40011000
 800240c:	40010c00 	.word	0x40010c00
 8002410:	40011400 	.word	0x40011400
 8002414:	10110000 	.word	0x10110000

08002418 <read_encoder>:

/* USER CODE BEGIN 4 */

void read_encoder() { // MHz right outer knob HERE
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
  // Encoder interrupt routine for both pins. Updates counter
  // if they are valid and have rotated a full indent
  if (!pause) {
 800241e:	4b34      	ldr	r3, [pc, #208]	@ (80024f0 <read_encoder+0xd8>)
 8002420:	781b      	ldrb	r3, [r3, #0]
 8002422:	f083 0301 	eor.w	r3, r3, #1
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	d05d      	beq.n	80024e8 <read_encoder+0xd0>
    static uint8_t old_AB = 3;  // Lookup table index
    static int8_t encval = 0;   // Encoder value
    static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; //{0,-1,1,0,1,0,0,-1,-1,0,0,1,0,1,-1,0}; // Lookup table

    old_AB <<=2;  // Remember previous state
 800242c:	4b31      	ldr	r3, [pc, #196]	@ (80024f4 <read_encoder+0xdc>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	b2da      	uxtb	r2, r3
 8002434:	4b2f      	ldr	r3, [pc, #188]	@ (80024f4 <read_encoder+0xdc>)
 8002436:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(RIGHT_A2_GPIO_Port, RIGHT_A2_Pin)) old_AB |= 0x02; // Add current state of pin A
 8002438:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800243c:	482e      	ldr	r0, [pc, #184]	@ (80024f8 <read_encoder+0xe0>)
 800243e:	f004 fed3 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d006      	beq.n	8002456 <read_encoder+0x3e>
 8002448:	4b2a      	ldr	r3, [pc, #168]	@ (80024f4 <read_encoder+0xdc>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	f043 0302 	orr.w	r3, r3, #2
 8002450:	b2da      	uxtb	r2, r3
 8002452:	4b28      	ldr	r3, [pc, #160]	@ (80024f4 <read_encoder+0xdc>)
 8002454:	701a      	strb	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(RIGHT_B2_GPIO_Port, RIGHT_B2_Pin)) old_AB |= 0x01; // Add current state of pin B
 8002456:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800245a:	4827      	ldr	r0, [pc, #156]	@ (80024f8 <read_encoder+0xe0>)
 800245c:	f004 fec4 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d006      	beq.n	8002474 <read_encoder+0x5c>
 8002466:	4b23      	ldr	r3, [pc, #140]	@ (80024f4 <read_encoder+0xdc>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	f043 0301 	orr.w	r3, r3, #1
 800246e:	b2da      	uxtb	r2, r3
 8002470:	4b20      	ldr	r3, [pc, #128]	@ (80024f4 <read_encoder+0xdc>)
 8002472:	701a      	strb	r2, [r3, #0]

    encval += enc_states[( old_AB & 0x0f )];
 8002474:	4b1f      	ldr	r3, [pc, #124]	@ (80024f4 <read_encoder+0xdc>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	f003 030f 	and.w	r3, r3, #15
 800247c:	4a1f      	ldr	r2, [pc, #124]	@ (80024fc <read_encoder+0xe4>)
 800247e:	56d3      	ldrsb	r3, [r2, r3]
 8002480:	b2da      	uxtb	r2, r3
 8002482:	4b1f      	ldr	r3, [pc, #124]	@ (8002500 <read_encoder+0xe8>)
 8002484:	f993 3000 	ldrsb.w	r3, [r3]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	4413      	add	r3, r2
 800248c:	b2db      	uxtb	r3, r3
 800248e:	b25a      	sxtb	r2, r3
 8002490:	4b1b      	ldr	r3, [pc, #108]	@ (8002500 <read_encoder+0xe8>)
 8002492:	701a      	strb	r2, [r3, #0]

    // Update counter if encoder has rotated a full indent, that is at least 4 steps
    if( encval > 0 ) {        // Four steps forward
 8002494:	4b1a      	ldr	r3, [pc, #104]	@ (8002500 <read_encoder+0xe8>)
 8002496:	f993 3000 	ldrsb.w	r3, [r3]
 800249a:	2b00      	cmp	r3, #0
 800249c:	dd0f      	ble.n	80024be <read_encoder+0xa6>
      int changevalue = 1;
 800249e:	2301      	movs	r3, #1
 80024a0:	603b      	str	r3, [r7, #0]
      if (SM < 117) {
 80024a2:	4b18      	ldr	r3, [pc, #96]	@ (8002504 <read_encoder+0xec>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	2b74      	cmp	r3, #116	@ 0x74
 80024a8:	dc05      	bgt.n	80024b6 <read_encoder+0x9e>
        SM = SM + changevalue;              // Update counter
 80024aa:	4b16      	ldr	r3, [pc, #88]	@ (8002504 <read_encoder+0xec>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	4413      	add	r3, r2
 80024b2:	4a14      	ldr	r2, [pc, #80]	@ (8002504 <read_encoder+0xec>)
 80024b4:	6013      	str	r3, [r2, #0]
      }
      encval = 0;
 80024b6:	4b12      	ldr	r3, [pc, #72]	@ (8002500 <read_encoder+0xe8>)
 80024b8:	2200      	movs	r2, #0
 80024ba:	701a      	strb	r2, [r3, #0]
        SM = SM + changevalue;              // Update counter
      }
      encval = 0;
    }
  }
}
 80024bc:	e014      	b.n	80024e8 <read_encoder+0xd0>
    else if( encval < 0 ) {        // Four steps backward
 80024be:	4b10      	ldr	r3, [pc, #64]	@ (8002500 <read_encoder+0xe8>)
 80024c0:	f993 3000 	ldrsb.w	r3, [r3]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	da0f      	bge.n	80024e8 <read_encoder+0xd0>
      int changevalue = -1;
 80024c8:	f04f 33ff 	mov.w	r3, #4294967295
 80024cc:	607b      	str	r3, [r7, #4]
      if (SM > 108) {
 80024ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <read_encoder+0xec>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2b6c      	cmp	r3, #108	@ 0x6c
 80024d4:	dd05      	ble.n	80024e2 <read_encoder+0xca>
        SM = SM + changevalue;              // Update counter
 80024d6:	4b0b      	ldr	r3, [pc, #44]	@ (8002504 <read_encoder+0xec>)
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	4413      	add	r3, r2
 80024de:	4a09      	ldr	r2, [pc, #36]	@ (8002504 <read_encoder+0xec>)
 80024e0:	6013      	str	r3, [r2, #0]
      encval = 0;
 80024e2:	4b07      	ldr	r3, [pc, #28]	@ (8002500 <read_encoder+0xe8>)
 80024e4:	2200      	movs	r2, #0
 80024e6:	701a      	strb	r2, [r3, #0]
}
 80024e8:	bf00      	nop
 80024ea:	3708      	adds	r7, #8
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	2000000c 	.word	0x2000000c
 80024f4:	2000000d 	.word	0x2000000d
 80024f8:	40010c00 	.word	0x40010c00
 80024fc:	0800e214 	.word	0x0800e214
 8002500:	20000718 	.word	0x20000718
 8002504:	20000008 	.word	0x20000008

08002508 <read_encoder2>:

void read_encoder2() { // KHz right inner knob
 8002508:	b580      	push	{r7, lr}
 800250a:	b082      	sub	sp, #8
 800250c:	af00      	add	r7, sp, #0
  // Encoder interrupt routine for both pins. Updates counter
  // if they are valid and have rotated a full indent
  if (!pause) {
 800250e:	4b35      	ldr	r3, [pc, #212]	@ (80025e4 <read_encoder2+0xdc>)
 8002510:	781b      	ldrb	r3, [r3, #0]
 8002512:	f083 0301 	eor.w	r3, r3, #1
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b00      	cmp	r3, #0
 800251a:	d05f      	beq.n	80025dc <read_encoder2+0xd4>
    static uint8_t old_GH = 3;  // Lookup table index
    static int8_t encval = 0;   // Encoder value
    static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

    old_GH <<=2;  // Remember previous state
 800251c:	4b32      	ldr	r3, [pc, #200]	@ (80025e8 <read_encoder2+0xe0>)
 800251e:	781b      	ldrb	r3, [r3, #0]
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	b2da      	uxtb	r2, r3
 8002524:	4b30      	ldr	r3, [pc, #192]	@ (80025e8 <read_encoder2+0xe0>)
 8002526:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(RIGHT_A1_GPIO_Port, RIGHT_A1_Pin)) old_GH |= 0x02; // Add current state of pin G
 8002528:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800252c:	482f      	ldr	r0, [pc, #188]	@ (80025ec <read_encoder2+0xe4>)
 800252e:	f004 fe5b 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002532:	4603      	mov	r3, r0
 8002534:	2b00      	cmp	r3, #0
 8002536:	d006      	beq.n	8002546 <read_encoder2+0x3e>
 8002538:	4b2b      	ldr	r3, [pc, #172]	@ (80025e8 <read_encoder2+0xe0>)
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	b2da      	uxtb	r2, r3
 8002542:	4b29      	ldr	r3, [pc, #164]	@ (80025e8 <read_encoder2+0xe0>)
 8002544:	701a      	strb	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(RIGHT_B1_GPIO_Port, RIGHT_B1_Pin)) old_GH |= 0x01; // Add current state of pin H
 8002546:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800254a:	4829      	ldr	r0, [pc, #164]	@ (80025f0 <read_encoder2+0xe8>)
 800254c:	f004 fe4c 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d006      	beq.n	8002564 <read_encoder2+0x5c>
 8002556:	4b24      	ldr	r3, [pc, #144]	@ (80025e8 <read_encoder2+0xe0>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	b2da      	uxtb	r2, r3
 8002560:	4b21      	ldr	r3, [pc, #132]	@ (80025e8 <read_encoder2+0xe0>)
 8002562:	701a      	strb	r2, [r3, #0]

    encval += enc_states[( old_GH & 0x0f )];
 8002564:	4b20      	ldr	r3, [pc, #128]	@ (80025e8 <read_encoder2+0xe0>)
 8002566:	781b      	ldrb	r3, [r3, #0]
 8002568:	f003 030f 	and.w	r3, r3, #15
 800256c:	4a21      	ldr	r2, [pc, #132]	@ (80025f4 <read_encoder2+0xec>)
 800256e:	56d3      	ldrsb	r3, [r2, r3]
 8002570:	b2da      	uxtb	r2, r3
 8002572:	4b21      	ldr	r3, [pc, #132]	@ (80025f8 <read_encoder2+0xf0>)
 8002574:	f993 3000 	ldrsb.w	r3, [r3]
 8002578:	b2db      	uxtb	r3, r3
 800257a:	4413      	add	r3, r2
 800257c:	b2db      	uxtb	r3, r3
 800257e:	b25a      	sxtb	r2, r3
 8002580:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <read_encoder2+0xf0>)
 8002582:	701a      	strb	r2, [r3, #0]

    // Update counter if encoder has rotated a full indent, that is at least 4 steps
    if( encval > 0 ) {        // Four steps forward
 8002584:	4b1c      	ldr	r3, [pc, #112]	@ (80025f8 <read_encoder2+0xf0>)
 8002586:	f993 3000 	ldrsb.w	r3, [r3]
 800258a:	2b00      	cmp	r3, #0
 800258c:	dd11      	ble.n	80025b2 <read_encoder2+0xaa>
      int changevalue = 50;
 800258e:	2332      	movs	r3, #50	@ 0x32
 8002590:	603b      	str	r3, [r7, #0]
      if (SK < 950) {
 8002592:	4b1a      	ldr	r3, [pc, #104]	@ (80025fc <read_encoder2+0xf4>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800259a:	4293      	cmp	r3, r2
 800259c:	dc05      	bgt.n	80025aa <read_encoder2+0xa2>
        SK = SK + changevalue;              // Update counter
 800259e:	4b17      	ldr	r3, [pc, #92]	@ (80025fc <read_encoder2+0xf4>)
 80025a0:	681a      	ldr	r2, [r3, #0]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	4413      	add	r3, r2
 80025a6:	4a15      	ldr	r2, [pc, #84]	@ (80025fc <read_encoder2+0xf4>)
 80025a8:	6013      	str	r3, [r2, #0]
      }
      encval = 0;
 80025aa:	4b13      	ldr	r3, [pc, #76]	@ (80025f8 <read_encoder2+0xf0>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
        SK = SK + changevalue;              // Update counter
      }
      encval = 0;
    }
  }
}
 80025b0:	e014      	b.n	80025dc <read_encoder2+0xd4>
    else if( encval < 0 ) {        // Four steps backward
 80025b2:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <read_encoder2+0xf0>)
 80025b4:	f993 3000 	ldrsb.w	r3, [r3]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	da0f      	bge.n	80025dc <read_encoder2+0xd4>
      int changevalue = -50;
 80025bc:	f06f 0331 	mvn.w	r3, #49	@ 0x31
 80025c0:	607b      	str	r3, [r7, #4]
      if (SK > 0) {
 80025c2:	4b0e      	ldr	r3, [pc, #56]	@ (80025fc <read_encoder2+0xf4>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	dd05      	ble.n	80025d6 <read_encoder2+0xce>
        SK = SK + changevalue;              // Update counter
 80025ca:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <read_encoder2+0xf4>)
 80025cc:	681a      	ldr	r2, [r3, #0]
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	4413      	add	r3, r2
 80025d2:	4a0a      	ldr	r2, [pc, #40]	@ (80025fc <read_encoder2+0xf4>)
 80025d4:	6013      	str	r3, [r2, #0]
      encval = 0;
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <read_encoder2+0xf0>)
 80025d8:	2200      	movs	r2, #0
 80025da:	701a      	strb	r2, [r3, #0]
}
 80025dc:	bf00      	nop
 80025de:	3708      	adds	r7, #8
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000000c 	.word	0x2000000c
 80025e8:	2000000e 	.word	0x2000000e
 80025ec:	40011800 	.word	0x40011800
 80025f0:	40010c00 	.word	0x40010c00
 80025f4:	0800e224 	.word	0x0800e224
 80025f8:	20000719 	.word	0x20000719
 80025fc:	200006a0 	.word	0x200006a0

08002600 <read_encoder3>:

void read_encoder3() { // volume left inner knob
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
  // Encoder interrupt routine for both pins. Updates counter
  // if they are valid and have rotated a full indent
  if (!pause) {
 8002606:	4b34      	ldr	r3, [pc, #208]	@ (80026d8 <read_encoder3+0xd8>)
 8002608:	781b      	ldrb	r3, [r3, #0]
 800260a:	f083 0301 	eor.w	r3, r3, #1
 800260e:	b2db      	uxtb	r3, r3
 8002610:	2b00      	cmp	r3, #0
 8002612:	d05c      	beq.n	80026ce <read_encoder3+0xce>
    static uint8_t old_CD = 3;  // Lookup table index
    static int8_t encval = 0;   // Encoder value
    static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

    old_CD <<=2;  // Remember previous state
 8002614:	4b31      	ldr	r3, [pc, #196]	@ (80026dc <read_encoder3+0xdc>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	b2da      	uxtb	r2, r3
 800261c:	4b2f      	ldr	r3, [pc, #188]	@ (80026dc <read_encoder3+0xdc>)
 800261e:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(LEFT_A1_GPIO_Port, LEFT_A1_Pin)) old_CD |= 0x02; // Add current state of pin C
 8002620:	2102      	movs	r1, #2
 8002622:	482f      	ldr	r0, [pc, #188]	@ (80026e0 <read_encoder3+0xe0>)
 8002624:	f004 fde0 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002628:	4603      	mov	r3, r0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d006      	beq.n	800263c <read_encoder3+0x3c>
 800262e:	4b2b      	ldr	r3, [pc, #172]	@ (80026dc <read_encoder3+0xdc>)
 8002630:	781b      	ldrb	r3, [r3, #0]
 8002632:	f043 0302 	orr.w	r3, r3, #2
 8002636:	b2da      	uxtb	r2, r3
 8002638:	4b28      	ldr	r3, [pc, #160]	@ (80026dc <read_encoder3+0xdc>)
 800263a:	701a      	strb	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(LEFT_B1_GPIO_Port, LEFT_B1_Pin)) old_CD |= 0x01; // Add current state of pin D
 800263c:	2104      	movs	r1, #4
 800263e:	4828      	ldr	r0, [pc, #160]	@ (80026e0 <read_encoder3+0xe0>)
 8002640:	f004 fdd2 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d006      	beq.n	8002658 <read_encoder3+0x58>
 800264a:	4b24      	ldr	r3, [pc, #144]	@ (80026dc <read_encoder3+0xdc>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	f043 0301 	orr.w	r3, r3, #1
 8002652:	b2da      	uxtb	r2, r3
 8002654:	4b21      	ldr	r3, [pc, #132]	@ (80026dc <read_encoder3+0xdc>)
 8002656:	701a      	strb	r2, [r3, #0]

    encval += enc_states[( old_CD & 0x0f )];
 8002658:	4b20      	ldr	r3, [pc, #128]	@ (80026dc <read_encoder3+0xdc>)
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	f003 030f 	and.w	r3, r3, #15
 8002660:	4a20      	ldr	r2, [pc, #128]	@ (80026e4 <read_encoder3+0xe4>)
 8002662:	56d3      	ldrsb	r3, [r2, r3]
 8002664:	b2da      	uxtb	r2, r3
 8002666:	4b20      	ldr	r3, [pc, #128]	@ (80026e8 <read_encoder3+0xe8>)
 8002668:	f993 3000 	ldrsb.w	r3, [r3]
 800266c:	b2db      	uxtb	r3, r3
 800266e:	4413      	add	r3, r2
 8002670:	b2db      	uxtb	r3, r3
 8002672:	b25a      	sxtb	r2, r3
 8002674:	4b1c      	ldr	r3, [pc, #112]	@ (80026e8 <read_encoder3+0xe8>)
 8002676:	701a      	strb	r2, [r3, #0]

    // Update counter if encoder has rotated a full indent, that is at least 4 steps
    if( encval > 1 ) {        // Four steps forward
 8002678:	4b1b      	ldr	r3, [pc, #108]	@ (80026e8 <read_encoder3+0xe8>)
 800267a:	f993 3000 	ldrsb.w	r3, [r3]
 800267e:	2b01      	cmp	r3, #1
 8002680:	dd0f      	ble.n	80026a2 <read_encoder3+0xa2>
      int changevalue = 1;
 8002682:	2301      	movs	r3, #1
 8002684:	603b      	str	r3, [r7, #0]
      if (vol < 20) {
 8002686:	4b19      	ldr	r3, [pc, #100]	@ (80026ec <read_encoder3+0xec>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2b13      	cmp	r3, #19
 800268c:	dc05      	bgt.n	800269a <read_encoder3+0x9a>
        vol = vol + changevalue;              // Update counter
 800268e:	4b17      	ldr	r3, [pc, #92]	@ (80026ec <read_encoder3+0xec>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	4413      	add	r3, r2
 8002696:	4a15      	ldr	r2, [pc, #84]	@ (80026ec <read_encoder3+0xec>)
 8002698:	6013      	str	r3, [r2, #0]
      }
      encval = 0;
 800269a:	4b13      	ldr	r3, [pc, #76]	@ (80026e8 <read_encoder3+0xe8>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
        vol = vol + changevalue;              // Update counter
      }
      encval = 0;
    }
  }
}
 80026a0:	e015      	b.n	80026ce <read_encoder3+0xce>
    else if( encval < -1 ) {        // Four steps backward
 80026a2:	4b11      	ldr	r3, [pc, #68]	@ (80026e8 <read_encoder3+0xe8>)
 80026a4:	f993 3000 	ldrsb.w	r3, [r3]
 80026a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ac:	da0f      	bge.n	80026ce <read_encoder3+0xce>
      int changevalue = -1;
 80026ae:	f04f 33ff 	mov.w	r3, #4294967295
 80026b2:	607b      	str	r3, [r7, #4]
      if (vol > 0) {
 80026b4:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <read_encoder3+0xec>)
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	dd05      	ble.n	80026c8 <read_encoder3+0xc8>
        vol = vol + changevalue;              // Update counter
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <read_encoder3+0xec>)
 80026be:	681a      	ldr	r2, [r3, #0]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4413      	add	r3, r2
 80026c4:	4a09      	ldr	r2, [pc, #36]	@ (80026ec <read_encoder3+0xec>)
 80026c6:	6013      	str	r3, [r2, #0]
      encval = 0;
 80026c8:	4b07      	ldr	r3, [pc, #28]	@ (80026e8 <read_encoder3+0xe8>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	701a      	strb	r2, [r3, #0]
}
 80026ce:	bf00      	nop
 80026d0:	3708      	adds	r7, #8
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	2000000c 	.word	0x2000000c
 80026dc:	2000000f 	.word	0x2000000f
 80026e0:	40011000 	.word	0x40011000
 80026e4:	0800e234 	.word	0x0800e234
 80026e8:	2000071a 	.word	0x2000071a
 80026ec:	200006a4 	.word	0x200006a4

080026f0 <read_encoder4>:

void read_encoder4() { // squelch left outer knob
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b082      	sub	sp, #8
 80026f4:	af00      	add	r7, sp, #0
  // Encoder interrupt routine for both pins. Updates counter
  // if they are valid and have rotated a full indent
  if (!pause) {
 80026f6:	4b34      	ldr	r3, [pc, #208]	@ (80027c8 <read_encoder4+0xd8>)
 80026f8:	781b      	ldrb	r3, [r3, #0]
 80026fa:	f083 0301 	eor.w	r3, r3, #1
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d05d      	beq.n	80027c0 <read_encoder4+0xd0>
    static uint8_t old_IJ = 3;  // Lookup table index
    static int8_t encval = 0;   // Encoder value
    static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

    old_IJ <<=2;  // Remember previous state
 8002704:	4b31      	ldr	r3, [pc, #196]	@ (80027cc <read_encoder4+0xdc>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	b2da      	uxtb	r2, r3
 800270c:	4b2f      	ldr	r3, [pc, #188]	@ (80027cc <read_encoder4+0xdc>)
 800270e:	701a      	strb	r2, [r3, #0]

    if (HAL_GPIO_ReadPin(LEFT_A2_GPIO_Port, LEFT_A2_Pin)) old_IJ |= 0x02; // Add current state of pin I
 8002710:	2101      	movs	r1, #1
 8002712:	482f      	ldr	r0, [pc, #188]	@ (80027d0 <read_encoder4+0xe0>)
 8002714:	f004 fd68 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	d006      	beq.n	800272c <read_encoder4+0x3c>
 800271e:	4b2b      	ldr	r3, [pc, #172]	@ (80027cc <read_encoder4+0xdc>)
 8002720:	781b      	ldrb	r3, [r3, #0]
 8002722:	f043 0302 	orr.w	r3, r3, #2
 8002726:	b2da      	uxtb	r2, r3
 8002728:	4b28      	ldr	r3, [pc, #160]	@ (80027cc <read_encoder4+0xdc>)
 800272a:	701a      	strb	r2, [r3, #0]
    if (HAL_GPIO_ReadPin(LEFT_B2_GPIO_Port, LEFT_B2_Pin)) old_IJ |= 0x01; // Add current state of pin J
 800272c:	2108      	movs	r1, #8
 800272e:	4829      	ldr	r0, [pc, #164]	@ (80027d4 <read_encoder4+0xe4>)
 8002730:	f004 fd5a 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002734:	4603      	mov	r3, r0
 8002736:	2b00      	cmp	r3, #0
 8002738:	d006      	beq.n	8002748 <read_encoder4+0x58>
 800273a:	4b24      	ldr	r3, [pc, #144]	@ (80027cc <read_encoder4+0xdc>)
 800273c:	781b      	ldrb	r3, [r3, #0]
 800273e:	f043 0301 	orr.w	r3, r3, #1
 8002742:	b2da      	uxtb	r2, r3
 8002744:	4b21      	ldr	r3, [pc, #132]	@ (80027cc <read_encoder4+0xdc>)
 8002746:	701a      	strb	r2, [r3, #0]

    encval += enc_states[( old_IJ & 0x0f )];
 8002748:	4b20      	ldr	r3, [pc, #128]	@ (80027cc <read_encoder4+0xdc>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	f003 030f 	and.w	r3, r3, #15
 8002750:	4a21      	ldr	r2, [pc, #132]	@ (80027d8 <read_encoder4+0xe8>)
 8002752:	56d3      	ldrsb	r3, [r2, r3]
 8002754:	b2da      	uxtb	r2, r3
 8002756:	4b21      	ldr	r3, [pc, #132]	@ (80027dc <read_encoder4+0xec>)
 8002758:	f993 3000 	ldrsb.w	r3, [r3]
 800275c:	b2db      	uxtb	r3, r3
 800275e:	4413      	add	r3, r2
 8002760:	b2db      	uxtb	r3, r3
 8002762:	b25a      	sxtb	r2, r3
 8002764:	4b1d      	ldr	r3, [pc, #116]	@ (80027dc <read_encoder4+0xec>)
 8002766:	701a      	strb	r2, [r3, #0]

    // Update counter if encoder has rotated a full indent, that is at least 4 steps
    if( encval > 1 ) {        // Four steps forward
 8002768:	4b1c      	ldr	r3, [pc, #112]	@ (80027dc <read_encoder4+0xec>)
 800276a:	f993 3000 	ldrsb.w	r3, [r3]
 800276e:	2b01      	cmp	r3, #1
 8002770:	dd10      	ble.n	8002794 <read_encoder4+0xa4>
      int changevalue = 1;
 8002772:	2301      	movs	r3, #1
 8002774:	603b      	str	r3, [r7, #0]
      if (obs < 359) {
 8002776:	4b1a      	ldr	r3, [pc, #104]	@ (80027e0 <read_encoder4+0xf0>)
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f5b3 7fb3 	cmp.w	r3, #358	@ 0x166
 800277e:	dc05      	bgt.n	800278c <read_encoder4+0x9c>
        obs = obs + changevalue;              // Update counter
 8002780:	4b17      	ldr	r3, [pc, #92]	@ (80027e0 <read_encoder4+0xf0>)
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	4413      	add	r3, r2
 8002788:	4a15      	ldr	r2, [pc, #84]	@ (80027e0 <read_encoder4+0xf0>)
 800278a:	6013      	str	r3, [r2, #0]
      }
      encval = 0;
 800278c:	4b13      	ldr	r3, [pc, #76]	@ (80027dc <read_encoder4+0xec>)
 800278e:	2200      	movs	r2, #0
 8002790:	701a      	strb	r2, [r3, #0]
        obs = obs + changevalue;              // Update counter
      }
      encval = 0;
    }
  }
}
 8002792:	e015      	b.n	80027c0 <read_encoder4+0xd0>
    else if( encval < -1 ) {        // Four steps backward
 8002794:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <read_encoder4+0xec>)
 8002796:	f993 3000 	ldrsb.w	r3, [r3]
 800279a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800279e:	da0f      	bge.n	80027c0 <read_encoder4+0xd0>
      int changevalue = -1;
 80027a0:	f04f 33ff 	mov.w	r3, #4294967295
 80027a4:	607b      	str	r3, [r7, #4]
      if (obs > 0) {
 80027a6:	4b0e      	ldr	r3, [pc, #56]	@ (80027e0 <read_encoder4+0xf0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	dd05      	ble.n	80027ba <read_encoder4+0xca>
        obs = obs + changevalue;              // Update counter
 80027ae:	4b0c      	ldr	r3, [pc, #48]	@ (80027e0 <read_encoder4+0xf0>)
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4413      	add	r3, r2
 80027b6:	4a0a      	ldr	r2, [pc, #40]	@ (80027e0 <read_encoder4+0xf0>)
 80027b8:	6013      	str	r3, [r2, #0]
      encval = 0;
 80027ba:	4b08      	ldr	r3, [pc, #32]	@ (80027dc <read_encoder4+0xec>)
 80027bc:	2200      	movs	r2, #0
 80027be:	701a      	strb	r2, [r3, #0]
}
 80027c0:	bf00      	nop
 80027c2:	3708      	adds	r7, #8
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd80      	pop	{r7, pc}
 80027c8:	2000000c 	.word	0x2000000c
 80027cc:	20000010 	.word	0x20000010
 80027d0:	40010800 	.word	0x40010800
 80027d4:	40011000 	.word	0x40011000
 80027d8:	0800e244 	.word	0x0800e244
 80027dc:	2000071b 	.word	0x2000071b
 80027e0:	200006fc 	.word	0x200006fc

080027e4 <scroll>:

void scroll() { // scroll left inner knob
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
  // if they are valid and have rotated a full indent
  static uint8_t old_CD = 3;  // Lookup table index
  static int8_t encval = 0;   // Encoder value
  static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

  old_CD <<=2;  // Remember previous state
 80027ea:	4b32      	ldr	r3, [pc, #200]	@ (80028b4 <scroll+0xd0>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	b2da      	uxtb	r2, r3
 80027f2:	4b30      	ldr	r3, [pc, #192]	@ (80028b4 <scroll+0xd0>)
 80027f4:	701a      	strb	r2, [r3, #0]

  if (HAL_GPIO_ReadPin(LEFT_A1_GPIO_Port, LEFT_A1_Pin)) old_CD |= 0x02; // Add current state of pin C
 80027f6:	2102      	movs	r1, #2
 80027f8:	482f      	ldr	r0, [pc, #188]	@ (80028b8 <scroll+0xd4>)
 80027fa:	f004 fcf5 	bl	80071e8 <HAL_GPIO_ReadPin>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d006      	beq.n	8002812 <scroll+0x2e>
 8002804:	4b2b      	ldr	r3, [pc, #172]	@ (80028b4 <scroll+0xd0>)
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	f043 0302 	orr.w	r3, r3, #2
 800280c:	b2da      	uxtb	r2, r3
 800280e:	4b29      	ldr	r3, [pc, #164]	@ (80028b4 <scroll+0xd0>)
 8002810:	701a      	strb	r2, [r3, #0]
  if (HAL_GPIO_ReadPin(LEFT_B1_GPIO_Port, LEFT_B1_Pin)) old_CD |= 0x01; // Add current state of pin D
 8002812:	2104      	movs	r1, #4
 8002814:	4828      	ldr	r0, [pc, #160]	@ (80028b8 <scroll+0xd4>)
 8002816:	f004 fce7 	bl	80071e8 <HAL_GPIO_ReadPin>
 800281a:	4603      	mov	r3, r0
 800281c:	2b00      	cmp	r3, #0
 800281e:	d006      	beq.n	800282e <scroll+0x4a>
 8002820:	4b24      	ldr	r3, [pc, #144]	@ (80028b4 <scroll+0xd0>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	b2da      	uxtb	r2, r3
 800282a:	4b22      	ldr	r3, [pc, #136]	@ (80028b4 <scroll+0xd0>)
 800282c:	701a      	strb	r2, [r3, #0]

  encval += enc_states[( old_CD & 0x0f )];
 800282e:	4b21      	ldr	r3, [pc, #132]	@ (80028b4 <scroll+0xd0>)
 8002830:	781b      	ldrb	r3, [r3, #0]
 8002832:	f003 030f 	and.w	r3, r3, #15
 8002836:	4a21      	ldr	r2, [pc, #132]	@ (80028bc <scroll+0xd8>)
 8002838:	56d3      	ldrsb	r3, [r2, r3]
 800283a:	b2da      	uxtb	r2, r3
 800283c:	4b20      	ldr	r3, [pc, #128]	@ (80028c0 <scroll+0xdc>)
 800283e:	f993 3000 	ldrsb.w	r3, [r3]
 8002842:	b2db      	uxtb	r3, r3
 8002844:	4413      	add	r3, r2
 8002846:	b2db      	uxtb	r3, r3
 8002848:	b25a      	sxtb	r2, r3
 800284a:	4b1d      	ldr	r3, [pc, #116]	@ (80028c0 <scroll+0xdc>)
 800284c:	701a      	strb	r2, [r3, #0]

  // Update counter if encoder has rotated a full indent, that is at least 4 steps
  if( encval > 1 ) {        // Four steps forward
 800284e:	4b1c      	ldr	r3, [pc, #112]	@ (80028c0 <scroll+0xdc>)
 8002850:	f993 3000 	ldrsb.w	r3, [r3]
 8002854:	2b01      	cmp	r3, #1
 8002856:	dd12      	ble.n	800287e <scroll+0x9a>
    int changevalue = 1;
 8002858:	2301      	movs	r3, #1
 800285a:	603b      	str	r3, [r7, #0]
    if (dispCount < count-1) {
 800285c:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <scroll+0xe0>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	1e5a      	subs	r2, r3, #1
 8002862:	4b19      	ldr	r3, [pc, #100]	@ (80028c8 <scroll+0xe4>)
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	429a      	cmp	r2, r3
 8002868:	dd05      	ble.n	8002876 <scroll+0x92>
      dispCount = dispCount + changevalue;              // Update counter
 800286a:	4b17      	ldr	r3, [pc, #92]	@ (80028c8 <scroll+0xe4>)
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	4413      	add	r3, r2
 8002872:	4a15      	ldr	r2, [pc, #84]	@ (80028c8 <scroll+0xe4>)
 8002874:	6013      	str	r3, [r2, #0]
    }
    encval = 0;
 8002876:	4b12      	ldr	r3, [pc, #72]	@ (80028c0 <scroll+0xdc>)
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
    if (dispCount > 0) {
      dispCount = dispCount + changevalue;              // Update counter
    }
    encval = 0;
  }
}
 800287c:	e015      	b.n	80028aa <scroll+0xc6>
  else if( encval < -1 ) {        // Four steps backward
 800287e:	4b10      	ldr	r3, [pc, #64]	@ (80028c0 <scroll+0xdc>)
 8002880:	f993 3000 	ldrsb.w	r3, [r3]
 8002884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002888:	da0f      	bge.n	80028aa <scroll+0xc6>
    int changevalue = -1;
 800288a:	f04f 33ff 	mov.w	r3, #4294967295
 800288e:	607b      	str	r3, [r7, #4]
    if (dispCount > 0) {
 8002890:	4b0d      	ldr	r3, [pc, #52]	@ (80028c8 <scroll+0xe4>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	dd05      	ble.n	80028a4 <scroll+0xc0>
      dispCount = dispCount + changevalue;              // Update counter
 8002898:	4b0b      	ldr	r3, [pc, #44]	@ (80028c8 <scroll+0xe4>)
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	4413      	add	r3, r2
 80028a0:	4a09      	ldr	r2, [pc, #36]	@ (80028c8 <scroll+0xe4>)
 80028a2:	6013      	str	r3, [r2, #0]
    encval = 0;
 80028a4:	4b06      	ldr	r3, [pc, #24]	@ (80028c0 <scroll+0xdc>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	701a      	strb	r2, [r3, #0]
}
 80028aa:	bf00      	nop
 80028ac:	3708      	adds	r7, #8
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000011 	.word	0x20000011
 80028b8:	40011000 	.word	0x40011000
 80028bc:	0800e254 	.word	0x0800e254
 80028c0:	2000071c 	.word	0x2000071c
 80028c4:	200006f0 	.word	0x200006f0
 80028c8:	200006ec 	.word	0x200006ec

080028cc <scroll2>:
void scroll2() { // scroll left inner knob
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
  // if they are valid and have rotated a full indent
  static uint8_t old_CD = 3;  // Lookup table index
  static int8_t encval = 0;   // Encoder value
  static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

  old_CD <<=2;  // Remember previous state
 80028d2:	4b31      	ldr	r3, [pc, #196]	@ (8002998 <scroll2+0xcc>)
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	009b      	lsls	r3, r3, #2
 80028d8:	b2da      	uxtb	r2, r3
 80028da:	4b2f      	ldr	r3, [pc, #188]	@ (8002998 <scroll2+0xcc>)
 80028dc:	701a      	strb	r2, [r3, #0]

  if (HAL_GPIO_ReadPin(LEFT_A1_GPIO_Port, LEFT_A1_Pin)) old_CD |= 0x02; // Add current state of pin C
 80028de:	2102      	movs	r1, #2
 80028e0:	482e      	ldr	r0, [pc, #184]	@ (800299c <scroll2+0xd0>)
 80028e2:	f004 fc81 	bl	80071e8 <HAL_GPIO_ReadPin>
 80028e6:	4603      	mov	r3, r0
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d006      	beq.n	80028fa <scroll2+0x2e>
 80028ec:	4b2a      	ldr	r3, [pc, #168]	@ (8002998 <scroll2+0xcc>)
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	f043 0302 	orr.w	r3, r3, #2
 80028f4:	b2da      	uxtb	r2, r3
 80028f6:	4b28      	ldr	r3, [pc, #160]	@ (8002998 <scroll2+0xcc>)
 80028f8:	701a      	strb	r2, [r3, #0]
  if (HAL_GPIO_ReadPin(LEFT_B1_GPIO_Port, LEFT_B1_Pin)) old_CD |= 0x01; // Add current state of pin D
 80028fa:	2104      	movs	r1, #4
 80028fc:	4827      	ldr	r0, [pc, #156]	@ (800299c <scroll2+0xd0>)
 80028fe:	f004 fc73 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002902:	4603      	mov	r3, r0
 8002904:	2b00      	cmp	r3, #0
 8002906:	d006      	beq.n	8002916 <scroll2+0x4a>
 8002908:	4b23      	ldr	r3, [pc, #140]	@ (8002998 <scroll2+0xcc>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	f043 0301 	orr.w	r3, r3, #1
 8002910:	b2da      	uxtb	r2, r3
 8002912:	4b21      	ldr	r3, [pc, #132]	@ (8002998 <scroll2+0xcc>)
 8002914:	701a      	strb	r2, [r3, #0]

  encval += enc_states[( old_CD & 0x0f )];
 8002916:	4b20      	ldr	r3, [pc, #128]	@ (8002998 <scroll2+0xcc>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	f003 030f 	and.w	r3, r3, #15
 800291e:	4a20      	ldr	r2, [pc, #128]	@ (80029a0 <scroll2+0xd4>)
 8002920:	56d3      	ldrsb	r3, [r2, r3]
 8002922:	b2da      	uxtb	r2, r3
 8002924:	4b1f      	ldr	r3, [pc, #124]	@ (80029a4 <scroll2+0xd8>)
 8002926:	f993 3000 	ldrsb.w	r3, [r3]
 800292a:	b2db      	uxtb	r3, r3
 800292c:	4413      	add	r3, r2
 800292e:	b2db      	uxtb	r3, r3
 8002930:	b25a      	sxtb	r2, r3
 8002932:	4b1c      	ldr	r3, [pc, #112]	@ (80029a4 <scroll2+0xd8>)
 8002934:	701a      	strb	r2, [r3, #0]

  // Update counter if encoder has rotated a full indent, that is at least 4 steps
  if( encval > 1 ) {        // Four steps forward
 8002936:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <scroll2+0xd8>)
 8002938:	f993 3000 	ldrsb.w	r3, [r3]
 800293c:	2b01      	cmp	r3, #1
 800293e:	dd11      	ble.n	8002964 <scroll2+0x98>
    int changevalue = 1;
 8002940:	2301      	movs	r3, #1
 8002942:	603b      	str	r3, [r7, #0]
    if (dispCount < count) {
 8002944:	4b18      	ldr	r3, [pc, #96]	@ (80029a8 <scroll2+0xdc>)
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	4b18      	ldr	r3, [pc, #96]	@ (80029ac <scroll2+0xe0>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	da05      	bge.n	800295c <scroll2+0x90>
      dispCount = dispCount + changevalue;              // Update counter
 8002950:	4b15      	ldr	r3, [pc, #84]	@ (80029a8 <scroll2+0xdc>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	4413      	add	r3, r2
 8002958:	4a13      	ldr	r2, [pc, #76]	@ (80029a8 <scroll2+0xdc>)
 800295a:	6013      	str	r3, [r2, #0]
    }
    encval = 0;
 800295c:	4b11      	ldr	r3, [pc, #68]	@ (80029a4 <scroll2+0xd8>)
 800295e:	2200      	movs	r2, #0
 8002960:	701a      	strb	r2, [r3, #0]
    if (dispCount > 0) {
      dispCount = dispCount + changevalue;              // Update counter
    }
    encval = 0;
  }
}
 8002962:	e015      	b.n	8002990 <scroll2+0xc4>
  else if( encval < -1 ) {        // Four steps backward
 8002964:	4b0f      	ldr	r3, [pc, #60]	@ (80029a4 <scroll2+0xd8>)
 8002966:	f993 3000 	ldrsb.w	r3, [r3]
 800296a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800296e:	da0f      	bge.n	8002990 <scroll2+0xc4>
    int changevalue = -1;
 8002970:	f04f 33ff 	mov.w	r3, #4294967295
 8002974:	607b      	str	r3, [r7, #4]
    if (dispCount > 0) {
 8002976:	4b0c      	ldr	r3, [pc, #48]	@ (80029a8 <scroll2+0xdc>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	2b00      	cmp	r3, #0
 800297c:	dd05      	ble.n	800298a <scroll2+0xbe>
      dispCount = dispCount + changevalue;              // Update counter
 800297e:	4b0a      	ldr	r3, [pc, #40]	@ (80029a8 <scroll2+0xdc>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <scroll2+0xdc>)
 8002988:	6013      	str	r3, [r2, #0]
    encval = 0;
 800298a:	4b06      	ldr	r3, [pc, #24]	@ (80029a4 <scroll2+0xd8>)
 800298c:	2200      	movs	r2, #0
 800298e:	701a      	strb	r2, [r3, #0]
}
 8002990:	bf00      	nop
 8002992:	3708      	adds	r7, #8
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000012 	.word	0x20000012
 800299c:	40011000 	.word	0x40011000
 80029a0:	0800e264 	.word	0x0800e264
 80029a4:	2000071d 	.word	0x2000071d
 80029a8:	200006ec 	.word	0x200006ec
 80029ac:	200006f0 	.word	0x200006f0

080029b0 <cursormove>:
void cursormove() { // micgain left inner knob
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
  // if they are valid and have rotated a full indent
  static uint8_t old_CD = 3;  // Lookup table index
  static int8_t encval = 0;   // Encoder value
  static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

  old_CD <<=2;  // Remember previous state
 80029b6:	4b30      	ldr	r3, [pc, #192]	@ (8002a78 <cursormove+0xc8>)
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4b2e      	ldr	r3, [pc, #184]	@ (8002a78 <cursormove+0xc8>)
 80029c0:	701a      	strb	r2, [r3, #0]

  if (HAL_GPIO_ReadPin(LEFT_A1_GPIO_Port, LEFT_A1_Pin)) old_CD |= 0x02; // Add current state of pin C
 80029c2:	2102      	movs	r1, #2
 80029c4:	482d      	ldr	r0, [pc, #180]	@ (8002a7c <cursormove+0xcc>)
 80029c6:	f004 fc0f 	bl	80071e8 <HAL_GPIO_ReadPin>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d006      	beq.n	80029de <cursormove+0x2e>
 80029d0:	4b29      	ldr	r3, [pc, #164]	@ (8002a78 <cursormove+0xc8>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	f043 0302 	orr.w	r3, r3, #2
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	4b27      	ldr	r3, [pc, #156]	@ (8002a78 <cursormove+0xc8>)
 80029dc:	701a      	strb	r2, [r3, #0]
  if (HAL_GPIO_ReadPin(LEFT_B1_GPIO_Port, LEFT_B1_Pin)) old_CD |= 0x01; // Add current state of pin D
 80029de:	2104      	movs	r1, #4
 80029e0:	4826      	ldr	r0, [pc, #152]	@ (8002a7c <cursormove+0xcc>)
 80029e2:	f004 fc01 	bl	80071e8 <HAL_GPIO_ReadPin>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d006      	beq.n	80029fa <cursormove+0x4a>
 80029ec:	4b22      	ldr	r3, [pc, #136]	@ (8002a78 <cursormove+0xc8>)
 80029ee:	781b      	ldrb	r3, [r3, #0]
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	4b20      	ldr	r3, [pc, #128]	@ (8002a78 <cursormove+0xc8>)
 80029f8:	701a      	strb	r2, [r3, #0]

  encval += enc_states[( old_CD & 0x0f )];
 80029fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002a78 <cursormove+0xc8>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	4a1f      	ldr	r2, [pc, #124]	@ (8002a80 <cursormove+0xd0>)
 8002a04:	56d3      	ldrsb	r3, [r2, r3]
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	4b1e      	ldr	r3, [pc, #120]	@ (8002a84 <cursormove+0xd4>)
 8002a0a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a0e:	b2db      	uxtb	r3, r3
 8002a10:	4413      	add	r3, r2
 8002a12:	b2db      	uxtb	r3, r3
 8002a14:	b25a      	sxtb	r2, r3
 8002a16:	4b1b      	ldr	r3, [pc, #108]	@ (8002a84 <cursormove+0xd4>)
 8002a18:	701a      	strb	r2, [r3, #0]

  // Update counter if encoder has rotated a full indent, that is at least 4 steps
  if( encval > 1 ) {        // Four steps forward
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002a84 <cursormove+0xd4>)
 8002a1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	dd0f      	ble.n	8002a44 <cursormove+0x94>
    int changevalue = 1;
 8002a24:	2301      	movs	r3, #1
 8002a26:	603b      	str	r3, [r7, #0]
    if (cursor < 8) {
 8002a28:	4b17      	ldr	r3, [pc, #92]	@ (8002a88 <cursormove+0xd8>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	2b07      	cmp	r3, #7
 8002a2e:	dc05      	bgt.n	8002a3c <cursormove+0x8c>
      cursor = cursor + changevalue;              // Update counter
 8002a30:	4b15      	ldr	r3, [pc, #84]	@ (8002a88 <cursormove+0xd8>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	683b      	ldr	r3, [r7, #0]
 8002a36:	4413      	add	r3, r2
 8002a38:	4a13      	ldr	r2, [pc, #76]	@ (8002a88 <cursormove+0xd8>)
 8002a3a:	6013      	str	r3, [r2, #0]
    }
    encval = 0;
 8002a3c:	4b11      	ldr	r3, [pc, #68]	@ (8002a84 <cursormove+0xd4>)
 8002a3e:	2200      	movs	r2, #0
 8002a40:	701a      	strb	r2, [r3, #0]
    if (cursor > 0) {
      cursor = cursor + changevalue;              // Update counter
    }
    encval = 0;
  }
}
 8002a42:	e015      	b.n	8002a70 <cursormove+0xc0>
  else if( encval < -1 ) {        // Four steps backward
 8002a44:	4b0f      	ldr	r3, [pc, #60]	@ (8002a84 <cursormove+0xd4>)
 8002a46:	f993 3000 	ldrsb.w	r3, [r3]
 8002a4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4e:	da0f      	bge.n	8002a70 <cursormove+0xc0>
    int changevalue = -1;
 8002a50:	f04f 33ff 	mov.w	r3, #4294967295
 8002a54:	607b      	str	r3, [r7, #4]
    if (cursor > 0) {
 8002a56:	4b0c      	ldr	r3, [pc, #48]	@ (8002a88 <cursormove+0xd8>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	dd05      	ble.n	8002a6a <cursormove+0xba>
      cursor = cursor + changevalue;              // Update counter
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a88 <cursormove+0xd8>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	4a08      	ldr	r2, [pc, #32]	@ (8002a88 <cursormove+0xd8>)
 8002a68:	6013      	str	r3, [r2, #0]
    encval = 0;
 8002a6a:	4b06      	ldr	r3, [pc, #24]	@ (8002a84 <cursormove+0xd4>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	701a      	strb	r2, [r3, #0]
}
 8002a70:	bf00      	nop
 8002a72:	3708      	adds	r7, #8
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	20000013 	.word	0x20000013
 8002a7c:	40011000 	.word	0x40011000
 8002a80:	0800e274 	.word	0x0800e274
 8002a84:	2000071e 	.word	0x2000071e
 8002a88:	200006f8 	.word	0x200006f8

08002a8c <delmove>:
void delmove() { // micgain left inner knob
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
  // if they are valid and have rotated a full indent
  static uint8_t old_CD = 3;  // Lookup table index
  static int8_t encval = 0;   // Encoder value
  static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

  old_CD <<=2;  // Remember previous state
 8002a92:	4b30      	ldr	r3, [pc, #192]	@ (8002b54 <delmove+0xc8>)
 8002a94:	781b      	ldrb	r3, [r3, #0]
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	b2da      	uxtb	r2, r3
 8002a9a:	4b2e      	ldr	r3, [pc, #184]	@ (8002b54 <delmove+0xc8>)
 8002a9c:	701a      	strb	r2, [r3, #0]

  if (HAL_GPIO_ReadPin(LEFT_A1_GPIO_Port, LEFT_A1_Pin)) old_CD |= 0x02; // Add current state of pin C
 8002a9e:	2102      	movs	r1, #2
 8002aa0:	482d      	ldr	r0, [pc, #180]	@ (8002b58 <delmove+0xcc>)
 8002aa2:	f004 fba1 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d006      	beq.n	8002aba <delmove+0x2e>
 8002aac:	4b29      	ldr	r3, [pc, #164]	@ (8002b54 <delmove+0xc8>)
 8002aae:	781b      	ldrb	r3, [r3, #0]
 8002ab0:	f043 0302 	orr.w	r3, r3, #2
 8002ab4:	b2da      	uxtb	r2, r3
 8002ab6:	4b27      	ldr	r3, [pc, #156]	@ (8002b54 <delmove+0xc8>)
 8002ab8:	701a      	strb	r2, [r3, #0]
  if (HAL_GPIO_ReadPin(LEFT_B1_GPIO_Port, LEFT_B1_Pin)) old_CD |= 0x01; // Add current state of pin D
 8002aba:	2104      	movs	r1, #4
 8002abc:	4826      	ldr	r0, [pc, #152]	@ (8002b58 <delmove+0xcc>)
 8002abe:	f004 fb93 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d006      	beq.n	8002ad6 <delmove+0x4a>
 8002ac8:	4b22      	ldr	r3, [pc, #136]	@ (8002b54 <delmove+0xc8>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	f043 0301 	orr.w	r3, r3, #1
 8002ad0:	b2da      	uxtb	r2, r3
 8002ad2:	4b20      	ldr	r3, [pc, #128]	@ (8002b54 <delmove+0xc8>)
 8002ad4:	701a      	strb	r2, [r3, #0]

  encval += enc_states[( old_CD & 0x0f )];
 8002ad6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b54 <delmove+0xc8>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	4a1f      	ldr	r2, [pc, #124]	@ (8002b5c <delmove+0xd0>)
 8002ae0:	56d3      	ldrsb	r3, [r2, r3]
 8002ae2:	b2da      	uxtb	r2, r3
 8002ae4:	4b1e      	ldr	r3, [pc, #120]	@ (8002b60 <delmove+0xd4>)
 8002ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	b25a      	sxtb	r2, r3
 8002af2:	4b1b      	ldr	r3, [pc, #108]	@ (8002b60 <delmove+0xd4>)
 8002af4:	701a      	strb	r2, [r3, #0]

  // Update counter if encoder has rotated a full indent, that is at least 4 steps
  if( encval > 1 ) {        // Four steps forward
 8002af6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b60 <delmove+0xd4>)
 8002af8:	f993 3000 	ldrsb.w	r3, [r3]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	dd0f      	ble.n	8002b20 <delmove+0x94>
    int changevalue = 1;
 8002b00:	2301      	movs	r3, #1
 8002b02:	603b      	str	r3, [r7, #0]
    if (delc < 1) {
 8002b04:	4b17      	ldr	r3, [pc, #92]	@ (8002b64 <delmove+0xd8>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	dc05      	bgt.n	8002b18 <delmove+0x8c>
      delc = delc + changevalue;              // Update counter
 8002b0c:	4b15      	ldr	r3, [pc, #84]	@ (8002b64 <delmove+0xd8>)
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	4413      	add	r3, r2
 8002b14:	4a13      	ldr	r2, [pc, #76]	@ (8002b64 <delmove+0xd8>)
 8002b16:	6013      	str	r3, [r2, #0]
    }
    encval = 0;
 8002b18:	4b11      	ldr	r3, [pc, #68]	@ (8002b60 <delmove+0xd4>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	701a      	strb	r2, [r3, #0]
    if (delc > 0) {
      delc = delc + changevalue;              // Update counter
    }
    encval = 0;
  }
}
 8002b1e:	e015      	b.n	8002b4c <delmove+0xc0>
  else if( encval < -1 ) {        // Four steps backward
 8002b20:	4b0f      	ldr	r3, [pc, #60]	@ (8002b60 <delmove+0xd4>)
 8002b22:	f993 3000 	ldrsb.w	r3, [r3]
 8002b26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b2a:	da0f      	bge.n	8002b4c <delmove+0xc0>
    int changevalue = -1;
 8002b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8002b30:	607b      	str	r3, [r7, #4]
    if (delc > 0) {
 8002b32:	4b0c      	ldr	r3, [pc, #48]	@ (8002b64 <delmove+0xd8>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	dd05      	ble.n	8002b46 <delmove+0xba>
      delc = delc + changevalue;              // Update counter
 8002b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8002b64 <delmove+0xd8>)
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	4413      	add	r3, r2
 8002b42:	4a08      	ldr	r2, [pc, #32]	@ (8002b64 <delmove+0xd8>)
 8002b44:	6013      	str	r3, [r2, #0]
    encval = 0;
 8002b46:	4b06      	ldr	r3, [pc, #24]	@ (8002b60 <delmove+0xd4>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	701a      	strb	r2, [r3, #0]
}
 8002b4c:	bf00      	nop
 8002b4e:	3708      	adds	r7, #8
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}
 8002b54:	20000014 	.word	0x20000014
 8002b58:	40011000 	.word	0x40011000
 8002b5c:	0800e284 	.word	0x0800e284
 8002b60:	2000071f 	.word	0x2000071f
 8002b64:	20000704 	.word	0x20000704

08002b68 <charmove>:
void charmove() { // sidetone left outer knob
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
  // if they are valid and have rotated a full indent
  static uint8_t old_IJ = 3;  // Lookup table index
  static int8_t encval = 0;   // Encoder value
  static const int8_t enc_states[]  = {0,0,0,0,0,-1,0,-1,0,0,0,1,0,0,0,1}; // Lookup table

  old_IJ <<=2;  // Remember previous state
 8002b6e:	4b30      	ldr	r3, [pc, #192]	@ (8002c30 <charmove+0xc8>)
 8002b70:	781b      	ldrb	r3, [r3, #0]
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	b2da      	uxtb	r2, r3
 8002b76:	4b2e      	ldr	r3, [pc, #184]	@ (8002c30 <charmove+0xc8>)
 8002b78:	701a      	strb	r2, [r3, #0]

  if (HAL_GPIO_ReadPin(LEFT_A2_GPIO_Port, LEFT_A2_Pin)) old_IJ |= 0x02; // Add current state of pin I
 8002b7a:	2101      	movs	r1, #1
 8002b7c:	482d      	ldr	r0, [pc, #180]	@ (8002c34 <charmove+0xcc>)
 8002b7e:	f004 fb33 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002b82:	4603      	mov	r3, r0
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d006      	beq.n	8002b96 <charmove+0x2e>
 8002b88:	4b29      	ldr	r3, [pc, #164]	@ (8002c30 <charmove+0xc8>)
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	f043 0302 	orr.w	r3, r3, #2
 8002b90:	b2da      	uxtb	r2, r3
 8002b92:	4b27      	ldr	r3, [pc, #156]	@ (8002c30 <charmove+0xc8>)
 8002b94:	701a      	strb	r2, [r3, #0]
  if (HAL_GPIO_ReadPin(LEFT_B2_GPIO_Port, LEFT_B2_Pin)) old_IJ |= 0x01; // Add current state of pin J
 8002b96:	2108      	movs	r1, #8
 8002b98:	4827      	ldr	r0, [pc, #156]	@ (8002c38 <charmove+0xd0>)
 8002b9a:	f004 fb25 	bl	80071e8 <HAL_GPIO_ReadPin>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d006      	beq.n	8002bb2 <charmove+0x4a>
 8002ba4:	4b22      	ldr	r3, [pc, #136]	@ (8002c30 <charmove+0xc8>)
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	f043 0301 	orr.w	r3, r3, #1
 8002bac:	b2da      	uxtb	r2, r3
 8002bae:	4b20      	ldr	r3, [pc, #128]	@ (8002c30 <charmove+0xc8>)
 8002bb0:	701a      	strb	r2, [r3, #0]

  encval += enc_states[( old_IJ & 0x0f )];
 8002bb2:	4b1f      	ldr	r3, [pc, #124]	@ (8002c30 <charmove+0xc8>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	f003 030f 	and.w	r3, r3, #15
 8002bba:	4a20      	ldr	r2, [pc, #128]	@ (8002c3c <charmove+0xd4>)
 8002bbc:	56d3      	ldrsb	r3, [r2, r3]
 8002bbe:	b2da      	uxtb	r2, r3
 8002bc0:	4b1f      	ldr	r3, [pc, #124]	@ (8002c40 <charmove+0xd8>)
 8002bc2:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	4413      	add	r3, r2
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	b25a      	sxtb	r2, r3
 8002bce:	4b1c      	ldr	r3, [pc, #112]	@ (8002c40 <charmove+0xd8>)
 8002bd0:	701a      	strb	r2, [r3, #0]

  // Update counter if encoder has rotated a full indent, that is at least 4 steps
  if( encval > 1 ) {        // Four steps forward
 8002bd2:	4b1b      	ldr	r3, [pc, #108]	@ (8002c40 <charmove+0xd8>)
 8002bd4:	f993 3000 	ldrsb.w	r3, [r3]
 8002bd8:	2b01      	cmp	r3, #1
 8002bda:	dd0f      	ble.n	8002bfc <charmove+0x94>
    int changevalue = 1;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	603b      	str	r3, [r7, #0]
    if (charcount < 39) {
 8002be0:	4b18      	ldr	r3, [pc, #96]	@ (8002c44 <charmove+0xdc>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b26      	cmp	r3, #38	@ 0x26
 8002be6:	dc05      	bgt.n	8002bf4 <charmove+0x8c>
      charcount = charcount + changevalue;              // Update counter
 8002be8:	4b16      	ldr	r3, [pc, #88]	@ (8002c44 <charmove+0xdc>)
 8002bea:	681a      	ldr	r2, [r3, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	4413      	add	r3, r2
 8002bf0:	4a14      	ldr	r2, [pc, #80]	@ (8002c44 <charmove+0xdc>)
 8002bf2:	6013      	str	r3, [r2, #0]
    }
    encval = 0;
 8002bf4:	4b12      	ldr	r3, [pc, #72]	@ (8002c40 <charmove+0xd8>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	701a      	strb	r2, [r3, #0]
    if (charcount > 0) {
      charcount = charcount + changevalue;              // Update counter
    }
    encval = 0;
  }
}
 8002bfa:	e015      	b.n	8002c28 <charmove+0xc0>
  else if( encval < -1 ) {        // Four steps backward
 8002bfc:	4b10      	ldr	r3, [pc, #64]	@ (8002c40 <charmove+0xd8>)
 8002bfe:	f993 3000 	ldrsb.w	r3, [r3]
 8002c02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c06:	da0f      	bge.n	8002c28 <charmove+0xc0>
    int changevalue = -1;
 8002c08:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0c:	607b      	str	r3, [r7, #4]
    if (charcount > 0) {
 8002c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8002c44 <charmove+0xdc>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	dd05      	ble.n	8002c22 <charmove+0xba>
      charcount = charcount + changevalue;              // Update counter
 8002c16:	4b0b      	ldr	r3, [pc, #44]	@ (8002c44 <charmove+0xdc>)
 8002c18:	681a      	ldr	r2, [r3, #0]
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	4a09      	ldr	r2, [pc, #36]	@ (8002c44 <charmove+0xdc>)
 8002c20:	6013      	str	r3, [r2, #0]
    encval = 0;
 8002c22:	4b07      	ldr	r3, [pc, #28]	@ (8002c40 <charmove+0xd8>)
 8002c24:	2200      	movs	r2, #0
 8002c26:	701a      	strb	r2, [r3, #0]
}
 8002c28:	bf00      	nop
 8002c2a:	3708      	adds	r7, #8
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000015 	.word	0x20000015
 8002c34:	40010800 	.word	0x40010800
 8002c38:	40011000 	.word	0x40011000
 8002c3c:	0800e294 	.word	0x0800e294
 8002c40:	20000720 	.word	0x20000720
 8002c44:	20000700 	.word	0x20000700

08002c48 <leftinnerknob>:

void leftinnerknob() {
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  if (bscroll) {
 8002c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8002c8c <leftinnerknob+0x44>)
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d002      	beq.n	8002c5a <leftinnerknob+0x12>
    scroll();
 8002c54:	f7ff fdc6 	bl	80027e4 <scroll>
    scroll2();
  }
  else {
    read_encoder3();
  }
}
 8002c58:	e016      	b.n	8002c88 <leftinnerknob+0x40>
  else if (del) {
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002c90 <leftinnerknob+0x48>)
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d002      	beq.n	8002c68 <leftinnerknob+0x20>
    delmove();
 8002c62:	f7ff ff13 	bl	8002a8c <delmove>
}
 8002c66:	e00f      	b.n	8002c88 <leftinnerknob+0x40>
  else if (add) {
 8002c68:	4b0a      	ldr	r3, [pc, #40]	@ (8002c94 <leftinnerknob+0x4c>)
 8002c6a:	781b      	ldrb	r3, [r3, #0]
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d002      	beq.n	8002c76 <leftinnerknob+0x2e>
    cursormove(); //flipped
 8002c70:	f7ff fe9e 	bl	80029b0 <cursormove>
}
 8002c74:	e008      	b.n	8002c88 <leftinnerknob+0x40>
  else if (edit) {
 8002c76:	4b08      	ldr	r3, [pc, #32]	@ (8002c98 <leftinnerknob+0x50>)
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d002      	beq.n	8002c84 <leftinnerknob+0x3c>
    scroll2();
 8002c7e:	f7ff fe25 	bl	80028cc <scroll2>
}
 8002c82:	e001      	b.n	8002c88 <leftinnerknob+0x40>
    read_encoder3();
 8002c84:	f7ff fcbc 	bl	8002600 <read_encoder3>
}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	200006f4 	.word	0x200006f4
 8002c90:	200006f6 	.word	0x200006f6
 8002c94:	200006f5 	.word	0x200006f5
 8002c98:	200006a8 	.word	0x200006a8

08002c9c <leftouterknob>:

void leftouterknob() {
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  if (add) {
 8002ca0:	4b05      	ldr	r3, [pc, #20]	@ (8002cb8 <leftouterknob+0x1c>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d002      	beq.n	8002cae <leftouterknob+0x12>
    charmove(); //flipped
 8002ca8:	f7ff ff5e 	bl	8002b68 <charmove>
  }
  else {
    read_encoder4();
  }
}
 8002cac:	e001      	b.n	8002cb2 <leftouterknob+0x16>
    read_encoder4();
 8002cae:	f7ff fd1f 	bl	80026f0 <read_encoder4>
}
 8002cb2:	bf00      	nop
 8002cb4:	bd80      	pop	{r7, pc}
 8002cb6:	bf00      	nop
 8002cb8:	200006f5 	.word	0x200006f5

08002cbc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == LEFT_A2_Pin) { // LEFT 2 could be 8 idk
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d102      	bne.n	8002cd2 <HAL_GPIO_EXTI_Callback+0x16>
		leftouterknob();
 8002ccc:	f7ff ffe6 	bl	8002c9c <leftouterknob>
		read_encoder();
	}
	else if (GPIO_Pin == RIGHT_B2_Pin) { // RIGHT 2
		read_encoder();
	}
}
 8002cd0:	e02c      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == LEFT_B2_Pin) { // LEFT 2
 8002cd2:	88fb      	ldrh	r3, [r7, #6]
 8002cd4:	2b08      	cmp	r3, #8
 8002cd6:	d102      	bne.n	8002cde <HAL_GPIO_EXTI_Callback+0x22>
		leftouterknob();
 8002cd8:	f7ff ffe0 	bl	8002c9c <leftouterknob>
}
 8002cdc:	e026      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == LEFT_A1_Pin) { // LEFT 1
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	2b02      	cmp	r3, #2
 8002ce2:	d102      	bne.n	8002cea <HAL_GPIO_EXTI_Callback+0x2e>
		leftinnerknob();
 8002ce4:	f7ff ffb0 	bl	8002c48 <leftinnerknob>
}
 8002ce8:	e020      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == LEFT_B1_Pin) { // LEFT 1
 8002cea:	88fb      	ldrh	r3, [r7, #6]
 8002cec:	2b04      	cmp	r3, #4
 8002cee:	d102      	bne.n	8002cf6 <HAL_GPIO_EXTI_Callback+0x3a>
		leftinnerknob();
 8002cf0:	f7ff ffaa 	bl	8002c48 <leftinnerknob>
}
 8002cf4:	e01a      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == RIGHT_A1_Pin) { // RIGHT 1
 8002cf6:	88fb      	ldrh	r3, [r7, #6]
 8002cf8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cfc:	d102      	bne.n	8002d04 <HAL_GPIO_EXTI_Callback+0x48>
		read_encoder2();
 8002cfe:	f7ff fc03 	bl	8002508 <read_encoder2>
}
 8002d02:	e013      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == RIGHT_B1_Pin) { // RIGHT 1
 8002d04:	88fb      	ldrh	r3, [r7, #6]
 8002d06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d0a:	d102      	bne.n	8002d12 <HAL_GPIO_EXTI_Callback+0x56>
		read_encoder2();
 8002d0c:	f7ff fbfc 	bl	8002508 <read_encoder2>
}
 8002d10:	e00c      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == RIGHT_A2_Pin) { // RIGHT 2
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002d18:	d102      	bne.n	8002d20 <HAL_GPIO_EXTI_Callback+0x64>
		read_encoder();
 8002d1a:	f7ff fb7d 	bl	8002418 <read_encoder>
}
 8002d1e:	e005      	b.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
	else if (GPIO_Pin == RIGHT_B2_Pin) { // RIGHT 2
 8002d20:	88fb      	ldrh	r3, [r7, #6]
 8002d22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d26:	d101      	bne.n	8002d2c <HAL_GPIO_EXTI_Callback+0x70>
		read_encoder();
 8002d28:	f7ff fb76 	bl	8002418 <read_encoder>
}
 8002d2c:	bf00      	nop
 8002d2e:	3708      	adds	r7, #8
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}

08002d34 <checksum>:

void checksum(const char* str, char* result) {
 8002d34:	b480      	push	{r7}
 8002d36:	b085      	sub	sp, #20
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
 8002d3c:	6039      	str	r1, [r7, #0]
    unsigned int sum = 0;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	60fb      	str	r3, [r7, #12]
    const char* ptr = str;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	60bb      	str	r3, [r7, #8]

    if (*ptr != '\0') {
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	781b      	ldrb	r3, [r3, #0]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00c      	beq.n	8002d68 <checksum+0x34>
        ptr += 6;
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	3306      	adds	r3, #6
 8002d52:	60bb      	str	r3, [r7, #8]
    }

    while (*ptr != '\0') {
 8002d54:	e008      	b.n	8002d68 <checksum+0x34>
        sum += *ptr;
 8002d56:	68bb      	ldr	r3, [r7, #8]
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	60fb      	str	r3, [r7, #12]
        ptr++;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3301      	adds	r3, #1
 8002d66:	60bb      	str	r3, [r7, #8]
    while (*ptr != '\0') {
 8002d68:	68bb      	ldr	r3, [r7, #8]
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1f2      	bne.n	8002d56 <checksum+0x22>
    }

    sum &= 0xFF;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	b2db      	uxtb	r3, r3
 8002d74:	60fb      	str	r3, [r7, #12]

    result[0] = ((sum >> 4) & 0xF) + 0x30;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	f003 030f 	and.w	r3, r3, #15
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	3330      	adds	r3, #48	@ 0x30
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	701a      	strb	r2, [r3, #0]
    result[1] = (sum & 0xF) + 0x30;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	f003 030f 	and.w	r3, r3, #15
 8002d92:	b2da      	uxtb	r2, r3
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	3301      	adds	r3, #1
 8002d98:	3230      	adds	r2, #48	@ 0x30
 8002d9a:	b2d2      	uxtb	r2, r2
 8002d9c:	701a      	strb	r2, [r3, #0]

    result[2] = '\0';
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	3302      	adds	r3, #2
 8002da2:	2200      	movs	r2, #0
 8002da4:	701a      	strb	r2, [r3, #0]
}
 8002da6:	bf00      	nop
 8002da8:	3714      	adds	r7, #20
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bc80      	pop	{r7}
 8002dae:	4770      	bx	lr

08002db0 <concatTwoChars>:

void concatTwoChars(char* base, const char* woo) {
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
    while (*base) { // Move to the end of the base string
 8002dba:	e002      	b.n	8002dc2 <concatTwoChars+0x12>
        base++;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	3301      	adds	r3, #1
 8002dc0:	607b      	str	r3, [r7, #4]
    while (*base) { // Move to the end of the base string
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	781b      	ldrb	r3, [r3, #0]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f8      	bne.n	8002dbc <concatTwoChars+0xc>
    }
    while (*woo) { // Copy the characters from toAdd
 8002dca:	e009      	b.n	8002de0 <concatTwoChars+0x30>
        *base = *woo;
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	781a      	ldrb	r2, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	701a      	strb	r2, [r3, #0]
        base++;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	607b      	str	r3, [r7, #4]
        woo++;
 8002dda:	683b      	ldr	r3, [r7, #0]
 8002ddc:	3301      	adds	r3, #1
 8002dde:	603b      	str	r3, [r7, #0]
    while (*woo) { // Copy the characters from toAdd
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d1f1      	bne.n	8002dcc <concatTwoChars+0x1c>
    }
    *base = '\0'; // Null terminate the resulting string
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2200      	movs	r2, #0
 8002dec:	701a      	strb	r2, [r3, #0]
}
 8002dee:	bf00      	nop
 8002df0:	370c      	adds	r7, #12
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bc80      	pop	{r7}
 8002df6:	4770      	bx	lr

08002df8 <LCDPrint>:

void LCDPrint(char* str) { //TODO Should be done needs testing, issues should not be here though
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b09c      	sub	sp, #112	@ 0x70
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
	if (str[0] == 'x') {
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	781b      	ldrb	r3, [r3, #0]
 8002e04:	2b78      	cmp	r3, #120	@ 0x78
 8002e06:	d109      	bne.n	8002e1c <LCDPrint+0x24>
	  glcd_on();
 8002e08:	f7fe f882 	bl	8000f10 <glcd_on>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	2102      	movs	r1, #2
 8002e10:	489e      	ldr	r0, [pc, #632]	@ (800308c <LCDPrint+0x294>)
 8002e12:	f004 fa00 	bl	8007216 <HAL_GPIO_WritePin>
	  glcd_clear_all();
 8002e16:	f7fe fcd5 	bl	80017c4 <glcd_clear_all>
	  }
	  else {
		glcd_puts("N", 118, 3);
	  }
	}
}
 8002e1a:	e2d0      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'o') {
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	781b      	ldrb	r3, [r3, #0]
 8002e20:	2b6f      	cmp	r3, #111	@ 0x6f
 8002e22:	d107      	bne.n	8002e34 <LCDPrint+0x3c>
      glcd_off();
 8002e24:	f7fe f887 	bl	8000f36 <glcd_off>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8002e28:	2200      	movs	r2, #0
 8002e2a:	2102      	movs	r1, #2
 8002e2c:	4897      	ldr	r0, [pc, #604]	@ (800308c <LCDPrint+0x294>)
 8002e2e:	f004 f9f2 	bl	8007216 <HAL_GPIO_WritePin>
}
 8002e32:	e2c4      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'f') { //frequency
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2b66      	cmp	r3, #102	@ 0x66
 8002e3a:	f040 8091 	bne.w	8002f60 <LCDPrint+0x168>
	  sprintf(str0, "%0.3f", freq);
 8002e3e:	4b94      	ldr	r3, [pc, #592]	@ (8003090 <LCDPrint+0x298>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4618      	mov	r0, r3
 8002e44:	f7fd fb60 	bl	8000508 <__aeabi_f2d>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	460b      	mov	r3, r1
 8002e4c:	f107 0060 	add.w	r0, r7, #96	@ 0x60
 8002e50:	4990      	ldr	r1, [pc, #576]	@ (8003094 <LCDPrint+0x29c>)
 8002e52:	f008 fb75 	bl	800b540 <siprintf>
	  sprintf(str1, "%0.3f", Standby);
 8002e56:	4b90      	ldr	r3, [pc, #576]	@ (8003098 <LCDPrint+0x2a0>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f7fd fb54 	bl	8000508 <__aeabi_f2d>
 8002e60:	4602      	mov	r2, r0
 8002e62:	460b      	mov	r3, r1
 8002e64:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8002e68:	498a      	ldr	r1, [pc, #552]	@ (8003094 <LCDPrint+0x29c>)
 8002e6a:	f008 fb69 	bl	800b540 <siprintf>
	  glcd_puts("A", 2, 2);
 8002e6e:	2202      	movs	r2, #2
 8002e70:	2102      	movs	r1, #2
 8002e72:	488a      	ldr	r0, [pc, #552]	@ (800309c <LCDPrint+0x2a4>)
 8002e74:	f7fe fa1e 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0, 11, 2);
 8002e78:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002e7c:	2202      	movs	r2, #2
 8002e7e:	210b      	movs	r1, #11
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fe fa17 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 34, 2);
 8002e86:	2202      	movs	r2, #2
 8002e88:	2122      	movs	r1, #34	@ 0x22
 8002e8a:	4885      	ldr	r0, [pc, #532]	@ (80030a0 <LCDPrint+0x2a8>)
 8002e8c:	f7fe fa12 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0+4, 38, 2);
 8002e90:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002e94:	3304      	adds	r3, #4
 8002e96:	2202      	movs	r2, #2
 8002e98:	2126      	movs	r1, #38	@ 0x26
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fe fa0a 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 2);
 8002ea0:	2202      	movs	r2, #2
 8002ea2:	213e      	movs	r1, #62	@ 0x3e
 8002ea4:	487f      	ldr	r0, [pc, #508]	@ (80030a4 <LCDPrint+0x2ac>)
 8002ea6:	f7fe fa05 	bl	80012b4 <glcd_puts>
	  glcd_puts("S ", 66, 2);
 8002eaa:	2202      	movs	r2, #2
 8002eac:	2142      	movs	r1, #66	@ 0x42
 8002eae:	487e      	ldr	r0, [pc, #504]	@ (80030a8 <LCDPrint+0x2b0>)
 8002eb0:	f7fe fa00 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1, 75, 2);
 8002eb4:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002eb8:	2202      	movs	r2, #2
 8002eba:	214b      	movs	r1, #75	@ 0x4b
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7fe f9f9 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 98, 2);
 8002ec2:	2202      	movs	r2, #2
 8002ec4:	2162      	movs	r1, #98	@ 0x62
 8002ec6:	4876      	ldr	r0, [pc, #472]	@ (80030a0 <LCDPrint+0x2a8>)
 8002ec8:	f7fe f9f4 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1+4, 102, 2);
 8002ecc:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	2202      	movs	r2, #2
 8002ed4:	2166      	movs	r1, #102	@ 0x66
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fe f9ec 	bl	80012b4 <glcd_puts>
	  glcd_clearline(3);
 8002edc:	2003      	movs	r0, #3
 8002ede:	f7fe fc25 	bl	800172c <glcd_clearline>
	  sprintf(str2, "%d", vol);
 8002ee2:	4b72      	ldr	r3, [pc, #456]	@ (80030ac <LCDPrint+0x2b4>)
 8002ee4:	681a      	ldr	r2, [r3, #0]
 8002ee6:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002eea:	4971      	ldr	r1, [pc, #452]	@ (80030b0 <LCDPrint+0x2b8>)
 8002eec:	4618      	mov	r0, r3
 8002eee:	f008 fb27 	bl	800b540 <siprintf>
	  sprintf(str3, "%03d", obs);
 8002ef2:	4b70      	ldr	r3, [pc, #448]	@ (80030b4 <LCDPrint+0x2bc>)
 8002ef4:	681a      	ldr	r2, [r3, #0]
 8002ef6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002efa:	496f      	ldr	r1, [pc, #444]	@ (80030b8 <LCDPrint+0x2c0>)
 8002efc:	4618      	mov	r0, r3
 8002efe:	f008 fb1f 	bl	800b540 <siprintf>
	  glcd_puts("Vol ", 2, 5);
 8002f02:	2205      	movs	r2, #5
 8002f04:	2102      	movs	r1, #2
 8002f06:	486d      	ldr	r0, [pc, #436]	@ (80030bc <LCDPrint+0x2c4>)
 8002f08:	f7fe f9d4 	bl	80012b4 <glcd_puts>
	  glcd_puts(str2, 30, 5);
 8002f0c:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8002f10:	2205      	movs	r2, #5
 8002f12:	211e      	movs	r1, #30
 8002f14:	4618      	mov	r0, r3
 8002f16:	f7fe f9cd 	bl	80012b4 <glcd_puts>
	  if (vol < 10) {
 8002f1a:	4b64      	ldr	r3, [pc, #400]	@ (80030ac <LCDPrint+0x2b4>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	2b09      	cmp	r3, #9
 8002f20:	dc04      	bgt.n	8002f2c <LCDPrint+0x134>
	  	 glcd_puts(" ", 38, 5);
 8002f22:	2205      	movs	r2, #5
 8002f24:	2126      	movs	r1, #38	@ 0x26
 8002f26:	485f      	ldr	r0, [pc, #380]	@ (80030a4 <LCDPrint+0x2ac>)
 8002f28:	f7fe f9c4 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 56, 5);
 8002f2c:	2205      	movs	r2, #5
 8002f2e:	2138      	movs	r1, #56	@ 0x38
 8002f30:	485c      	ldr	r0, [pc, #368]	@ (80030a4 <LCDPrint+0x2ac>)
 8002f32:	f7fe f9bf 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 5);
 8002f36:	2205      	movs	r2, #5
 8002f38:	213e      	movs	r1, #62	@ 0x3e
 8002f3a:	485a      	ldr	r0, [pc, #360]	@ (80030a4 <LCDPrint+0x2ac>)
 8002f3c:	f7fe f9ba 	bl	80012b4 <glcd_puts>
	  glcd_puts("OBS ", 66, 5);
 8002f40:	2205      	movs	r2, #5
 8002f42:	2142      	movs	r1, #66	@ 0x42
 8002f44:	485e      	ldr	r0, [pc, #376]	@ (80030c0 <LCDPrint+0x2c8>)
 8002f46:	f7fe f9b5 	bl	80012b4 <glcd_puts>
	  glcd_puts(str3, 94, 5);
 8002f4a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8002f4e:	2205      	movs	r2, #5
 8002f50:	215e      	movs	r1, #94	@ 0x5e
 8002f52:	4618      	mov	r0, r3
 8002f54:	f7fe f9ae 	bl	80012b4 <glcd_puts>
	  glcd_clearline(6);
 8002f58:	2006      	movs	r0, #6
 8002f5a:	f7fe fbe7 	bl	800172c <glcd_clearline>
}
 8002f5e:	e22e      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'v') {
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	2b76      	cmp	r3, #118	@ 0x76
 8002f66:	f040 80ad 	bne.w	80030c4 <LCDPrint+0x2cc>
	  sprintf(str0, "%0.3f", freq);
 8002f6a:	4b49      	ldr	r3, [pc, #292]	@ (8003090 <LCDPrint+0x298>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4618      	mov	r0, r3
 8002f70:	f7fd faca 	bl	8000508 <__aeabi_f2d>
 8002f74:	4602      	mov	r2, r0
 8002f76:	460b      	mov	r3, r1
 8002f78:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8002f7c:	4945      	ldr	r1, [pc, #276]	@ (8003094 <LCDPrint+0x29c>)
 8002f7e:	f008 fadf 	bl	800b540 <siprintf>
	  sprintf(str1, "%0.3f", Standby);
 8002f82:	4b45      	ldr	r3, [pc, #276]	@ (8003098 <LCDPrint+0x2a0>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fd fabe 	bl	8000508 <__aeabi_f2d>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	f107 0038 	add.w	r0, r7, #56	@ 0x38
 8002f94:	493f      	ldr	r1, [pc, #252]	@ (8003094 <LCDPrint+0x29c>)
 8002f96:	f008 fad3 	bl	800b540 <siprintf>
	  glcd_puts("A", 2, 2);
 8002f9a:	2202      	movs	r2, #2
 8002f9c:	2102      	movs	r1, #2
 8002f9e:	483f      	ldr	r0, [pc, #252]	@ (800309c <LCDPrint+0x2a4>)
 8002fa0:	f7fe f988 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0, 11, 2);
 8002fa4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002fa8:	2202      	movs	r2, #2
 8002faa:	210b      	movs	r1, #11
 8002fac:	4618      	mov	r0, r3
 8002fae:	f7fe f981 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 34, 2);
 8002fb2:	2202      	movs	r2, #2
 8002fb4:	2122      	movs	r1, #34	@ 0x22
 8002fb6:	483a      	ldr	r0, [pc, #232]	@ (80030a0 <LCDPrint+0x2a8>)
 8002fb8:	f7fe f97c 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0+4, 38, 2);
 8002fbc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002fc0:	3304      	adds	r3, #4
 8002fc2:	2202      	movs	r2, #2
 8002fc4:	2126      	movs	r1, #38	@ 0x26
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f7fe f974 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 2);
 8002fcc:	2202      	movs	r2, #2
 8002fce:	213e      	movs	r1, #62	@ 0x3e
 8002fd0:	4834      	ldr	r0, [pc, #208]	@ (80030a4 <LCDPrint+0x2ac>)
 8002fd2:	f7fe f96f 	bl	80012b4 <glcd_puts>
	  glcd_puts("S ", 66, 2);
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	2142      	movs	r1, #66	@ 0x42
 8002fda:	4833      	ldr	r0, [pc, #204]	@ (80030a8 <LCDPrint+0x2b0>)
 8002fdc:	f7fe f96a 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1, 75, 2);
 8002fe0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	214b      	movs	r1, #75	@ 0x4b
 8002fe8:	4618      	mov	r0, r3
 8002fea:	f7fe f963 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 98, 2);
 8002fee:	2202      	movs	r2, #2
 8002ff0:	2162      	movs	r1, #98	@ 0x62
 8002ff2:	482b      	ldr	r0, [pc, #172]	@ (80030a0 <LCDPrint+0x2a8>)
 8002ff4:	f7fe f95e 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1+4, 102, 2);
 8002ff8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ffc:	3304      	adds	r3, #4
 8002ffe:	2202      	movs	r2, #2
 8003000:	2166      	movs	r1, #102	@ 0x66
 8003002:	4618      	mov	r0, r3
 8003004:	f7fe f956 	bl	80012b4 <glcd_puts>
	  glcd_clearline(3);
 8003008:	2003      	movs	r0, #3
 800300a:	f7fe fb8f 	bl	800172c <glcd_clearline>
	  sprintf(str2, "%d", vol);
 800300e:	4b27      	ldr	r3, [pc, #156]	@ (80030ac <LCDPrint+0x2b4>)
 8003010:	681a      	ldr	r2, [r3, #0]
 8003012:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8003016:	4926      	ldr	r1, [pc, #152]	@ (80030b0 <LCDPrint+0x2b8>)
 8003018:	4618      	mov	r0, r3
 800301a:	f008 fa91 	bl	800b540 <siprintf>
	  sprintf(str3, "%03d", obs);
 800301e:	4b25      	ldr	r3, [pc, #148]	@ (80030b4 <LCDPrint+0x2bc>)
 8003020:	681a      	ldr	r2, [r3, #0]
 8003022:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003026:	4924      	ldr	r1, [pc, #144]	@ (80030b8 <LCDPrint+0x2c0>)
 8003028:	4618      	mov	r0, r3
 800302a:	f008 fa89 	bl	800b540 <siprintf>
	  glcd_puts("Vol ", 2, 5);
 800302e:	2205      	movs	r2, #5
 8003030:	2102      	movs	r1, #2
 8003032:	4822      	ldr	r0, [pc, #136]	@ (80030bc <LCDPrint+0x2c4>)
 8003034:	f7fe f93e 	bl	80012b4 <glcd_puts>
	  glcd_puts(str2, 30, 5);
 8003038:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800303c:	2205      	movs	r2, #5
 800303e:	211e      	movs	r1, #30
 8003040:	4618      	mov	r0, r3
 8003042:	f7fe f937 	bl	80012b4 <glcd_puts>
	  if (vol < 10) {
 8003046:	4b19      	ldr	r3, [pc, #100]	@ (80030ac <LCDPrint+0x2b4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2b09      	cmp	r3, #9
 800304c:	dc04      	bgt.n	8003058 <LCDPrint+0x260>
		 glcd_puts(" ", 38, 5);
 800304e:	2205      	movs	r2, #5
 8003050:	2126      	movs	r1, #38	@ 0x26
 8003052:	4814      	ldr	r0, [pc, #80]	@ (80030a4 <LCDPrint+0x2ac>)
 8003054:	f7fe f92e 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 56, 5);
 8003058:	2205      	movs	r2, #5
 800305a:	2138      	movs	r1, #56	@ 0x38
 800305c:	4811      	ldr	r0, [pc, #68]	@ (80030a4 <LCDPrint+0x2ac>)
 800305e:	f7fe f929 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 5);
 8003062:	2205      	movs	r2, #5
 8003064:	213e      	movs	r1, #62	@ 0x3e
 8003066:	480f      	ldr	r0, [pc, #60]	@ (80030a4 <LCDPrint+0x2ac>)
 8003068:	f7fe f924 	bl	80012b4 <glcd_puts>
	  glcd_puts("OBS ", 66, 5);
 800306c:	2205      	movs	r2, #5
 800306e:	2142      	movs	r1, #66	@ 0x42
 8003070:	4813      	ldr	r0, [pc, #76]	@ (80030c0 <LCDPrint+0x2c8>)
 8003072:	f7fe f91f 	bl	80012b4 <glcd_puts>
	  glcd_puts(str3, 94, 5);
 8003076:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800307a:	2205      	movs	r2, #5
 800307c:	215e      	movs	r1, #94	@ 0x5e
 800307e:	4618      	mov	r0, r3
 8003080:	f7fe f918 	bl	80012b4 <glcd_puts>
	  glcd_clearline(6);
 8003084:	2006      	movs	r0, #6
 8003086:	f7fe fb51 	bl	800172c <glcd_clearline>
}
 800308a:	e198      	b.n	80033be <LCDPrint+0x5c6>
 800308c:	40010800 	.word	0x40010800
 8003090:	20000698 	.word	0x20000698
 8003094:	0800d8bc 	.word	0x0800d8bc
 8003098:	20000004 	.word	0x20000004
 800309c:	0800d8c4 	.word	0x0800d8c4
 80030a0:	0800d8c8 	.word	0x0800d8c8
 80030a4:	0800d8cc 	.word	0x0800d8cc
 80030a8:	0800d8d0 	.word	0x0800d8d0
 80030ac:	200006a4 	.word	0x200006a4
 80030b0:	0800d8d4 	.word	0x0800d8d4
 80030b4:	200006fc 	.word	0x200006fc
 80030b8:	0800d8d8 	.word	0x0800d8d8
 80030bc:	0800d8e0 	.word	0x0800d8e0
 80030c0:	0800d8e8 	.word	0x0800d8e8
	else if (str[0] == 'b') {
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	2b62      	cmp	r3, #98	@ 0x62
 80030ca:	f040 8091 	bne.w	80031f0 <LCDPrint+0x3f8>
	  sprintf(str0, "%0.3f", freq);
 80030ce:	4bbe      	ldr	r3, [pc, #760]	@ (80033c8 <LCDPrint+0x5d0>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7fd fa18 	bl	8000508 <__aeabi_f2d>
 80030d8:	4602      	mov	r2, r0
 80030da:	460b      	mov	r3, r1
 80030dc:	f107 0020 	add.w	r0, r7, #32
 80030e0:	49ba      	ldr	r1, [pc, #744]	@ (80033cc <LCDPrint+0x5d4>)
 80030e2:	f008 fa2d 	bl	800b540 <siprintf>
	  sprintf(str1, "%0.3f", Standby);
 80030e6:	4bba      	ldr	r3, [pc, #744]	@ (80033d0 <LCDPrint+0x5d8>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7fd fa0c 	bl	8000508 <__aeabi_f2d>
 80030f0:	4602      	mov	r2, r0
 80030f2:	460b      	mov	r3, r1
 80030f4:	f107 0018 	add.w	r0, r7, #24
 80030f8:	49b4      	ldr	r1, [pc, #720]	@ (80033cc <LCDPrint+0x5d4>)
 80030fa:	f008 fa21 	bl	800b540 <siprintf>
	  glcd_puts("A", 2, 2);
 80030fe:	2202      	movs	r2, #2
 8003100:	2102      	movs	r1, #2
 8003102:	48b4      	ldr	r0, [pc, #720]	@ (80033d4 <LCDPrint+0x5dc>)
 8003104:	f7fe f8d6 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0, 11, 2);
 8003108:	f107 0320 	add.w	r3, r7, #32
 800310c:	2202      	movs	r2, #2
 800310e:	210b      	movs	r1, #11
 8003110:	4618      	mov	r0, r3
 8003112:	f7fe f8cf 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 34, 2);
 8003116:	2202      	movs	r2, #2
 8003118:	2122      	movs	r1, #34	@ 0x22
 800311a:	48af      	ldr	r0, [pc, #700]	@ (80033d8 <LCDPrint+0x5e0>)
 800311c:	f7fe f8ca 	bl	80012b4 <glcd_puts>
	  glcd_puts(str0+4, 38, 2);
 8003120:	f107 0320 	add.w	r3, r7, #32
 8003124:	3304      	adds	r3, #4
 8003126:	2202      	movs	r2, #2
 8003128:	2126      	movs	r1, #38	@ 0x26
 800312a:	4618      	mov	r0, r3
 800312c:	f7fe f8c2 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 2);
 8003130:	2202      	movs	r2, #2
 8003132:	213e      	movs	r1, #62	@ 0x3e
 8003134:	48a9      	ldr	r0, [pc, #676]	@ (80033dc <LCDPrint+0x5e4>)
 8003136:	f7fe f8bd 	bl	80012b4 <glcd_puts>
	  glcd_puts("S ", 66, 2);
 800313a:	2202      	movs	r2, #2
 800313c:	2142      	movs	r1, #66	@ 0x42
 800313e:	48a8      	ldr	r0, [pc, #672]	@ (80033e0 <LCDPrint+0x5e8>)
 8003140:	f7fe f8b8 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1, 75, 2);
 8003144:	f107 0318 	add.w	r3, r7, #24
 8003148:	2202      	movs	r2, #2
 800314a:	214b      	movs	r1, #75	@ 0x4b
 800314c:	4618      	mov	r0, r3
 800314e:	f7fe f8b1 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 98, 2);
 8003152:	2202      	movs	r2, #2
 8003154:	2162      	movs	r1, #98	@ 0x62
 8003156:	48a0      	ldr	r0, [pc, #640]	@ (80033d8 <LCDPrint+0x5e0>)
 8003158:	f7fe f8ac 	bl	80012b4 <glcd_puts>
	  glcd_puts(str1+4, 102, 2);
 800315c:	f107 0318 	add.w	r3, r7, #24
 8003160:	3304      	adds	r3, #4
 8003162:	2202      	movs	r2, #2
 8003164:	2166      	movs	r1, #102	@ 0x66
 8003166:	4618      	mov	r0, r3
 8003168:	f7fe f8a4 	bl	80012b4 <glcd_puts>
	  glcd_clearline(3);
 800316c:	2003      	movs	r0, #3
 800316e:	f7fe fadd 	bl	800172c <glcd_clearline>
	  sprintf(str2, "%d", vol);
 8003172:	4b9c      	ldr	r3, [pc, #624]	@ (80033e4 <LCDPrint+0x5ec>)
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	f107 0310 	add.w	r3, r7, #16
 800317a:	499b      	ldr	r1, [pc, #620]	@ (80033e8 <LCDPrint+0x5f0>)
 800317c:	4618      	mov	r0, r3
 800317e:	f008 f9df 	bl	800b540 <siprintf>
	  sprintf(str3, "%03d", obs);
 8003182:	4b9a      	ldr	r3, [pc, #616]	@ (80033ec <LCDPrint+0x5f4>)
 8003184:	681a      	ldr	r2, [r3, #0]
 8003186:	f107 0308 	add.w	r3, r7, #8
 800318a:	4999      	ldr	r1, [pc, #612]	@ (80033f0 <LCDPrint+0x5f8>)
 800318c:	4618      	mov	r0, r3
 800318e:	f008 f9d7 	bl	800b540 <siprintf>
	  glcd_puts("Vol ", 2, 5);
 8003192:	2205      	movs	r2, #5
 8003194:	2102      	movs	r1, #2
 8003196:	4897      	ldr	r0, [pc, #604]	@ (80033f4 <LCDPrint+0x5fc>)
 8003198:	f7fe f88c 	bl	80012b4 <glcd_puts>
	  glcd_puts(str2, 30, 5);
 800319c:	f107 0310 	add.w	r3, r7, #16
 80031a0:	2205      	movs	r2, #5
 80031a2:	211e      	movs	r1, #30
 80031a4:	4618      	mov	r0, r3
 80031a6:	f7fe f885 	bl	80012b4 <glcd_puts>
	  if (vol < 10) {
 80031aa:	4b8e      	ldr	r3, [pc, #568]	@ (80033e4 <LCDPrint+0x5ec>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2b09      	cmp	r3, #9
 80031b0:	dc04      	bgt.n	80031bc <LCDPrint+0x3c4>
		 glcd_puts(" ", 38, 5);
 80031b2:	2205      	movs	r2, #5
 80031b4:	2126      	movs	r1, #38	@ 0x26
 80031b6:	4889      	ldr	r0, [pc, #548]	@ (80033dc <LCDPrint+0x5e4>)
 80031b8:	f7fe f87c 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 56, 5);
 80031bc:	2205      	movs	r2, #5
 80031be:	2138      	movs	r1, #56	@ 0x38
 80031c0:	4886      	ldr	r0, [pc, #536]	@ (80033dc <LCDPrint+0x5e4>)
 80031c2:	f7fe f877 	bl	80012b4 <glcd_puts>
	  glcd_puts(" ", 62, 5);
 80031c6:	2205      	movs	r2, #5
 80031c8:	213e      	movs	r1, #62	@ 0x3e
 80031ca:	4884      	ldr	r0, [pc, #528]	@ (80033dc <LCDPrint+0x5e4>)
 80031cc:	f7fe f872 	bl	80012b4 <glcd_puts>
	  glcd_puts("OBS ", 66, 5);
 80031d0:	2205      	movs	r2, #5
 80031d2:	2142      	movs	r1, #66	@ 0x42
 80031d4:	4888      	ldr	r0, [pc, #544]	@ (80033f8 <LCDPrint+0x600>)
 80031d6:	f7fe f86d 	bl	80012b4 <glcd_puts>
	  glcd_puts(str3, 94, 5);
 80031da:	f107 0308 	add.w	r3, r7, #8
 80031de:	2205      	movs	r2, #5
 80031e0:	215e      	movs	r1, #94	@ 0x5e
 80031e2:	4618      	mov	r0, r3
 80031e4:	f7fe f866 	bl	80012b4 <glcd_puts>
	  glcd_clearline(6);
 80031e8:	2006      	movs	r0, #6
 80031ea:	f7fe fa9f 	bl	800172c <glcd_clearline>
}
 80031ee:	e0e6      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'k'){ // scroll
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2b6b      	cmp	r3, #107	@ 0x6b
 80031f6:	d124      	bne.n	8003242 <LCDPrint+0x44a>
	  glcd_clear_all();
 80031f8:	f7fe fae4 	bl	80017c4 <glcd_clear_all>
	  glcd_puts(str+1, 2, 3);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3301      	adds	r3, #1
 8003200:	2203      	movs	r2, #3
 8003202:	2102      	movs	r1, #2
 8003204:	4618      	mov	r0, r3
 8003206:	f7fe f855 	bl	80012b4 <glcd_puts>
	  glcd_puts("   ", 58, 3);
 800320a:	2203      	movs	r2, #3
 800320c:	213a      	movs	r1, #58	@ 0x3a
 800320e:	487b      	ldr	r0, [pc, #492]	@ (80033fc <LCDPrint+0x604>)
 8003210:	f7fe f850 	bl	80012b4 <glcd_puts>
	  glcd_puts(str+8, 75, 3);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	3308      	adds	r3, #8
 8003218:	2203      	movs	r2, #3
 800321a:	214b      	movs	r1, #75	@ 0x4b
 800321c:	4618      	mov	r0, r3
 800321e:	f7fe f849 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 98, 3);
 8003222:	2203      	movs	r2, #3
 8003224:	2162      	movs	r1, #98	@ 0x62
 8003226:	486c      	ldr	r0, [pc, #432]	@ (80033d8 <LCDPrint+0x5e0>)
 8003228:	f7fe f844 	bl	80012b4 <glcd_puts>
	  glcd_puts(str+12, 102, 3);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	330c      	adds	r3, #12
 8003230:	2203      	movs	r2, #3
 8003232:	2166      	movs	r1, #102	@ 0x66
 8003234:	4618      	mov	r0, r3
 8003236:	f7fe f83d 	bl	80012b4 <glcd_puts>
	  glcd_clearline(4);
 800323a:	2004      	movs	r0, #4
 800323c:	f7fe fa76 	bl	800172c <glcd_clearline>
}
 8003240:	e0bd      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'n') {// no mem
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	2b6e      	cmp	r3, #110	@ 0x6e
 8003248:	d109      	bne.n	800325e <LCDPrint+0x466>
	  glcd_clear_all();
 800324a:	f7fe fabb 	bl	80017c4 <glcd_clear_all>
	  str = "NO MEM";
 800324e:	4b6c      	ldr	r3, [pc, #432]	@ (8003400 <LCDPrint+0x608>)
 8003250:	607b      	str	r3, [r7, #4]
	  glcd_puts(str, 66, 3);
 8003252:	2203      	movs	r2, #3
 8003254:	2142      	movs	r1, #66	@ 0x42
 8003256:	6878      	ldr	r0, [r7, #4]
 8003258:	f7fe f82c 	bl	80012b4 <glcd_puts>
}
 800325c:	e0af      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'e') {
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b65      	cmp	r3, #101	@ 0x65
 8003264:	d131      	bne.n	80032ca <LCDPrint+0x4d2>
	  glcd_clear_all();
 8003266:	f7fe faad 	bl	80017c4 <glcd_clear_all>
	  if (str[1] == ':') {
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3301      	adds	r3, #1
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	2b3a      	cmp	r3, #58	@ 0x3a
 8003272:	d107      	bne.n	8003284 <LCDPrint+0x48c>
		str = "EMPTY";
 8003274:	4b63      	ldr	r3, [pc, #396]	@ (8003404 <LCDPrint+0x60c>)
 8003276:	607b      	str	r3, [r7, #4]
		glcd_puts(str, 66, 3);
 8003278:	2203      	movs	r2, #3
 800327a:	2142      	movs	r1, #66	@ 0x42
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7fe f819 	bl	80012b4 <glcd_puts>
}
 8003282:	e09c      	b.n	80033be <LCDPrint+0x5c6>
		glcd_puts(str+1, 2, 3);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	3301      	adds	r3, #1
 8003288:	2203      	movs	r2, #3
 800328a:	2102      	movs	r1, #2
 800328c:	4618      	mov	r0, r3
 800328e:	f7fe f811 	bl	80012b4 <glcd_puts>
		glcd_puts("   ", 58, 3);
 8003292:	2203      	movs	r2, #3
 8003294:	213a      	movs	r1, #58	@ 0x3a
 8003296:	4859      	ldr	r0, [pc, #356]	@ (80033fc <LCDPrint+0x604>)
 8003298:	f7fe f80c 	bl	80012b4 <glcd_puts>
		glcd_puts(str+8, 75, 3);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	3308      	adds	r3, #8
 80032a0:	2203      	movs	r2, #3
 80032a2:	214b      	movs	r1, #75	@ 0x4b
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe f805 	bl	80012b4 <glcd_puts>
		glcd_puts(".", 98, 3);
 80032aa:	2203      	movs	r2, #3
 80032ac:	2162      	movs	r1, #98	@ 0x62
 80032ae:	484a      	ldr	r0, [pc, #296]	@ (80033d8 <LCDPrint+0x5e0>)
 80032b0:	f7fe f800 	bl	80012b4 <glcd_puts>
		glcd_puts(str+12, 102, 3);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	330c      	adds	r3, #12
 80032b8:	2203      	movs	r2, #3
 80032ba:	2166      	movs	r1, #102	@ 0x66
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd fff9 	bl	80012b4 <glcd_puts>
		glcd_clearline(4);
 80032c2:	2004      	movs	r0, #4
 80032c4:	f7fe fa32 	bl	800172c <glcd_clearline>
}
 80032c8:	e079      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'a') {
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	2b61      	cmp	r3, #97	@ 0x61
 80032d0:	d14b      	bne.n	800336a <LCDPrint+0x572>
      glcd_clear_all();
 80032d2:	f7fe fa77 	bl	80017c4 <glcd_clear_all>
	  glcd_puts(str+2, 2, 3);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	3302      	adds	r3, #2
 80032da:	2203      	movs	r2, #3
 80032dc:	2102      	movs	r1, #2
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fd ffe8 	bl	80012b4 <glcd_puts>
	  glcd_puts("   ", 58, 3);
 80032e4:	2203      	movs	r2, #3
 80032e6:	213a      	movs	r1, #58	@ 0x3a
 80032e8:	4844      	ldr	r0, [pc, #272]	@ (80033fc <LCDPrint+0x604>)
 80032ea:	f7fd ffe3 	bl	80012b4 <glcd_puts>
	  glcd_puts(str+9, 75, 3);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	3309      	adds	r3, #9
 80032f2:	2203      	movs	r2, #3
 80032f4:	214b      	movs	r1, #75	@ 0x4b
 80032f6:	4618      	mov	r0, r3
 80032f8:	f7fd ffdc 	bl	80012b4 <glcd_puts>
	  glcd_puts(".", 98, 3);
 80032fc:	2203      	movs	r2, #3
 80032fe:	2162      	movs	r1, #98	@ 0x62
 8003300:	4835      	ldr	r0, [pc, #212]	@ (80033d8 <LCDPrint+0x5e0>)
 8003302:	f7fd ffd7 	bl	80012b4 <glcd_puts>
	  glcd_puts(str+13, 102, 3);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	330d      	adds	r3, #13
 800330a:	2203      	movs	r2, #3
 800330c:	2166      	movs	r1, #102	@ 0x66
 800330e:	4618      	mov	r0, r3
 8003310:	f7fd ffd0 	bl	80012b4 <glcd_puts>
	  glcd_clearline(4);
 8003314:	2004      	movs	r0, #4
 8003316:	f7fe fa09 	bl	800172c <glcd_clearline>
	  int cursor = str[1] - '0';
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	3301      	adds	r3, #1
 800331e:	781b      	ldrb	r3, [r3, #0]
 8003320:	3b30      	subs	r3, #48	@ 0x30
 8003322:	66bb      	str	r3, [r7, #104]	@ 0x68
	  if (cursor == 7) {
 8003324:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003326:	2b07      	cmp	r3, #7
 8003328:	d105      	bne.n	8003336 <LCDPrint+0x53e>
		glcd_puts("___", 75, 4);
 800332a:	2204      	movs	r2, #4
 800332c:	214b      	movs	r1, #75	@ 0x4b
 800332e:	4836      	ldr	r0, [pc, #216]	@ (8003408 <LCDPrint+0x610>)
 8003330:	f7fd ffc0 	bl	80012b4 <glcd_puts>
 8003334:	e007      	b.n	8003346 <LCDPrint+0x54e>
	  else if (cursor == 8) {
 8003336:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003338:	2b08      	cmp	r3, #8
 800333a:	d104      	bne.n	8003346 <LCDPrint+0x54e>
		glcd_puts("___", 102, 4);
 800333c:	2204      	movs	r2, #4
 800333e:	2166      	movs	r1, #102	@ 0x66
 8003340:	4831      	ldr	r0, [pc, #196]	@ (8003408 <LCDPrint+0x610>)
 8003342:	f7fd ffb7 	bl	80012b4 <glcd_puts>
	  if (cursor >= 0 && cursor <= 6) {
 8003346:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003348:	2b00      	cmp	r3, #0
 800334a:	db38      	blt.n	80033be <LCDPrint+0x5c6>
 800334c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800334e:	2b06      	cmp	r3, #6
 8003350:	dc35      	bgt.n	80033be <LCDPrint+0x5c6>
		glcd_puts("_", 2+(cursor*8), 4);
 8003352:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003354:	b2db      	uxtb	r3, r3
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	b2db      	uxtb	r3, r3
 800335a:	3302      	adds	r3, #2
 800335c:	b2db      	uxtb	r3, r3
 800335e:	2204      	movs	r2, #4
 8003360:	4619      	mov	r1, r3
 8003362:	482a      	ldr	r0, [pc, #168]	@ (800340c <LCDPrint+0x614>)
 8003364:	f7fd ffa6 	bl	80012b4 <glcd_puts>
}
 8003368:	e029      	b.n	80033be <LCDPrint+0x5c6>
	else if (str[0] == 'd') {
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	2b64      	cmp	r3, #100	@ 0x64
 8003370:	d125      	bne.n	80033be <LCDPrint+0x5c6>
	  glcd_clear_all();
 8003372:	f7fe fa27 	bl	80017c4 <glcd_clear_all>
	  glcd_puts(str+2, 2, 3);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	3302      	adds	r3, #2
 800337a:	2203      	movs	r2, #3
 800337c:	2102      	movs	r1, #2
 800337e:	4618      	mov	r0, r3
 8003380:	f7fd ff98 	bl	80012b4 <glcd_puts>
	  glcd_puts("   ", 58, 3);
 8003384:	2203      	movs	r2, #3
 8003386:	213a      	movs	r1, #58	@ 0x3a
 8003388:	481c      	ldr	r0, [pc, #112]	@ (80033fc <LCDPrint+0x604>)
 800338a:	f7fd ff93 	bl	80012b4 <glcd_puts>
	  glcd_puts("Delete ", 66, 3);
 800338e:	2203      	movs	r2, #3
 8003390:	2142      	movs	r1, #66	@ 0x42
 8003392:	481f      	ldr	r0, [pc, #124]	@ (8003410 <LCDPrint+0x618>)
 8003394:	f7fd ff8e 	bl	80012b4 <glcd_puts>
	  int yn = str[1] - '0';
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	3301      	adds	r3, #1
 800339c:	781b      	ldrb	r3, [r3, #0]
 800339e:	3b30      	subs	r3, #48	@ 0x30
 80033a0:	66fb      	str	r3, [r7, #108]	@ 0x6c
	  if (yn == 1) {
 80033a2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d105      	bne.n	80033b4 <LCDPrint+0x5bc>
		glcd_puts("Y", 118, 3);
 80033a8:	2203      	movs	r2, #3
 80033aa:	2176      	movs	r1, #118	@ 0x76
 80033ac:	4819      	ldr	r0, [pc, #100]	@ (8003414 <LCDPrint+0x61c>)
 80033ae:	f7fd ff81 	bl	80012b4 <glcd_puts>
}
 80033b2:	e004      	b.n	80033be <LCDPrint+0x5c6>
		glcd_puts("N", 118, 3);
 80033b4:	2203      	movs	r2, #3
 80033b6:	2176      	movs	r1, #118	@ 0x76
 80033b8:	4817      	ldr	r0, [pc, #92]	@ (8003418 <LCDPrint+0x620>)
 80033ba:	f7fd ff7b 	bl	80012b4 <glcd_puts>
}
 80033be:	bf00      	nop
 80033c0:	3770      	adds	r7, #112	@ 0x70
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
 80033c6:	bf00      	nop
 80033c8:	20000698 	.word	0x20000698
 80033cc:	0800d8bc 	.word	0x0800d8bc
 80033d0:	20000004 	.word	0x20000004
 80033d4:	0800d8c4 	.word	0x0800d8c4
 80033d8:	0800d8c8 	.word	0x0800d8c8
 80033dc:	0800d8cc 	.word	0x0800d8cc
 80033e0:	0800d8d0 	.word	0x0800d8d0
 80033e4:	200006a4 	.word	0x200006a4
 80033e8:	0800d8d4 	.word	0x0800d8d4
 80033ec:	200006fc 	.word	0x200006fc
 80033f0:	0800d8d8 	.word	0x0800d8d8
 80033f4:	0800d8e0 	.word	0x0800d8e0
 80033f8:	0800d8e8 	.word	0x0800d8e8
 80033fc:	0800d8f0 	.word	0x0800d8f0
 8003400:	0800d8f4 	.word	0x0800d8f4
 8003404:	0800d8fc 	.word	0x0800d8fc
 8003408:	0800d904 	.word	0x0800d904
 800340c:	0800d908 	.word	0x0800d908
 8003410:	0800d90c 	.word	0x0800d90c
 8003414:	0800d914 	.word	0x0800d914
 8003418:	0800d918 	.word	0x0800d918

0800341c <Sender>:

void Sender(const char * str, int mode) { //TODO
 800341c:	b580      	push	{r7, lr}
 800341e:	b092      	sub	sp, #72	@ 0x48
 8003420:	af02      	add	r7, sp, #8
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
    char crlf[] = {'\r','\n', 0};
 8003426:	4a69      	ldr	r2, [pc, #420]	@ (80035cc <Sender+0x1b0>)
 8003428:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800342c:	6812      	ldr	r2, [r2, #0]
 800342e:	4611      	mov	r1, r2
 8003430:	8019      	strh	r1, [r3, #0]
 8003432:	3302      	adds	r3, #2
 8003434:	0c12      	lsrs	r2, r2, #16
 8003436:	701a      	strb	r2, [r3, #0]
    uint8_t str2[25]; // Array to hold the constructed string in ASCII

    memset(str2, 0, sizeof(str2)); // Initialize the array with zeros
 8003438:	f107 031c 	add.w	r3, r7, #28
 800343c:	2219      	movs	r2, #25
 800343e:	2100      	movs	r1, #0
 8003440:	4618      	mov	r0, r3
 8003442:	f008 f8e0 	bl	800b606 <memset>

    if (mode == 0) {
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d12d      	bne.n	80034a8 <Sender+0x8c>
        char m = str[0];
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        char k = str[1];
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	3301      	adds	r3, #1
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        snprintf((char*)str2, sizeof(str2), "$PMRRV27%c%cN", m, k);
 800345e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8003462:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8003466:	f107 001c 	add.w	r0, r7, #28
 800346a:	9300      	str	r3, [sp, #0]
 800346c:	4613      	mov	r3, r2
 800346e:	4a58      	ldr	r2, [pc, #352]	@ (80035d0 <Sender+0x1b4>)
 8003470:	2119      	movs	r1, #25
 8003472:	f008 f831 	bl	800b4d8 <sniprintf>
        char end2[3];
        checksum((char*)str2, end2);
 8003476:	f107 0218 	add.w	r2, r7, #24
 800347a:	f107 031c 	add.w	r3, r7, #28
 800347e:	4611      	mov	r1, r2
 8003480:	4618      	mov	r0, r3
 8003482:	f7ff fc57 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end2);
 8003486:	f107 0218 	add.w	r2, r7, #24
 800348a:	f107 031c 	add.w	r3, r7, #28
 800348e:	4611      	mov	r1, r2
 8003490:	4618      	mov	r0, r3
 8003492:	f7ff fc8d 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 8003496:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800349a:	f107 031c 	add.w	r3, r7, #28
 800349e:	4611      	mov	r1, r2
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff fc85 	bl	8002db0 <concatTwoChars>
 80034a6:	e07b      	b.n	80035a0 <Sender+0x184>
    } else if (mode == 1) {
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d12d      	bne.n	800350a <Sender+0xee>
        char m = str[0];
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        char k = str[1];
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	3301      	adds	r3, #1
 80034ba:	781b      	ldrb	r3, [r3, #0]
 80034bc:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        snprintf((char*)str2, sizeof(str2), "$PMRRV28%c%cN", m, k);
 80034c0:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80034c4:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80034c8:	f107 001c 	add.w	r0, r7, #28
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	4613      	mov	r3, r2
 80034d0:	4a40      	ldr	r2, [pc, #256]	@ (80035d4 <Sender+0x1b8>)
 80034d2:	2119      	movs	r1, #25
 80034d4:	f008 f800 	bl	800b4d8 <sniprintf>
        char end3[3];
        checksum((char*)str2, end3);
 80034d8:	f107 0214 	add.w	r2, r7, #20
 80034dc:	f107 031c 	add.w	r3, r7, #28
 80034e0:	4611      	mov	r1, r2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f7ff fc26 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end3);
 80034e8:	f107 0214 	add.w	r2, r7, #20
 80034ec:	f107 031c 	add.w	r3, r7, #28
 80034f0:	4611      	mov	r1, r2
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff fc5c 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 80034f8:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80034fc:	f107 031c 	add.w	r3, r7, #28
 8003500:	4611      	mov	r1, r2
 8003502:	4618      	mov	r0, r3
 8003504:	f7ff fc54 	bl	8002db0 <concatTwoChars>
 8003508:	e04a      	b.n	80035a0 <Sender+0x184>
    } else if (mode == 2) {
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	2b02      	cmp	r3, #2
 800350e:	d124      	bne.n	800355a <Sender+0x13e>
        char v = str[0];
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        snprintf((char*)str2, sizeof(str2), "$PMRRV73%c", v);
 8003518:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800351c:	f107 001c 	add.w	r0, r7, #28
 8003520:	4a2d      	ldr	r2, [pc, #180]	@ (80035d8 <Sender+0x1bc>)
 8003522:	2119      	movs	r1, #25
 8003524:	f007 ffd8 	bl	800b4d8 <sniprintf>
        char end4[3];
        checksum((char*)str2, end4);
 8003528:	f107 0210 	add.w	r2, r7, #16
 800352c:	f107 031c 	add.w	r3, r7, #28
 8003530:	4611      	mov	r1, r2
 8003532:	4618      	mov	r0, r3
 8003534:	f7ff fbfe 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end4);
 8003538:	f107 0210 	add.w	r2, r7, #16
 800353c:	f107 031c 	add.w	r3, r7, #28
 8003540:	4611      	mov	r1, r2
 8003542:	4618      	mov	r0, r3
 8003544:	f7ff fc34 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 8003548:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 800354c:	f107 031c 	add.w	r3, r7, #28
 8003550:	4611      	mov	r1, r2
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff fc2c 	bl	8002db0 <concatTwoChars>
 8003558:	e022      	b.n	80035a0 <Sender+0x184>
    } else if (mode == 3) {
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	2b03      	cmp	r3, #3
 800355e:	d11f      	bne.n	80035a0 <Sender+0x184>
        snprintf((char*)str2, sizeof(str2), "$PMRRV34%03d", obs);
 8003560:	4b1e      	ldr	r3, [pc, #120]	@ (80035dc <Sender+0x1c0>)
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f107 001c 	add.w	r0, r7, #28
 8003568:	4a1d      	ldr	r2, [pc, #116]	@ (80035e0 <Sender+0x1c4>)
 800356a:	2119      	movs	r1, #25
 800356c:	f007 ffb4 	bl	800b4d8 <sniprintf>
        char end5[3];
        checksum((char*)str2, end5);
 8003570:	f107 020c 	add.w	r2, r7, #12
 8003574:	f107 031c 	add.w	r3, r7, #28
 8003578:	4611      	mov	r1, r2
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fbda 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end5);
 8003580:	f107 020c 	add.w	r2, r7, #12
 8003584:	f107 031c 	add.w	r3, r7, #28
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f7ff fc10 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 8003590:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8003594:	f107 031c 	add.w	r3, r7, #28
 8003598:	4611      	mov	r1, r2
 800359a:	4618      	mov	r0, r3
 800359c:	f7ff fc08 	bl	8002db0 <concatTwoChars>
    }

    HAL_UART_Transmit(&huart4, str2, strlen((char*)str2), 500);
 80035a0:	f107 031c 	add.w	r3, r7, #28
 80035a4:	4618      	mov	r0, r3
 80035a6:	f7fc fe43 	bl	8000230 <strlen>
 80035aa:	4603      	mov	r3, r0
 80035ac:	b29a      	uxth	r2, r3
 80035ae:	f107 011c 	add.w	r1, r7, #28
 80035b2:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80035b6:	480b      	ldr	r0, [pc, #44]	@ (80035e4 <Sender+0x1c8>)
 80035b8:	f005 fb0a 	bl	8008bd0 <HAL_UART_Transmit>
    HAL_Delay(100);
 80035bc:	2064      	movs	r0, #100	@ 0x64
 80035be:	f003 fa39 	bl	8006a34 <HAL_Delay>
}
 80035c2:	bf00      	nop
 80035c4:	3740      	adds	r7, #64	@ 0x40
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	0800d958 	.word	0x0800d958
 80035d0:	0800d91c 	.word	0x0800d91c
 80035d4:	0800d92c 	.word	0x0800d92c
 80035d8:	0800d93c 	.word	0x0800d93c
 80035dc:	200006fc 	.word	0x200006fc
 80035e0:	0800d948 	.word	0x0800d948
 80035e4:	2000050c 	.word	0x2000050c

080035e8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80035e8:	b5b0      	push	{r4, r5, r7, lr}
 80035ea:	b0dc      	sub	sp, #368	@ 0x170
 80035ec:	af04      	add	r7, sp, #16
 80035ee:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80035f2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80035f6:	6018      	str	r0, [r3, #0]
//			}
//			rxfree = false;
//		}


		freq = MHz + (.001 * KHz);
 80035f8:	4b77      	ldr	r3, [pc, #476]	@ (80037d8 <StartDefaultTask+0x1f0>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7fc ff71 	bl	80004e4 <__aeabi_i2d>
 8003602:	4604      	mov	r4, r0
 8003604:	460d      	mov	r5, r1
 8003606:	4b75      	ldr	r3, [pc, #468]	@ (80037dc <StartDefaultTask+0x1f4>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4618      	mov	r0, r3
 800360c:	f7fc ff6a 	bl	80004e4 <__aeabi_i2d>
 8003610:	a36f      	add	r3, pc, #444	@ (adr r3, 80037d0 <StartDefaultTask+0x1e8>)
 8003612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003616:	f7fc ffcf 	bl	80005b8 <__aeabi_dmul>
 800361a:	4602      	mov	r2, r0
 800361c:	460b      	mov	r3, r1
 800361e:	4620      	mov	r0, r4
 8003620:	4629      	mov	r1, r5
 8003622:	f7fc fe13 	bl	800024c <__adddf3>
 8003626:	4602      	mov	r2, r0
 8003628:	460b      	mov	r3, r1
 800362a:	4610      	mov	r0, r2
 800362c:	4619      	mov	r1, r3
 800362e:	f7fd fa9b 	bl	8000b68 <__aeabi_d2f>
 8003632:	4603      	mov	r3, r0
 8003634:	4a6a      	ldr	r2, [pc, #424]	@ (80037e0 <StartDefaultTask+0x1f8>)
 8003636:	6013      	str	r3, [r2, #0]
		Standby = SM + (.001 * SK);
 8003638:	4b6a      	ldr	r3, [pc, #424]	@ (80037e4 <StartDefaultTask+0x1fc>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4618      	mov	r0, r3
 800363e:	f7fc ff51 	bl	80004e4 <__aeabi_i2d>
 8003642:	4604      	mov	r4, r0
 8003644:	460d      	mov	r5, r1
 8003646:	4b68      	ldr	r3, [pc, #416]	@ (80037e8 <StartDefaultTask+0x200>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4618      	mov	r0, r3
 800364c:	f7fc ff4a 	bl	80004e4 <__aeabi_i2d>
 8003650:	a35f      	add	r3, pc, #380	@ (adr r3, 80037d0 <StartDefaultTask+0x1e8>)
 8003652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003656:	f7fc ffaf 	bl	80005b8 <__aeabi_dmul>
 800365a:	4602      	mov	r2, r0
 800365c:	460b      	mov	r3, r1
 800365e:	4620      	mov	r0, r4
 8003660:	4629      	mov	r1, r5
 8003662:	f7fc fdf3 	bl	800024c <__adddf3>
 8003666:	4602      	mov	r2, r0
 8003668:	460b      	mov	r3, r1
 800366a:	4610      	mov	r0, r2
 800366c:	4619      	mov	r1, r3
 800366e:	f7fd fa7b 	bl	8000b68 <__aeabi_d2f>
 8003672:	4603      	mov	r3, r0
 8003674:	4a5d      	ldr	r2, [pc, #372]	@ (80037ec <StartDefaultTask+0x204>)
 8003676:	6013      	str	r3, [r2, #0]
		if (millis() - last > 2000 && temp) { // if time between action > 2 send freq in NOTE: will need to add a check later as some actions cant be exited.
 8003678:	f7fe fb66 	bl	8001d48 <millis>
 800367c:	4602      	mov	r2, r0
 800367e:	4b5c      	ldr	r3, [pc, #368]	@ (80037f0 <StartDefaultTask+0x208>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	1ad3      	subs	r3, r2, r3
 8003684:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8003688:	d92b      	bls.n	80036e2 <StartDefaultTask+0xfa>
 800368a:	4b5a      	ldr	r3, [pc, #360]	@ (80037f4 <StartDefaultTask+0x20c>)
 800368c:	781b      	ldrb	r3, [r3, #0]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d027      	beq.n	80036e2 <StartDefaultTask+0xfa>
	//	  Serial2.print("f");
	//	  printFloat2(freq,3);
	//	  printFloat2(Standby,3);
	//	  Serial2.println("");
		  sprintf(toPrint, "%c%0.3f%0.3f", 'f', freq, Standby);
 8003692:	4b53      	ldr	r3, [pc, #332]	@ (80037e0 <StartDefaultTask+0x1f8>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4618      	mov	r0, r3
 8003698:	f7fc ff36 	bl	8000508 <__aeabi_f2d>
 800369c:	4604      	mov	r4, r0
 800369e:	460d      	mov	r5, r1
 80036a0:	4b52      	ldr	r3, [pc, #328]	@ (80037ec <StartDefaultTask+0x204>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f7fc ff2f 	bl	8000508 <__aeabi_f2d>
 80036aa:	4602      	mov	r2, r0
 80036ac:	460b      	mov	r3, r1
 80036ae:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80036b2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036b6:	e9cd 4500 	strd	r4, r5, [sp]
 80036ba:	2266      	movs	r2, #102	@ 0x66
 80036bc:	494e      	ldr	r1, [pc, #312]	@ (80037f8 <StartDefaultTask+0x210>)
 80036be:	f007 ff3f 	bl	800b540 <siprintf>
		  LCDPrint(toPrint);
 80036c2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff fb96 	bl	8002df8 <LCDPrint>

		  freq_last = freq;
 80036cc:	4b44      	ldr	r3, [pc, #272]	@ (80037e0 <StartDefaultTask+0x1f8>)
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a4a      	ldr	r2, [pc, #296]	@ (80037fc <StartDefaultTask+0x214>)
 80036d2:	6013      	str	r3, [r2, #0]
		  sfreq_last = Standby;
 80036d4:	4b45      	ldr	r3, [pc, #276]	@ (80037ec <StartDefaultTask+0x204>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a49      	ldr	r2, [pc, #292]	@ (8003800 <StartDefaultTask+0x218>)
 80036da:	6013      	str	r3, [r2, #0]
		  temp = false;
 80036dc:	4b45      	ldr	r3, [pc, #276]	@ (80037f4 <StartDefaultTask+0x20c>)
 80036de:	2200      	movs	r2, #0
 80036e0:	701a      	strb	r2, [r3, #0]
		}

		bool both = false;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
		// Current time
		unsigned long currentTime = millis();
 80036e8:	f7fe fb2e 	bl	8001d48 <millis>
 80036ec:	f8c7 0118 	str.w	r0, [r7, #280]	@ 0x118

		// Read the button states
		bool currentA = HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0;
 80036f0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80036f4:	4843      	ldr	r0, [pc, #268]	@ (8003804 <StartDefaultTask+0x21c>)
 80036f6:	f003 fd77 	bl	80071e8 <HAL_GPIO_ReadPin>
 80036fa:	4603      	mov	r3, r0
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	bf0c      	ite	eq
 8003700:	2301      	moveq	r3, #1
 8003702:	2300      	movne	r3, #0
 8003704:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		bool currentB = HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0;
 8003708:	2101      	movs	r1, #1
 800370a:	483f      	ldr	r0, [pc, #252]	@ (8003808 <StartDefaultTask+0x220>)
 800370c:	f003 fd6c 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003710:	4603      	mov	r3, r0
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf0c      	ite	eq
 8003716:	2301      	moveq	r3, #1
 8003718:	2300      	movne	r3, #0
 800371a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

		while ((millis() - currentTime) < 100 && (currentA || currentB)) {
 800371e:	e01a      	b.n	8003756 <StartDefaultTask+0x16e>
		  if (currentA) {
 8003720:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00a      	beq.n	800373e <StartDefaultTask+0x156>
			if (HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0) {
 8003728:	2101      	movs	r1, #1
 800372a:	4837      	ldr	r0, [pc, #220]	@ (8003808 <StartDefaultTask+0x220>)
 800372c:	f003 fd5c 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003730:	4603      	mov	r3, r0
 8003732:	2b00      	cmp	r3, #0
 8003734:	d10f      	bne.n	8003756 <StartDefaultTask+0x16e>
			  both = true;
 8003736:	2301      	movs	r3, #1
 8003738:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			  break;
 800373c:	e01b      	b.n	8003776 <StartDefaultTask+0x18e>
			}
		  }
		  else {
			if (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0) {
 800373e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003742:	4830      	ldr	r0, [pc, #192]	@ (8003804 <StartDefaultTask+0x21c>)
 8003744:	f003 fd50 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003748:	4603      	mov	r3, r0
 800374a:	2b00      	cmp	r3, #0
 800374c:	d103      	bne.n	8003756 <StartDefaultTask+0x16e>
			  both = true;
 800374e:	2301      	movs	r3, #1
 8003750:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
			  break;
 8003754:	e00f      	b.n	8003776 <StartDefaultTask+0x18e>
		while ((millis() - currentTime) < 100 && (currentA || currentB)) {
 8003756:	f7fe faf7 	bl	8001d48 <millis>
 800375a:	4602      	mov	r2, r0
 800375c:	f8d7 3118 	ldr.w	r3, [r7, #280]	@ 0x118
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b63      	cmp	r3, #99	@ 0x63
 8003764:	d807      	bhi.n	8003776 <StartDefaultTask+0x18e>
 8003766:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800376a:	2b00      	cmp	r3, #0
 800376c:	d1d8      	bne.n	8003720 <StartDefaultTask+0x138>
 800376e:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1d4      	bne.n	8003720 <StartDefaultTask+0x138>
			}
		  }
		}
		// Check if both buttons were pressed within the 50 ms window
		if (both) {
 8003776:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 800377a:	2b00      	cmp	r3, #0
 800377c:	f001 81e2 	beq.w	8004b44 <StartDefaultTask+0x155c>
		  if (on) { // Enter edit mode TODO
 8003780:	4b22      	ldr	r3, [pc, #136]	@ (800380c <StartDefaultTask+0x224>)
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	2b00      	cmp	r3, #0
 8003786:	f001 8457 	beq.w	8005038 <StartDefaultTask+0x1a50>
			toDisplay();
 800378a:	f7fe f905 	bl	8001998 <toDisplay>
			edit = true;
 800378e:	4b20      	ldr	r3, [pc, #128]	@ (8003810 <StartDefaultTask+0x228>)
 8003790:	2201      	movs	r2, #1
 8003792:	701a      	strb	r2, [r3, #0]
			pause = true;
 8003794:	4b1f      	ldr	r3, [pc, #124]	@ (8003814 <StartDefaultTask+0x22c>)
 8003796:	2201      	movs	r2, #1
 8003798:	701a      	strb	r2, [r3, #0]
			HAL_Delay(500);
 800379a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800379e:	f003 f949 	bl	8006a34 <HAL_Delay>
			bool both = false;
 80037a2:	2300      	movs	r3, #0
 80037a4:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

			char str[8];
			if (dispCount == count) {
 80037a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003818 <StartDefaultTask+0x230>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4b1b      	ldr	r3, [pc, #108]	@ (800381c <StartDefaultTask+0x234>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	429a      	cmp	r2, r3
 80037b2:	d106      	bne.n	80037c2 <StartDefaultTask+0x1da>
			  str[0] = ':'; //EMPTY
 80037b4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80037b8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80037bc:	223a      	movs	r2, #58	@ 0x3a
 80037be:	701a      	strb	r2, [r3, #0]
 80037c0:	e056      	b.n	8003870 <StartDefaultTask+0x288>
			}
			else {
			  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 80037c2:	2300      	movs	r3, #0
 80037c4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80037c8:	e048      	b.n	800385c <StartDefaultTask+0x274>
 80037ca:	bf00      	nop
 80037cc:	f3af 8000 	nop.w
 80037d0:	d2f1a9fc 	.word	0xd2f1a9fc
 80037d4:	3f50624d 	.word	0x3f50624d
 80037d8:	20000000 	.word	0x20000000
 80037dc:	2000069c 	.word	0x2000069c
 80037e0:	20000698 	.word	0x20000698
 80037e4:	20000008 	.word	0x20000008
 80037e8:	200006a0 	.word	0x200006a0
 80037ec:	20000004 	.word	0x20000004
 80037f0:	20000724 	.word	0x20000724
 80037f4:	20000708 	.word	0x20000708
 80037f8:	0800d95c 	.word	0x0800d95c
 80037fc:	20000018 	.word	0x20000018
 8003800:	2000001c 	.word	0x2000001c
 8003804:	40011800 	.word	0x40011800
 8003808:	40011000 	.word	0x40011000
 800380c:	200006a9 	.word	0x200006a9
 8003810:	200006a8 	.word	0x200006a8
 8003814:	2000000c 	.word	0x2000000c
 8003818:	200006ec 	.word	0x200006ec
 800381c:	200006f0 	.word	0x200006f0
	//			str[i] = EEPROM.read(eepDisplay[dispCount] + i);
				SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 8003820:	4bb1      	ldr	r3, [pc, #708]	@ (8003ae8 <StartDefaultTask+0x500>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4ab1      	ldr	r2, [pc, #708]	@ (8003aec <StartDefaultTask+0x504>)
 8003826:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800382a:	4619      	mov	r1, r3
 800382c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003830:	9300      	str	r3, [sp, #0]
 8003832:	2301      	movs	r3, #1
 8003834:	4aae      	ldr	r2, [pc, #696]	@ (8003af0 <StartDefaultTask+0x508>)
 8003836:	48af      	ldr	r0, [pc, #700]	@ (8003af4 <StartDefaultTask+0x50c>)
 8003838:	f002 fcc2 	bl	80061c0 <SPIF_ReadSector>
				str[i] = read[0];
 800383c:	4bac      	ldr	r3, [pc, #688]	@ (8003af0 <StartDefaultTask+0x508>)
 800383e:	7819      	ldrb	r1, [r3, #0]
 8003840:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003844:	f5a3 7280 	sub.w	r2, r3, #256	@ 0x100
 8003848:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800384c:	4413      	add	r3, r2
 800384e:	460a      	mov	r2, r1
 8003850:	701a      	strb	r2, [r3, #0]
			  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8003852:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003856:	3301      	adds	r3, #1
 8003858:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800385c:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003860:	2b06      	cmp	r3, #6
 8003862:	dddd      	ble.n	8003820 <StartDefaultTask+0x238>
			  }
			  str[7] = 0;
 8003864:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003868:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800386c:	2200      	movs	r2, #0
 800386e:	71da      	strb	r2, [r3, #7]
			}
	//		float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
			SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8003870:	4b9d      	ldr	r3, [pc, #628]	@ (8003ae8 <StartDefaultTask+0x500>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a9d      	ldr	r2, [pc, #628]	@ (8003aec <StartDefaultTask+0x504>)
 8003876:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800387a:	4619      	mov	r1, r3
 800387c:	2307      	movs	r3, #7
 800387e:	9300      	str	r3, [sp, #0]
 8003880:	2301      	movs	r3, #1
 8003882:	4a9b      	ldr	r2, [pc, #620]	@ (8003af0 <StartDefaultTask+0x508>)
 8003884:	489b      	ldr	r0, [pc, #620]	@ (8003af4 <StartDefaultTask+0x50c>)
 8003886:	f002 fc9b 	bl	80061c0 <SPIF_ReadSector>
			int val1 = read[0];
 800388a:	4b99      	ldr	r3, [pc, #612]	@ (8003af0 <StartDefaultTask+0x508>)
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
			SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8003892:	4b95      	ldr	r3, [pc, #596]	@ (8003ae8 <StartDefaultTask+0x500>)
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	4a95      	ldr	r2, [pc, #596]	@ (8003aec <StartDefaultTask+0x504>)
 8003898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800389c:	4619      	mov	r1, r3
 800389e:	2308      	movs	r3, #8
 80038a0:	9300      	str	r3, [sp, #0]
 80038a2:	2301      	movs	r3, #1
 80038a4:	4a92      	ldr	r2, [pc, #584]	@ (8003af0 <StartDefaultTask+0x508>)
 80038a6:	4893      	ldr	r0, [pc, #588]	@ (8003af4 <StartDefaultTask+0x50c>)
 80038a8:	f002 fc8a 	bl	80061c0 <SPIF_ReadSector>
			int val2 = read[0];
 80038ac:	4b90      	ldr	r3, [pc, #576]	@ (8003af0 <StartDefaultTask+0x508>)
 80038ae:	781b      	ldrb	r3, [r3, #0]
 80038b0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
			float store = val1 + (.025 * val2);
 80038b4:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 80038b8:	f7fc fe14 	bl	80004e4 <__aeabi_i2d>
 80038bc:	4604      	mov	r4, r0
 80038be:	460d      	mov	r5, r1
 80038c0:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 80038c4:	f7fc fe0e 	bl	80004e4 <__aeabi_i2d>
 80038c8:	a385      	add	r3, pc, #532	@ (adr r3, 8003ae0 <StartDefaultTask+0x4f8>)
 80038ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ce:	f7fc fe73 	bl	80005b8 <__aeabi_dmul>
 80038d2:	4602      	mov	r2, r0
 80038d4:	460b      	mov	r3, r1
 80038d6:	4620      	mov	r0, r4
 80038d8:	4629      	mov	r1, r5
 80038da:	f7fc fcb7 	bl	800024c <__adddf3>
 80038de:	4602      	mov	r2, r0
 80038e0:	460b      	mov	r3, r1
 80038e2:	4610      	mov	r0, r2
 80038e4:	4619      	mov	r1, r3
 80038e6:	f7fd f93f 	bl	8000b68 <__aeabi_d2f>
 80038ea:	4603      	mov	r3, r0
 80038ec:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

	//		Serial2.print("e");
	//		Serial2.print(str);
	//		printFloat2(store,3);
	//		Serial2.println("");
			sprintf(toPrint, "%c%s%0.3f", 'e', str, store);
 80038f0:	f8d7 00e0 	ldr.w	r0, [r7, #224]	@ 0xe0
 80038f4:	f7fc fe08 	bl	8000508 <__aeabi_f2d>
 80038f8:	4602      	mov	r2, r0
 80038fa:	460b      	mov	r3, r1
 80038fc:	f107 0160 	add.w	r1, r7, #96	@ 0x60
 8003900:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003904:	e9cd 2300 	strd	r2, r3, [sp]
 8003908:	460b      	mov	r3, r1
 800390a:	2265      	movs	r2, #101	@ 0x65
 800390c:	497a      	ldr	r1, [pc, #488]	@ (8003af8 <StartDefaultTask+0x510>)
 800390e:	f007 fe17 	bl	800b540 <siprintf>
			LCDPrint(toPrint);
 8003912:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003916:	4618      	mov	r0, r3
 8003918:	f7ff fa6e 	bl	8002df8 <LCDPrint>

			while (true) {
			  // Current time
			  unsigned long currentTime = millis();
 800391c:	f7fe fa14 	bl	8001d48 <millis>
 8003920:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
			  static int lastDC = 0;
			  // Read the button states
			  bool currentA = HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0;
 8003924:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003928:	4874      	ldr	r0, [pc, #464]	@ (8003afc <StartDefaultTask+0x514>)
 800392a:	f003 fc5d 	bl	80071e8 <HAL_GPIO_ReadPin>
 800392e:	4603      	mov	r3, r0
 8003930:	2b00      	cmp	r3, #0
 8003932:	bf0c      	ite	eq
 8003934:	2301      	moveq	r3, #1
 8003936:	2300      	movne	r3, #0
 8003938:	f887 30db 	strb.w	r3, [r7, #219]	@ 0xdb
			  bool currentB = HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0;
 800393c:	2101      	movs	r1, #1
 800393e:	4870      	ldr	r0, [pc, #448]	@ (8003b00 <StartDefaultTask+0x518>)
 8003940:	f003 fc52 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	bf0c      	ite	eq
 800394a:	2301      	moveq	r3, #1
 800394c:	2300      	movne	r3, #0
 800394e:	f887 30da 	strb.w	r3, [r7, #218]	@ 0xda

			  while ((millis() - currentTime) < 100 && (currentA || currentB)) {
 8003952:	e01a      	b.n	800398a <StartDefaultTask+0x3a2>
				if (currentA) {
 8003954:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 8003958:	2b00      	cmp	r3, #0
 800395a:	d00a      	beq.n	8003972 <StartDefaultTask+0x38a>
				  if (HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0) {
 800395c:	2101      	movs	r1, #1
 800395e:	4868      	ldr	r0, [pc, #416]	@ (8003b00 <StartDefaultTask+0x518>)
 8003960:	f003 fc42 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d10f      	bne.n	800398a <StartDefaultTask+0x3a2>
					both = true;
 800396a:	2301      	movs	r3, #1
 800396c:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
					break;
 8003970:	e01b      	b.n	80039aa <StartDefaultTask+0x3c2>
				  }
				}
				else {
				  if (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0) {
 8003972:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8003976:	4861      	ldr	r0, [pc, #388]	@ (8003afc <StartDefaultTask+0x514>)
 8003978:	f003 fc36 	bl	80071e8 <HAL_GPIO_ReadPin>
 800397c:	4603      	mov	r3, r0
 800397e:	2b00      	cmp	r3, #0
 8003980:	d103      	bne.n	800398a <StartDefaultTask+0x3a2>
					both = true;
 8003982:	2301      	movs	r3, #1
 8003984:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e
					break;
 8003988:	e00f      	b.n	80039aa <StartDefaultTask+0x3c2>
			  while ((millis() - currentTime) < 100 && (currentA || currentB)) {
 800398a:	f7fe f9dd 	bl	8001d48 <millis>
 800398e:	4602      	mov	r2, r0
 8003990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	2b63      	cmp	r3, #99	@ 0x63
 8003998:	d807      	bhi.n	80039aa <StartDefaultTask+0x3c2>
 800399a:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1d8      	bne.n	8003954 <StartDefaultTask+0x36c>
 80039a2:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d1d4      	bne.n	8003954 <StartDefaultTask+0x36c>
				  }
				}
			  }

			  if (both) {
 80039aa:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	f041 806c 	bne.w	8004a8c <StartDefaultTask+0x14a4>
				break;
			  }
			  else if (currentB) { //select to edit
 80039b4:	f897 30da 	ldrb.w	r3, [r7, #218]	@ 0xda
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	f000 8690 	beq.w	80046de <StartDefaultTask+0x10f6>
				cursor = 0;
 80039be:	4b51      	ldr	r3, [pc, #324]	@ (8003b04 <StartDefaultTask+0x51c>)
 80039c0:	2200      	movs	r2, #0
 80039c2:	601a      	str	r2, [r3, #0]
				if (dispCount == count && count != 16) { // EMPTY add new one
 80039c4:	4b48      	ldr	r3, [pc, #288]	@ (8003ae8 <StartDefaultTask+0x500>)
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	4b4f      	ldr	r3, [pc, #316]	@ (8003b08 <StartDefaultTask+0x520>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	f040 82e4 	bne.w	8003f9a <StartDefaultTask+0x9b2>
 80039d2:	4b4d      	ldr	r3, [pc, #308]	@ (8003b08 <StartDefaultTask+0x520>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	2b10      	cmp	r3, #16
 80039d8:	f000 82df 	beq.w	8003f9a <StartDefaultTask+0x9b2>
				  add = true;
 80039dc:	4b4b      	ldr	r3, [pc, #300]	@ (8003b0c <StartDefaultTask+0x524>)
 80039de:	2201      	movs	r2, #1
 80039e0:	701a      	strb	r2, [r3, #0]
				  int dM = 108;
 80039e2:	236c      	movs	r3, #108	@ 0x6c
 80039e4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
				  int dK = 0;
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
				  char dN[8] = {' ' ,' ' ,' ' ,' ' ,' ' ,' ' ,' ' ,0};
 80039ee:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80039f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80039f6:	4a46      	ldr	r2, [pc, #280]	@ (8003b10 <StartDefaultTask+0x528>)
 80039f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80039fc:	e883 0003 	stmia.w	r3, {r0, r1}
				  HAL_Delay(100);
 8003a00:	2064      	movs	r0, #100	@ 0x64
 8003a02:	f003 f817 	bl	8006a34 <HAL_Delay>

				  if (cursor < 7) { // moved to a char
 8003a06:	4b3f      	ldr	r3, [pc, #252]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2b06      	cmp	r3, #6
 8003a0c:	dc2b      	bgt.n	8003a66 <StartDefaultTask+0x47e>
					if (dN[cursor] == ' ') {
 8003a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003a16:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a1a:	5cd3      	ldrb	r3, [r2, r3]
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	d103      	bne.n	8003a28 <StartDefaultTask+0x440>
					  charcount = 0;
 8003a20:	4b3c      	ldr	r3, [pc, #240]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a22:	2200      	movs	r2, #0
 8003a24:	601a      	str	r2, [r3, #0]
 8003a26:	e032      	b.n	8003a8e <StartDefaultTask+0x4a6>
					}
					else if (dN[cursor] < ':') {
 8003a28:	4b36      	ldr	r3, [pc, #216]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003a30:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a34:	5cd3      	ldrb	r3, [r2, r3]
 8003a36:	2b39      	cmp	r3, #57	@ 0x39
 8003a38:	d80a      	bhi.n	8003a50 <StartDefaultTask+0x468>
					  charcount = dN[cursor] - '/';
 8003a3a:	4b32      	ldr	r3, [pc, #200]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003a42:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a46:	5cd3      	ldrb	r3, [r2, r3]
 8003a48:	3b2f      	subs	r3, #47	@ 0x2f
 8003a4a:	4a32      	ldr	r2, [pc, #200]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a4c:	6013      	str	r3, [r2, #0]
 8003a4e:	e01e      	b.n	8003a8e <StartDefaultTask+0x4a6>
					}
					else {
					  charcount = dN[cursor] - '6';
 8003a50:	4b2c      	ldr	r3, [pc, #176]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003a58:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003a5c:	5cd3      	ldrb	r3, [r2, r3]
 8003a5e:	3b36      	subs	r3, #54	@ 0x36
 8003a60:	4a2c      	ldr	r2, [pc, #176]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a62:	6013      	str	r3, [r2, #0]
 8003a64:	e013      	b.n	8003a8e <StartDefaultTask+0x4a6>
					}
				  }
				  else if (cursor == 7) {
 8003a66:	4b27      	ldr	r3, [pc, #156]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b07      	cmp	r3, #7
 8003a6c:	d105      	bne.n	8003a7a <StartDefaultTask+0x492>
					charcount = dM - 108;
 8003a6e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003a72:	3b6c      	subs	r3, #108	@ 0x6c
 8003a74:	4a27      	ldr	r2, [pc, #156]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a76:	6013      	str	r3, [r2, #0]
 8003a78:	e009      	b.n	8003a8e <StartDefaultTask+0x4a6>
				  }
				  else {
					charcount = dK / 50;
 8003a7a:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003a7e:	4a26      	ldr	r2, [pc, #152]	@ (8003b18 <StartDefaultTask+0x530>)
 8003a80:	fb82 1203 	smull	r1, r2, r2, r3
 8003a84:	1112      	asrs	r2, r2, #4
 8003a86:	17db      	asrs	r3, r3, #31
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	4a22      	ldr	r2, [pc, #136]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a8c:	6013      	str	r3, [r2, #0]
				  }

				  if (cursor < 7) { //
 8003a8e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	2b06      	cmp	r3, #6
 8003a94:	dc4f      	bgt.n	8003b36 <StartDefaultTask+0x54e>
					if (charcount == 0) {
 8003a96:	4b1f      	ldr	r3, [pc, #124]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10c      	bne.n	8003ab8 <StartDefaultTask+0x4d0>
					  dN[cursor] = (char)(charcount+32);
 8003a9e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	4b17      	ldr	r3, [pc, #92]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	3220      	adds	r2, #32
 8003aaa:	b2d1      	uxtb	r1, r2
 8003aac:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003ab0:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003ab4:	54d1      	strb	r1, [r2, r3]
 8003ab6:	e05d      	b.n	8003b74 <StartDefaultTask+0x58c>
					}
					else if (charcount < 11) {
 8003ab8:	4b16      	ldr	r3, [pc, #88]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	2b0a      	cmp	r3, #10
 8003abe:	dc2d      	bgt.n	8003b1c <StartDefaultTask+0x534>
					  dN[cursor] = (char)(charcount+47);
 8003ac0:	4b14      	ldr	r3, [pc, #80]	@ (8003b14 <StartDefaultTask+0x52c>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	b2da      	uxtb	r2, r3
 8003ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8003b04 <StartDefaultTask+0x51c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	322f      	adds	r2, #47	@ 0x2f
 8003acc:	b2d1      	uxtb	r1, r2
 8003ace:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003ad2:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003ad6:	54d1      	strb	r1, [r2, r3]
 8003ad8:	e04c      	b.n	8003b74 <StartDefaultTask+0x58c>
 8003ada:	bf00      	nop
 8003adc:	f3af 8000 	nop.w
 8003ae0:	9999999a 	.word	0x9999999a
 8003ae4:	3f999999 	.word	0x3f999999
 8003ae8:	200006ec 	.word	0x200006ec
 8003aec:	200006ac 	.word	0x200006ac
 8003af0:	2000070c 	.word	0x2000070c
 8003af4:	20000678 	.word	0x20000678
 8003af8:	0800d96c 	.word	0x0800d96c
 8003afc:	40011800 	.word	0x40011800
 8003b00:	40011000 	.word	0x40011000
 8003b04:	200006f8 	.word	0x200006f8
 8003b08:	200006f0 	.word	0x200006f0
 8003b0c:	200006f5 	.word	0x200006f5
 8003b10:	0800d9b4 	.word	0x0800d9b4
 8003b14:	20000700 	.word	0x20000700
 8003b18:	51eb851f 	.word	0x51eb851f
					}
					else {
					  dN[cursor] = (char)(charcount+54);
 8003b1c:	4b9e      	ldr	r3, [pc, #632]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	b2da      	uxtb	r2, r3
 8003b22:	4b9e      	ldr	r3, [pc, #632]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	3236      	adds	r2, #54	@ 0x36
 8003b28:	b2d1      	uxtb	r1, r2
 8003b2a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003b2e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003b32:	54d1      	strb	r1, [r2, r3]
 8003b34:	e01e      	b.n	8003b74 <StartDefaultTask+0x58c>
					}
				  }
				  else if (cursor == 7) { //mhz
 8003b36:	4b99      	ldr	r3, [pc, #612]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b07      	cmp	r3, #7
 8003b3c:	d10c      	bne.n	8003b58 <StartDefaultTask+0x570>
					if (charcount > 9) {
 8003b3e:	4b96      	ldr	r3, [pc, #600]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b09      	cmp	r3, #9
 8003b44:	dd02      	ble.n	8003b4c <StartDefaultTask+0x564>
					  charcount = 9;
 8003b46:	4b94      	ldr	r3, [pc, #592]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b48:	2209      	movs	r2, #9
 8003b4a:	601a      	str	r2, [r3, #0]
					}
					dM = 108 + charcount;
 8003b4c:	4b92      	ldr	r3, [pc, #584]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	336c      	adds	r3, #108	@ 0x6c
 8003b52:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003b56:	e00d      	b.n	8003b74 <StartDefaultTask+0x58c>
				  }
				  else {
				    if (charcount > 19) {
 8003b58:	4b8f      	ldr	r3, [pc, #572]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b13      	cmp	r3, #19
 8003b5e:	dd02      	ble.n	8003b66 <StartDefaultTask+0x57e>
					  charcount = 19;
 8003b60:	4b8d      	ldr	r3, [pc, #564]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b62:	2213      	movs	r2, #19
 8003b64:	601a      	str	r2, [r3, #0]
				    }
					dK = 50 * charcount;
 8003b66:	4b8c      	ldr	r3, [pc, #560]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	2232      	movs	r2, #50	@ 0x32
 8003b6c:	fb02 f303 	mul.w	r3, r2, r3
 8003b70:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
				  }

				  float pfreq = dM + (dK * .001);
 8003b74:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8003b78:	f7fc fcb4 	bl	80004e4 <__aeabi_i2d>
 8003b7c:	4604      	mov	r4, r0
 8003b7e:	460d      	mov	r5, r1
 8003b80:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8003b84:	f7fc fcae 	bl	80004e4 <__aeabi_i2d>
 8003b88:	a381      	add	r3, pc, #516	@ (adr r3, 8003d90 <StartDefaultTask+0x7a8>)
 8003b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b8e:	f7fc fd13 	bl	80005b8 <__aeabi_dmul>
 8003b92:	4602      	mov	r2, r0
 8003b94:	460b      	mov	r3, r1
 8003b96:	4620      	mov	r0, r4
 8003b98:	4629      	mov	r1, r5
 8003b9a:	f7fc fb57 	bl	800024c <__adddf3>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	460b      	mov	r3, r1
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	4619      	mov	r1, r3
 8003ba6:	f7fc ffdf 	bl	8000b68 <__aeabi_d2f>
 8003baa:	4603      	mov	r3, r0
 8003bac:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
	//			  Serial2.print("a");
	//			  Serial2.print(cursor);
	//			  Serial2.print(dN);
	//			  printFloat2(pfreq,3);
	//			  Serial2.println("");
				  sprintf(toPrint, "%c%d%s%0.3f",'a',cursor,dN,pfreq);
 8003bb0:	4b7a      	ldr	r3, [pc, #488]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003bb2:	681c      	ldr	r4, [r3, #0]
 8003bb4:	f8d7 00c8 	ldr.w	r0, [r7, #200]	@ 0xc8
 8003bb8:	f7fc fca6 	bl	8000508 <__aeabi_f2d>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	460b      	mov	r3, r1
 8003bc0:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003bc4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003bc8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	4623      	mov	r3, r4
 8003bd0:	2261      	movs	r2, #97	@ 0x61
 8003bd2:	4973      	ldr	r1, [pc, #460]	@ (8003da0 <StartDefaultTask+0x7b8>)
 8003bd4:	f007 fcb4 	bl	800b540 <siprintf>
				  LCDPrint(toPrint);
 8003bd8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003bdc:	4618      	mov	r0, r3
 8003bde:	f7ff f90b 	bl	8002df8 <LCDPrint>

				  while(HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 1) { // Leave on press TODO might need to swap highs and lows
 8003be2:	e12c      	b.n	8003e3e <StartDefaultTask+0x856>
					static int last_cursor = 0;
					static int last_cc = 0;
					if (last_cc != charcount) { // change the actual values of dN dM and dK, incrementing values
 8003be4:	4b6f      	ldr	r3, [pc, #444]	@ (8003da4 <StartDefaultTask+0x7bc>)
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4b6b      	ldr	r3, [pc, #428]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	f000 808e 	beq.w	8003d0e <StartDefaultTask+0x726>
					  if (cursor < 7) { //
 8003bf2:	4b6a      	ldr	r3, [pc, #424]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2b06      	cmp	r3, #6
 8003bf8:	dc2e      	bgt.n	8003c58 <StartDefaultTask+0x670>
						if (charcount == 0) {
 8003bfa:	4b67      	ldr	r3, [pc, #412]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10c      	bne.n	8003c1c <StartDefaultTask+0x634>
						  dN[cursor] = (char)(charcount+32);
 8003c02:	4b65      	ldr	r3, [pc, #404]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	4b64      	ldr	r3, [pc, #400]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	3220      	adds	r2, #32
 8003c0e:	b2d1      	uxtb	r1, r2
 8003c10:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003c14:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003c18:	54d1      	strb	r1, [r2, r3]
 8003c1a:	e03c      	b.n	8003c96 <StartDefaultTask+0x6ae>
						}
						else if (charcount < 11) {
 8003c1c:	4b5e      	ldr	r3, [pc, #376]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	2b0a      	cmp	r3, #10
 8003c22:	dc0c      	bgt.n	8003c3e <StartDefaultTask+0x656>
						  dN[cursor] = (char)(charcount+47);
 8003c24:	4b5c      	ldr	r3, [pc, #368]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	b2da      	uxtb	r2, r3
 8003c2a:	4b5c      	ldr	r3, [pc, #368]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	322f      	adds	r2, #47	@ 0x2f
 8003c30:	b2d1      	uxtb	r1, r2
 8003c32:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003c36:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003c3a:	54d1      	strb	r1, [r2, r3]
 8003c3c:	e02b      	b.n	8003c96 <StartDefaultTask+0x6ae>
						}
						else {
						  dN[cursor] = (char)(charcount+54);
 8003c3e:	4b56      	ldr	r3, [pc, #344]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	b2da      	uxtb	r2, r3
 8003c44:	4b55      	ldr	r3, [pc, #340]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	3236      	adds	r2, #54	@ 0x36
 8003c4a:	b2d1      	uxtb	r1, r2
 8003c4c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003c50:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003c54:	54d1      	strb	r1, [r2, r3]
 8003c56:	e01e      	b.n	8003c96 <StartDefaultTask+0x6ae>
						}
					  }
					  else if (cursor == 7) { //mhz
 8003c58:	4b50      	ldr	r3, [pc, #320]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	2b07      	cmp	r3, #7
 8003c5e:	d10c      	bne.n	8003c7a <StartDefaultTask+0x692>
						if (charcount > 9) {
 8003c60:	4b4d      	ldr	r3, [pc, #308]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2b09      	cmp	r3, #9
 8003c66:	dd02      	ble.n	8003c6e <StartDefaultTask+0x686>
						  charcount = 9;
 8003c68:	4b4b      	ldr	r3, [pc, #300]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c6a:	2209      	movs	r2, #9
 8003c6c:	601a      	str	r2, [r3, #0]
						}
						dM = 108 + charcount;
 8003c6e:	4b4a      	ldr	r3, [pc, #296]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	336c      	adds	r3, #108	@ 0x6c
 8003c74:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003c78:	e00d      	b.n	8003c96 <StartDefaultTask+0x6ae>
					  }
					  else {
		                if (charcount > 19) {
 8003c7a:	4b47      	ldr	r3, [pc, #284]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	2b13      	cmp	r3, #19
 8003c80:	dd02      	ble.n	8003c88 <StartDefaultTask+0x6a0>
		                  charcount = 19;
 8003c82:	4b45      	ldr	r3, [pc, #276]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c84:	2213      	movs	r2, #19
 8003c86:	601a      	str	r2, [r3, #0]
		                }
						dK = 50 * charcount;
 8003c88:	4b43      	ldr	r3, [pc, #268]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	2232      	movs	r2, #50	@ 0x32
 8003c8e:	fb02 f303 	mul.w	r3, r2, r3
 8003c92:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
	//				  Serial2.print("a");
	//				  Serial2.print(cursor);
	//				  Serial2.print(dN);
	//				  printFloat2(pfreq,3);
	//				  Serial2.println("");
					  float pfreq = dM + (dK * .001);
 8003c96:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8003c9a:	f7fc fc23 	bl	80004e4 <__aeabi_i2d>
 8003c9e:	4604      	mov	r4, r0
 8003ca0:	460d      	mov	r5, r1
 8003ca2:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8003ca6:	f7fc fc1d 	bl	80004e4 <__aeabi_i2d>
 8003caa:	a339      	add	r3, pc, #228	@ (adr r3, 8003d90 <StartDefaultTask+0x7a8>)
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	f7fc fc82 	bl	80005b8 <__aeabi_dmul>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	4620      	mov	r0, r4
 8003cba:	4629      	mov	r1, r5
 8003cbc:	f7fc fac6 	bl	800024c <__adddf3>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4610      	mov	r0, r2
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	f7fc ff4e 	bl	8000b68 <__aeabi_d2f>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
					  sprintf(toPrint, "%c%d%s%0.3f",'a',cursor,dN,pfreq);
 8003cd2:	4b32      	ldr	r3, [pc, #200]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003cd4:	681c      	ldr	r4, [r3, #0]
 8003cd6:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8003cda:	f7fc fc15 	bl	8000508 <__aeabi_f2d>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003ce6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003cee:	9300      	str	r3, [sp, #0]
 8003cf0:	4623      	mov	r3, r4
 8003cf2:	2261      	movs	r2, #97	@ 0x61
 8003cf4:	492a      	ldr	r1, [pc, #168]	@ (8003da0 <StartDefaultTask+0x7b8>)
 8003cf6:	f007 fc23 	bl	800b540 <siprintf>
					  LCDPrint(toPrint);
 8003cfa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff f87a 	bl	8002df8 <LCDPrint>
					  last_cc = charcount;
 8003d04:	4b24      	ldr	r3, [pc, #144]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <StartDefaultTask+0x7bc>)
 8003d0a:	6013      	str	r3, [r2, #0]
 8003d0c:	e097      	b.n	8003e3e <StartDefaultTask+0x856>
					} ///////// case 1
					else if (last_cursor != cursor) { // change the value of charcount based on where we are
 8003d0e:	4b26      	ldr	r3, [pc, #152]	@ (8003da8 <StartDefaultTask+0x7c0>)
 8003d10:	681a      	ldr	r2, [r3, #0]
 8003d12:	4b22      	ldr	r3, [pc, #136]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	f000 8091 	beq.w	8003e3e <StartDefaultTask+0x856>
					  if (cursor < 7) { // moved to a char
 8003d1c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b06      	cmp	r3, #6
 8003d22:	dc2b      	bgt.n	8003d7c <StartDefaultTask+0x794>
						if (dN[cursor] == ' ') {
 8003d24:	4b1d      	ldr	r3, [pc, #116]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003d2c:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003d30:	5cd3      	ldrb	r3, [r2, r3]
 8003d32:	2b20      	cmp	r3, #32
 8003d34:	d103      	bne.n	8003d3e <StartDefaultTask+0x756>
						  charcount = 0;
 8003d36:	4b18      	ldr	r3, [pc, #96]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	601a      	str	r2, [r3, #0]
 8003d3c:	e040      	b.n	8003dc0 <StartDefaultTask+0x7d8>
						}
						else if (dN[cursor] < ':') {
 8003d3e:	4b17      	ldr	r3, [pc, #92]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003d46:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003d4a:	5cd3      	ldrb	r3, [r2, r3]
 8003d4c:	2b39      	cmp	r3, #57	@ 0x39
 8003d4e:	d80a      	bhi.n	8003d66 <StartDefaultTask+0x77e>
						  charcount = dN[cursor] - '/';
 8003d50:	4b12      	ldr	r3, [pc, #72]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003d58:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003d5c:	5cd3      	ldrb	r3, [r2, r3]
 8003d5e:	3b2f      	subs	r3, #47	@ 0x2f
 8003d60:	4a0d      	ldr	r2, [pc, #52]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	e02c      	b.n	8003dc0 <StartDefaultTask+0x7d8>
						}
						else {
						  charcount = dN[cursor] - '6';
 8003d66:	4b0d      	ldr	r3, [pc, #52]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003d6e:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8003d72:	5cd3      	ldrb	r3, [r2, r3]
 8003d74:	3b36      	subs	r3, #54	@ 0x36
 8003d76:	4a08      	ldr	r2, [pc, #32]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003d78:	6013      	str	r3, [r2, #0]
 8003d7a:	e021      	b.n	8003dc0 <StartDefaultTask+0x7d8>
						}
					  }
					  else if (cursor == 7) {
 8003d7c:	4b07      	ldr	r3, [pc, #28]	@ (8003d9c <StartDefaultTask+0x7b4>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b07      	cmp	r3, #7
 8003d82:	d113      	bne.n	8003dac <StartDefaultTask+0x7c4>
						charcount = dM - 108;
 8003d84:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8003d88:	3b6c      	subs	r3, #108	@ 0x6c
 8003d8a:	4a03      	ldr	r2, [pc, #12]	@ (8003d98 <StartDefaultTask+0x7b0>)
 8003d8c:	6013      	str	r3, [r2, #0]
 8003d8e:	e017      	b.n	8003dc0 <StartDefaultTask+0x7d8>
 8003d90:	d2f1a9fc 	.word	0xd2f1a9fc
 8003d94:	3f50624d 	.word	0x3f50624d
 8003d98:	20000700 	.word	0x20000700
 8003d9c:	200006f8 	.word	0x200006f8
 8003da0:	0800d978 	.word	0x0800d978
 8003da4:	20000728 	.word	0x20000728
 8003da8:	2000072c 	.word	0x2000072c
					  }
					  else {
						charcount = dK / 50;
 8003dac:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003db0:	4abf      	ldr	r2, [pc, #764]	@ (80040b0 <StartDefaultTask+0xac8>)
 8003db2:	fb82 1203 	smull	r1, r2, r2, r3
 8003db6:	1112      	asrs	r2, r2, #4
 8003db8:	17db      	asrs	r3, r3, #31
 8003dba:	1ad3      	subs	r3, r2, r3
 8003dbc:	4abd      	ldr	r2, [pc, #756]	@ (80040b4 <StartDefaultTask+0xacc>)
 8003dbe:	6013      	str	r3, [r2, #0]
	//				  Serial2.print("a");
	//				  Serial2.print(cursor);
	//				  Serial2.print(dN);
	//				  printFloat2(pfreq,3);
	//				  Serial2.println("");
					  float pfreq = dM + (dK * .001);
 8003dc0:	f8d7 0154 	ldr.w	r0, [r7, #340]	@ 0x154
 8003dc4:	f7fc fb8e 	bl	80004e4 <__aeabi_i2d>
 8003dc8:	4604      	mov	r4, r0
 8003dca:	460d      	mov	r5, r1
 8003dcc:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8003dd0:	f7fc fb88 	bl	80004e4 <__aeabi_i2d>
 8003dd4:	a3b2      	add	r3, pc, #712	@ (adr r3, 80040a0 <StartDefaultTask+0xab8>)
 8003dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dda:	f7fc fbed 	bl	80005b8 <__aeabi_dmul>
 8003dde:	4602      	mov	r2, r0
 8003de0:	460b      	mov	r3, r1
 8003de2:	4620      	mov	r0, r4
 8003de4:	4629      	mov	r1, r5
 8003de6:	f7fc fa31 	bl	800024c <__adddf3>
 8003dea:	4602      	mov	r2, r0
 8003dec:	460b      	mov	r3, r1
 8003dee:	4610      	mov	r0, r2
 8003df0:	4619      	mov	r1, r3
 8003df2:	f7fc feb9 	bl	8000b68 <__aeabi_d2f>
 8003df6:	4603      	mov	r3, r0
 8003df8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
					  sprintf(toPrint, "%c%d%s%0.3f",'a',cursor,dN,pfreq);
 8003dfc:	4bae      	ldr	r3, [pc, #696]	@ (80040b8 <StartDefaultTask+0xad0>)
 8003dfe:	681c      	ldr	r4, [r3, #0]
 8003e00:	f8d7 00b8 	ldr.w	r0, [r7, #184]	@ 0xb8
 8003e04:	f7fc fb80 	bl	8000508 <__aeabi_f2d>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	460b      	mov	r3, r1
 8003e0c:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003e10:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e14:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003e18:	9300      	str	r3, [sp, #0]
 8003e1a:	4623      	mov	r3, r4
 8003e1c:	2261      	movs	r2, #97	@ 0x61
 8003e1e:	49a7      	ldr	r1, [pc, #668]	@ (80040bc <StartDefaultTask+0xad4>)
 8003e20:	f007 fb8e 	bl	800b540 <siprintf>
					  LCDPrint(toPrint);
 8003e24:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003e28:	4618      	mov	r0, r3
 8003e2a:	f7fe ffe5 	bl	8002df8 <LCDPrint>
					  last_cc = charcount;
 8003e2e:	4ba1      	ldr	r3, [pc, #644]	@ (80040b4 <StartDefaultTask+0xacc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	4aa3      	ldr	r2, [pc, #652]	@ (80040c0 <StartDefaultTask+0xad8>)
 8003e34:	6013      	str	r3, [r2, #0]
					  last_cursor = cursor;
 8003e36:	4ba0      	ldr	r3, [pc, #640]	@ (80040b8 <StartDefaultTask+0xad0>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4aa2      	ldr	r2, [pc, #648]	@ (80040c4 <StartDefaultTask+0xadc>)
 8003e3c:	6013      	str	r3, [r2, #0]
				  while(HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 1) { // Leave on press TODO might need to swap highs and lows
 8003e3e:	2101      	movs	r1, #1
 8003e40:	48a1      	ldr	r0, [pc, #644]	@ (80040c8 <StartDefaultTask+0xae0>)
 8003e42:	f003 f9d1 	bl	80071e8 <HAL_GPIO_ReadPin>
 8003e46:	4603      	mov	r3, r0
 8003e48:	2b01      	cmp	r3, #1
 8003e4a:	f43f aecb 	beq.w	8003be4 <StartDefaultTask+0x5fc>
					} ///////// case 2
				  }
				  //Some functionality to add dN,dM,and dK to the eeprom
				  toAdd(dN,dM,dK);
 8003e4e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8003e52:	f8d7 2150 	ldr.w	r2, [r7, #336]	@ 0x150
 8003e56:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fd fdde 	bl	8001a1c <toAdd>
				  HAL_Delay(500);
 8003e60:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003e64:	f002 fde6 	bl	8006a34 <HAL_Delay>
				  add = false;
 8003e68:	4b98      	ldr	r3, [pc, #608]	@ (80040cc <StartDefaultTask+0xae4>)
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	701a      	strb	r2, [r3, #0]
				  pause = false;
 8003e6e:	4b98      	ldr	r3, [pc, #608]	@ (80040d0 <StartDefaultTask+0xae8>)
 8003e70:	2200      	movs	r2, #0
 8003e72:	701a      	strb	r2, [r3, #0]
				  toDisplay();
 8003e74:	f7fd fd90 	bl	8001998 <toDisplay>

				  char str[8];
				  if (dispCount == count) {
 8003e78:	4b96      	ldr	r3, [pc, #600]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	4b96      	ldr	r3, [pc, #600]	@ (80040d8 <StartDefaultTask+0xaf0>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d106      	bne.n	8003e92 <StartDefaultTask+0x8aa>
					str[0] = ':'; //EMPTY
 8003e84:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e88:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003e8c:	223a      	movs	r2, #58	@ 0x3a
 8003e8e:	701a      	strb	r2, [r3, #0]
 8003e90:	e02b      	b.n	8003eea <StartDefaultTask+0x902>
				  }
				  else {
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8003e92:	2300      	movs	r3, #0
 8003e94:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003e98:	e01d      	b.n	8003ed6 <StartDefaultTask+0x8ee>
	//				  str[i] = EEPROM.read(eepDisplay[dispCount] + i);
					  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 8003e9a:	4b8e      	ldr	r3, [pc, #568]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a8f      	ldr	r2, [pc, #572]	@ (80040dc <StartDefaultTask+0xaf4>)
 8003ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eaa:	9300      	str	r3, [sp, #0]
 8003eac:	2301      	movs	r3, #1
 8003eae:	4a8c      	ldr	r2, [pc, #560]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003eb0:	488c      	ldr	r0, [pc, #560]	@ (80040e4 <StartDefaultTask+0xafc>)
 8003eb2:	f002 f985 	bl	80061c0 <SPIF_ReadSector>
					  str[i] = read[0];
 8003eb6:	4b8a      	ldr	r3, [pc, #552]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003eb8:	7819      	ldrb	r1, [r3, #0]
 8003eba:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ebe:	f5a3 7288 	sub.w	r2, r3, #272	@ 0x110
 8003ec2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ec6:	4413      	add	r3, r2
 8003ec8:	460a      	mov	r2, r1
 8003eca:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8003ecc:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003ed0:	3301      	adds	r3, #1
 8003ed2:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003ed6:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 8003eda:	2b06      	cmp	r3, #6
 8003edc:	dddd      	ble.n	8003e9a <StartDefaultTask+0x8b2>
					}
					str[7] = 0;
 8003ede:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ee2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	71da      	strb	r2, [r3, #7]
				  }
	//			  float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8003eea:	4b7a      	ldr	r3, [pc, #488]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4a7b      	ldr	r2, [pc, #492]	@ (80040dc <StartDefaultTask+0xaf4>)
 8003ef0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef4:	4619      	mov	r1, r3
 8003ef6:	2307      	movs	r3, #7
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	2301      	movs	r3, #1
 8003efc:	4a78      	ldr	r2, [pc, #480]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003efe:	4879      	ldr	r0, [pc, #484]	@ (80040e4 <StartDefaultTask+0xafc>)
 8003f00:	f002 f95e 	bl	80061c0 <SPIF_ReadSector>
			      int val1 = read[0];
 8003f04:	4b76      	ldr	r3, [pc, #472]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			      SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8003f0c:	4b71      	ldr	r3, [pc, #452]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a72      	ldr	r2, [pc, #456]	@ (80040dc <StartDefaultTask+0xaf4>)
 8003f12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f16:	4619      	mov	r1, r3
 8003f18:	2308      	movs	r3, #8
 8003f1a:	9300      	str	r3, [sp, #0]
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	4a70      	ldr	r2, [pc, #448]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003f20:	4870      	ldr	r0, [pc, #448]	@ (80040e4 <StartDefaultTask+0xafc>)
 8003f22:	f002 f94d 	bl	80061c0 <SPIF_ReadSector>
				  int val2 = read[0];
 8003f26:	4b6e      	ldr	r3, [pc, #440]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
				  float store = val1 + (.025 * val2);
 8003f2e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	@ 0xc4
 8003f32:	f7fc fad7 	bl	80004e4 <__aeabi_i2d>
 8003f36:	4604      	mov	r4, r0
 8003f38:	460d      	mov	r5, r1
 8003f3a:	f8d7 00c0 	ldr.w	r0, [r7, #192]	@ 0xc0
 8003f3e:	f7fc fad1 	bl	80004e4 <__aeabi_i2d>
 8003f42:	a359      	add	r3, pc, #356	@ (adr r3, 80040a8 <StartDefaultTask+0xac0>)
 8003f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f48:	f7fc fb36 	bl	80005b8 <__aeabi_dmul>
 8003f4c:	4602      	mov	r2, r0
 8003f4e:	460b      	mov	r3, r1
 8003f50:	4620      	mov	r0, r4
 8003f52:	4629      	mov	r1, r5
 8003f54:	f7fc f97a 	bl	800024c <__adddf3>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	4610      	mov	r0, r2
 8003f5e:	4619      	mov	r1, r3
 8003f60:	f7fc fe02 	bl	8000b68 <__aeabi_d2f>
 8003f64:	4603      	mov	r3, r0
 8003f66:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
	//			  Serial2.print("e");
	//			  Serial2.print(str);
	//			  Serial.print(str);
	//			  printFloat2(store,3);
	//			  Serial2.println("");
				  sprintf(toPrint, "%c%s%0.3f",'e',str,store);
 8003f6a:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8003f6e:	f7fc facb 	bl	8000508 <__aeabi_f2d>
 8003f72:	4602      	mov	r2, r0
 8003f74:	460b      	mov	r3, r1
 8003f76:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8003f7a:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003f7e:	e9cd 2300 	strd	r2, r3, [sp]
 8003f82:	460b      	mov	r3, r1
 8003f84:	2265      	movs	r2, #101	@ 0x65
 8003f86:	4958      	ldr	r1, [pc, #352]	@ (80040e8 <StartDefaultTask+0xb00>)
 8003f88:	f007 fada 	bl	800b540 <siprintf>
				  LCDPrint(toPrint);
 8003f8c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7fe ff31 	bl	8002df8 <LCDPrint>
				if (dispCount == count && count != 16) { // EMPTY add new one
 8003f96:	f000 bcdd 	b.w	8004954 <StartDefaultTask+0x136c>
				}
				else { // regular edit 2
				  add = true;
 8003f9a:	4b4c      	ldr	r3, [pc, #304]	@ (80040cc <StartDefaultTask+0xae4>)
 8003f9c:	2201      	movs	r2, #1
 8003f9e:	701a      	strb	r2, [r3, #0]
	//			  int dM = EEPROM.read(eepDisplay[dispCount] + 7);
	//			  int dK = EEPROM.read(eepDisplay[dispCount] + 8) * 25;
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8003fa0:	4b4c      	ldr	r3, [pc, #304]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a4d      	ldr	r2, [pc, #308]	@ (80040dc <StartDefaultTask+0xaf4>)
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	4619      	mov	r1, r3
 8003fac:	2307      	movs	r3, #7
 8003fae:	9300      	str	r3, [sp, #0]
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	4a4b      	ldr	r2, [pc, #300]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003fb4:	484b      	ldr	r0, [pc, #300]	@ (80040e4 <StartDefaultTask+0xafc>)
 8003fb6:	f002 f903 	bl	80061c0 <SPIF_ReadSector>
				  int dM = read[0];
 8003fba:	4b49      	ldr	r3, [pc, #292]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8003fc2:	4b44      	ldr	r3, [pc, #272]	@ (80040d4 <StartDefaultTask+0xaec>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4a45      	ldr	r2, [pc, #276]	@ (80040dc <StartDefaultTask+0xaf4>)
 8003fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	2308      	movs	r3, #8
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	4a42      	ldr	r2, [pc, #264]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003fd6:	4843      	ldr	r0, [pc, #268]	@ (80040e4 <StartDefaultTask+0xafc>)
 8003fd8:	f002 f8f2 	bl	80061c0 <SPIF_ReadSector>
				  int dK = read[0] * 25;
 8003fdc:	4b40      	ldr	r3, [pc, #256]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8003fde:	781b      	ldrb	r3, [r3, #0]
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	4613      	mov	r3, r2
 8003fe4:	009b      	lsls	r3, r3, #2
 8003fe6:	4413      	add	r3, r2
 8003fe8:	009a      	lsls	r2, r3, #2
 8003fea:	4413      	add	r3, r2
 8003fec:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
				  char dN[8] = {' ' ,' ' ,' ' ,' ' ,' ' ,' ' ,' ' ,0};
 8003ff0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ff4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003ff8:	4a3c      	ldr	r2, [pc, #240]	@ (80040ec <StartDefaultTask+0xb04>)
 8003ffa:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ffe:	e883 0003 	stmia.w	r3, {r0, r1}
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004002:	2300      	movs	r3, #0
 8004004:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004008:	e01d      	b.n	8004046 <StartDefaultTask+0xa5e>
	//				dN[i] = EEPROM.read(eepDisplay[dispCount] + i);
					SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 800400a:	4b32      	ldr	r3, [pc, #200]	@ (80040d4 <StartDefaultTask+0xaec>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a33      	ldr	r2, [pc, #204]	@ (80040dc <StartDefaultTask+0xaf4>)
 8004010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004014:	4619      	mov	r1, r3
 8004016:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800401a:	9300      	str	r3, [sp, #0]
 800401c:	2301      	movs	r3, #1
 800401e:	4a30      	ldr	r2, [pc, #192]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8004020:	4830      	ldr	r0, [pc, #192]	@ (80040e4 <StartDefaultTask+0xafc>)
 8004022:	f002 f8cd 	bl	80061c0 <SPIF_ReadSector>
					dN[i] = read[0];
 8004026:	4b2e      	ldr	r3, [pc, #184]	@ (80040e0 <StartDefaultTask+0xaf8>)
 8004028:	7819      	ldrb	r1, [r3, #0]
 800402a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800402e:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 8004032:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004036:	4413      	add	r3, r2
 8004038:	460a      	mov	r2, r1
 800403a:	701a      	strb	r2, [r3, #0]
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 800403c:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8004040:	3301      	adds	r3, #1
 8004042:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004046:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800404a:	2b06      	cmp	r3, #6
 800404c:	dddd      	ble.n	800400a <StartDefaultTask+0xa22>
				  }
				  HAL_Delay(100);
 800404e:	2064      	movs	r0, #100	@ 0x64
 8004050:	f002 fcf0 	bl	8006a34 <HAL_Delay>

				  if (cursor < 7) { // moved to a char
 8004054:	4b18      	ldr	r3, [pc, #96]	@ (80040b8 <StartDefaultTask+0xad0>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	2b06      	cmp	r3, #6
 800405a:	dc54      	bgt.n	8004106 <StartDefaultTask+0xb1e>
					if (dN[cursor] == ' ') {
 800405c:	4b16      	ldr	r3, [pc, #88]	@ (80040b8 <StartDefaultTask+0xad0>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004064:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004068:	5cd3      	ldrb	r3, [r2, r3]
 800406a:	2b20      	cmp	r3, #32
 800406c:	d103      	bne.n	8004076 <StartDefaultTask+0xa8e>
					  charcount = 0;
 800406e:	4b11      	ldr	r3, [pc, #68]	@ (80040b4 <StartDefaultTask+0xacc>)
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	e05b      	b.n	800412e <StartDefaultTask+0xb46>
					}
					else if (dN[cursor] < ':') {
 8004076:	4b10      	ldr	r3, [pc, #64]	@ (80040b8 <StartDefaultTask+0xad0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800407e:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004082:	5cd3      	ldrb	r3, [r2, r3]
 8004084:	2b39      	cmp	r3, #57	@ 0x39
 8004086:	d833      	bhi.n	80040f0 <StartDefaultTask+0xb08>
					  charcount = dN[cursor] - '/';
 8004088:	4b0b      	ldr	r3, [pc, #44]	@ (80040b8 <StartDefaultTask+0xad0>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004090:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004094:	5cd3      	ldrb	r3, [r2, r3]
 8004096:	3b2f      	subs	r3, #47	@ 0x2f
 8004098:	4a06      	ldr	r2, [pc, #24]	@ (80040b4 <StartDefaultTask+0xacc>)
 800409a:	6013      	str	r3, [r2, #0]
 800409c:	e047      	b.n	800412e <StartDefaultTask+0xb46>
 800409e:	bf00      	nop
 80040a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80040a4:	3f50624d 	.word	0x3f50624d
 80040a8:	9999999a 	.word	0x9999999a
 80040ac:	3f999999 	.word	0x3f999999
 80040b0:	51eb851f 	.word	0x51eb851f
 80040b4:	20000700 	.word	0x20000700
 80040b8:	200006f8 	.word	0x200006f8
 80040bc:	0800d978 	.word	0x0800d978
 80040c0:	20000728 	.word	0x20000728
 80040c4:	2000072c 	.word	0x2000072c
 80040c8:	40011000 	.word	0x40011000
 80040cc:	200006f5 	.word	0x200006f5
 80040d0:	2000000c 	.word	0x2000000c
 80040d4:	200006ec 	.word	0x200006ec
 80040d8:	200006f0 	.word	0x200006f0
 80040dc:	200006ac 	.word	0x200006ac
 80040e0:	2000070c 	.word	0x2000070c
 80040e4:	20000678 	.word	0x20000678
 80040e8:	0800d96c 	.word	0x0800d96c
 80040ec:	0800d9b4 	.word	0x0800d9b4
					}
					else {
					  charcount = dN[cursor] - '6';
 80040f0:	4ba1      	ldr	r3, [pc, #644]	@ (8004378 <StartDefaultTask+0xd90>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80040f8:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80040fc:	5cd3      	ldrb	r3, [r2, r3]
 80040fe:	3b36      	subs	r3, #54	@ 0x36
 8004100:	4a9e      	ldr	r2, [pc, #632]	@ (800437c <StartDefaultTask+0xd94>)
 8004102:	6013      	str	r3, [r2, #0]
 8004104:	e013      	b.n	800412e <StartDefaultTask+0xb46>
					}
				  }
				  else if (cursor == 7) {
 8004106:	4b9c      	ldr	r3, [pc, #624]	@ (8004378 <StartDefaultTask+0xd90>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2b07      	cmp	r3, #7
 800410c:	d105      	bne.n	800411a <StartDefaultTask+0xb32>
					charcount = dM - 108;
 800410e:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004112:	3b6c      	subs	r3, #108	@ 0x6c
 8004114:	4a99      	ldr	r2, [pc, #612]	@ (800437c <StartDefaultTask+0xd94>)
 8004116:	6013      	str	r3, [r2, #0]
 8004118:	e009      	b.n	800412e <StartDefaultTask+0xb46>
				  }
				  else {
					charcount = dK / 50;
 800411a:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800411e:	4a98      	ldr	r2, [pc, #608]	@ (8004380 <StartDefaultTask+0xd98>)
 8004120:	fb82 1203 	smull	r1, r2, r2, r3
 8004124:	1112      	asrs	r2, r2, #4
 8004126:	17db      	asrs	r3, r3, #31
 8004128:	1ad3      	subs	r3, r2, r3
 800412a:	4a94      	ldr	r2, [pc, #592]	@ (800437c <StartDefaultTask+0xd94>)
 800412c:	6013      	str	r3, [r2, #0]
				  }

				  if (cursor < 7) { //
 800412e:	4b92      	ldr	r3, [pc, #584]	@ (8004378 <StartDefaultTask+0xd90>)
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	2b06      	cmp	r3, #6
 8004134:	dc2e      	bgt.n	8004194 <StartDefaultTask+0xbac>
					if (charcount == 0) {
 8004136:	4b91      	ldr	r3, [pc, #580]	@ (800437c <StartDefaultTask+0xd94>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d10c      	bne.n	8004158 <StartDefaultTask+0xb70>
					  dN[cursor] = (char)(charcount+32);
 800413e:	4b8f      	ldr	r3, [pc, #572]	@ (800437c <StartDefaultTask+0xd94>)
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	b2da      	uxtb	r2, r3
 8004144:	4b8c      	ldr	r3, [pc, #560]	@ (8004378 <StartDefaultTask+0xd90>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3220      	adds	r2, #32
 800414a:	b2d1      	uxtb	r1, r2
 800414c:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004150:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004154:	54d1      	strb	r1, [r2, r3]
 8004156:	e03c      	b.n	80041d2 <StartDefaultTask+0xbea>
					}
					else if (charcount < 11) {
 8004158:	4b88      	ldr	r3, [pc, #544]	@ (800437c <StartDefaultTask+0xd94>)
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2b0a      	cmp	r3, #10
 800415e:	dc0c      	bgt.n	800417a <StartDefaultTask+0xb92>
					  dN[cursor] = (char)(charcount+47);
 8004160:	4b86      	ldr	r3, [pc, #536]	@ (800437c <StartDefaultTask+0xd94>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	b2da      	uxtb	r2, r3
 8004166:	4b84      	ldr	r3, [pc, #528]	@ (8004378 <StartDefaultTask+0xd90>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	322f      	adds	r2, #47	@ 0x2f
 800416c:	b2d1      	uxtb	r1, r2
 800416e:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004172:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004176:	54d1      	strb	r1, [r2, r3]
 8004178:	e02b      	b.n	80041d2 <StartDefaultTask+0xbea>
					}
					else {
					  dN[cursor] = (char)(charcount+54);
 800417a:	4b80      	ldr	r3, [pc, #512]	@ (800437c <StartDefaultTask+0xd94>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	b2da      	uxtb	r2, r3
 8004180:	4b7d      	ldr	r3, [pc, #500]	@ (8004378 <StartDefaultTask+0xd90>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	3236      	adds	r2, #54	@ 0x36
 8004186:	b2d1      	uxtb	r1, r2
 8004188:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 800418c:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004190:	54d1      	strb	r1, [r2, r3]
 8004192:	e01e      	b.n	80041d2 <StartDefaultTask+0xbea>
					}
				  }
				  else if (cursor == 7) { //mhz
 8004194:	4b78      	ldr	r3, [pc, #480]	@ (8004378 <StartDefaultTask+0xd90>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	2b07      	cmp	r3, #7
 800419a:	d10c      	bne.n	80041b6 <StartDefaultTask+0xbce>
					if (charcount > 9) {
 800419c:	4b77      	ldr	r3, [pc, #476]	@ (800437c <StartDefaultTask+0xd94>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2b09      	cmp	r3, #9
 80041a2:	dd02      	ble.n	80041aa <StartDefaultTask+0xbc2>
					  charcount = 9;
 80041a4:	4b75      	ldr	r3, [pc, #468]	@ (800437c <StartDefaultTask+0xd94>)
 80041a6:	2209      	movs	r2, #9
 80041a8:	601a      	str	r2, [r3, #0]
					}
					dM = 108 + charcount;
 80041aa:	4b74      	ldr	r3, [pc, #464]	@ (800437c <StartDefaultTask+0xd94>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	336c      	adds	r3, #108	@ 0x6c
 80041b0:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80041b4:	e00d      	b.n	80041d2 <StartDefaultTask+0xbea>
				  }
				  else {
	                if (charcount > 19) {
 80041b6:	4b71      	ldr	r3, [pc, #452]	@ (800437c <StartDefaultTask+0xd94>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	2b13      	cmp	r3, #19
 80041bc:	dd02      	ble.n	80041c4 <StartDefaultTask+0xbdc>
	                  charcount = 19;
 80041be:	4b6f      	ldr	r3, [pc, #444]	@ (800437c <StartDefaultTask+0xd94>)
 80041c0:	2213      	movs	r2, #19
 80041c2:	601a      	str	r2, [r3, #0]
	                }
					dK = 50 * charcount;
 80041c4:	4b6d      	ldr	r3, [pc, #436]	@ (800437c <StartDefaultTask+0xd94>)
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2232      	movs	r2, #50	@ 0x32
 80041ca:	fb02 f303 	mul.w	r3, r2, r3
 80041ce:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	//			  Serial2.print("a");
	//			  Serial2.print(cursor);
	//			  Serial2.print(dN);
	//			  printFloat2(pfreq,3);
	//			  Serial2.println("");
				  float pfreq = dM + (dK * .001);
 80041d2:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 80041d6:	f7fc f985 	bl	80004e4 <__aeabi_i2d>
 80041da:	4604      	mov	r4, r0
 80041dc:	460d      	mov	r5, r1
 80041de:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 80041e2:	f7fc f97f 	bl	80004e4 <__aeabi_i2d>
 80041e6:	a362      	add	r3, pc, #392	@ (adr r3, 8004370 <StartDefaultTask+0xd88>)
 80041e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ec:	f7fc f9e4 	bl	80005b8 <__aeabi_dmul>
 80041f0:	4602      	mov	r2, r0
 80041f2:	460b      	mov	r3, r1
 80041f4:	4620      	mov	r0, r4
 80041f6:	4629      	mov	r1, r5
 80041f8:	f7fc f828 	bl	800024c <__adddf3>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4610      	mov	r0, r2
 8004202:	4619      	mov	r1, r3
 8004204:	f7fc fcb0 	bl	8000b68 <__aeabi_d2f>
 8004208:	4603      	mov	r3, r0
 800420a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
				  sprintf(toPrint, "%c%d%s%0.3f",'a',cursor,dN,pfreq);
 800420e:	4b5a      	ldr	r3, [pc, #360]	@ (8004378 <StartDefaultTask+0xd90>)
 8004210:	681c      	ldr	r4, [r3, #0]
 8004212:	f8d7 00b0 	ldr.w	r0, [r7, #176]	@ 0xb0
 8004216:	f7fc f977 	bl	8000508 <__aeabi_f2d>
 800421a:	4602      	mov	r2, r0
 800421c:	460b      	mov	r3, r1
 800421e:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004222:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004226:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800422a:	9300      	str	r3, [sp, #0]
 800422c:	4623      	mov	r3, r4
 800422e:	2261      	movs	r2, #97	@ 0x61
 8004230:	4954      	ldr	r1, [pc, #336]	@ (8004384 <StartDefaultTask+0xd9c>)
 8004232:	f007 f985 	bl	800b540 <siprintf>
				  LCDPrint(toPrint);
 8004236:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800423a:	4618      	mov	r0, r3
 800423c:	f7fe fddc 	bl	8002df8 <LCDPrint>

				  while(HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 1) { // Leave on press
 8004240:	e12e      	b.n	80044a0 <StartDefaultTask+0xeb8>
					static int last_cursor = 0;
					static int last_cc = 0;
					if (last_cc != charcount) { // change the actual values of dN dM and dK, incrementing values WORKS
 8004242:	4b51      	ldr	r3, [pc, #324]	@ (8004388 <StartDefaultTask+0xda0>)
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	4b4d      	ldr	r3, [pc, #308]	@ (800437c <StartDefaultTask+0xd94>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	429a      	cmp	r2, r3
 800424c:	f000 809e 	beq.w	800438c <StartDefaultTask+0xda4>
					  if (cursor < 7) { //
 8004250:	4b49      	ldr	r3, [pc, #292]	@ (8004378 <StartDefaultTask+0xd90>)
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	2b06      	cmp	r3, #6
 8004256:	dc2e      	bgt.n	80042b6 <StartDefaultTask+0xcce>
						if (charcount == 0) {
 8004258:	4b48      	ldr	r3, [pc, #288]	@ (800437c <StartDefaultTask+0xd94>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	2b00      	cmp	r3, #0
 800425e:	d10c      	bne.n	800427a <StartDefaultTask+0xc92>
						  dN[cursor] = (char)(charcount+32);
 8004260:	4b46      	ldr	r3, [pc, #280]	@ (800437c <StartDefaultTask+0xd94>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	b2da      	uxtb	r2, r3
 8004266:	4b44      	ldr	r3, [pc, #272]	@ (8004378 <StartDefaultTask+0xd90>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	3220      	adds	r2, #32
 800426c:	b2d1      	uxtb	r1, r2
 800426e:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004272:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004276:	54d1      	strb	r1, [r2, r3]
 8004278:	e03c      	b.n	80042f4 <StartDefaultTask+0xd0c>
						}
						else if (charcount < 11) {
 800427a:	4b40      	ldr	r3, [pc, #256]	@ (800437c <StartDefaultTask+0xd94>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b0a      	cmp	r3, #10
 8004280:	dc0c      	bgt.n	800429c <StartDefaultTask+0xcb4>
						  dN[cursor] = (char)(charcount+47);
 8004282:	4b3e      	ldr	r3, [pc, #248]	@ (800437c <StartDefaultTask+0xd94>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	b2da      	uxtb	r2, r3
 8004288:	4b3b      	ldr	r3, [pc, #236]	@ (8004378 <StartDefaultTask+0xd90>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	322f      	adds	r2, #47	@ 0x2f
 800428e:	b2d1      	uxtb	r1, r2
 8004290:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8004294:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8004298:	54d1      	strb	r1, [r2, r3]
 800429a:	e02b      	b.n	80042f4 <StartDefaultTask+0xd0c>
						}
						else {
						  dN[cursor] = (char)(charcount+54);
 800429c:	4b37      	ldr	r3, [pc, #220]	@ (800437c <StartDefaultTask+0xd94>)
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	b2da      	uxtb	r2, r3
 80042a2:	4b35      	ldr	r3, [pc, #212]	@ (8004378 <StartDefaultTask+0xd90>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	3236      	adds	r2, #54	@ 0x36
 80042a8:	b2d1      	uxtb	r1, r2
 80042aa:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80042ae:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80042b2:	54d1      	strb	r1, [r2, r3]
 80042b4:	e01e      	b.n	80042f4 <StartDefaultTask+0xd0c>
						}
					  }
					  else if (cursor == 7) { //mhz
 80042b6:	4b30      	ldr	r3, [pc, #192]	@ (8004378 <StartDefaultTask+0xd90>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	2b07      	cmp	r3, #7
 80042bc:	d10c      	bne.n	80042d8 <StartDefaultTask+0xcf0>
						if (charcount > 9) {
 80042be:	4b2f      	ldr	r3, [pc, #188]	@ (800437c <StartDefaultTask+0xd94>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b09      	cmp	r3, #9
 80042c4:	dd02      	ble.n	80042cc <StartDefaultTask+0xce4>
						  charcount = 9;
 80042c6:	4b2d      	ldr	r3, [pc, #180]	@ (800437c <StartDefaultTask+0xd94>)
 80042c8:	2209      	movs	r2, #9
 80042ca:	601a      	str	r2, [r3, #0]
						}
						dM = 108 + charcount;
 80042cc:	4b2b      	ldr	r3, [pc, #172]	@ (800437c <StartDefaultTask+0xd94>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	336c      	adds	r3, #108	@ 0x6c
 80042d2:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 80042d6:	e00d      	b.n	80042f4 <StartDefaultTask+0xd0c>
					  }
					  else {
		                if (charcount > 19) {
 80042d8:	4b28      	ldr	r3, [pc, #160]	@ (800437c <StartDefaultTask+0xd94>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	2b13      	cmp	r3, #19
 80042de:	dd02      	ble.n	80042e6 <StartDefaultTask+0xcfe>
		                  charcount = 19;
 80042e0:	4b26      	ldr	r3, [pc, #152]	@ (800437c <StartDefaultTask+0xd94>)
 80042e2:	2213      	movs	r2, #19
 80042e4:	601a      	str	r2, [r3, #0]
		                }
						dK = 50 * charcount;
 80042e6:	4b25      	ldr	r3, [pc, #148]	@ (800437c <StartDefaultTask+0xd94>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2232      	movs	r2, #50	@ 0x32
 80042ec:	fb02 f303 	mul.w	r3, r2, r3
 80042f0:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	//				  Serial2.print("a");
	//				  Serial2.print(cursor);
	//				  Serial2.print(dN);
	//				  printFloat2(pfreq,3);
	//				  Serial2.println("");
					  float pfreq = dM + (dK * .001);
 80042f4:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 80042f8:	f7fc f8f4 	bl	80004e4 <__aeabi_i2d>
 80042fc:	4604      	mov	r4, r0
 80042fe:	460d      	mov	r5, r1
 8004300:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8004304:	f7fc f8ee 	bl	80004e4 <__aeabi_i2d>
 8004308:	a319      	add	r3, pc, #100	@ (adr r3, 8004370 <StartDefaultTask+0xd88>)
 800430a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800430e:	f7fc f953 	bl	80005b8 <__aeabi_dmul>
 8004312:	4602      	mov	r2, r0
 8004314:	460b      	mov	r3, r1
 8004316:	4620      	mov	r0, r4
 8004318:	4629      	mov	r1, r5
 800431a:	f7fb ff97 	bl	800024c <__adddf3>
 800431e:	4602      	mov	r2, r0
 8004320:	460b      	mov	r3, r1
 8004322:	4610      	mov	r0, r2
 8004324:	4619      	mov	r1, r3
 8004326:	f7fc fc1f 	bl	8000b68 <__aeabi_d2f>
 800432a:	4603      	mov	r3, r0
 800432c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
					  sprintf(toPrint,"%c%d%s%0.3f",'a',cursor,dN,pfreq);
 8004330:	4b11      	ldr	r3, [pc, #68]	@ (8004378 <StartDefaultTask+0xd90>)
 8004332:	681c      	ldr	r4, [r3, #0]
 8004334:	f8d7 009c 	ldr.w	r0, [r7, #156]	@ 0x9c
 8004338:	f7fc f8e6 	bl	8000508 <__aeabi_f2d>
 800433c:	4602      	mov	r2, r0
 800433e:	460b      	mov	r3, r1
 8004340:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004344:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004348:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800434c:	9300      	str	r3, [sp, #0]
 800434e:	4623      	mov	r3, r4
 8004350:	2261      	movs	r2, #97	@ 0x61
 8004352:	490c      	ldr	r1, [pc, #48]	@ (8004384 <StartDefaultTask+0xd9c>)
 8004354:	f007 f8f4 	bl	800b540 <siprintf>
					  LCDPrint(toPrint);
 8004358:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800435c:	4618      	mov	r0, r3
 800435e:	f7fe fd4b 	bl	8002df8 <LCDPrint>
					  last_cc = charcount;
 8004362:	4b06      	ldr	r3, [pc, #24]	@ (800437c <StartDefaultTask+0xd94>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a08      	ldr	r2, [pc, #32]	@ (8004388 <StartDefaultTask+0xda0>)
 8004368:	6013      	str	r3, [r2, #0]
 800436a:	e099      	b.n	80044a0 <StartDefaultTask+0xeb8>
 800436c:	f3af 8000 	nop.w
 8004370:	d2f1a9fc 	.word	0xd2f1a9fc
 8004374:	3f50624d 	.word	0x3f50624d
 8004378:	200006f8 	.word	0x200006f8
 800437c:	20000700 	.word	0x20000700
 8004380:	51eb851f 	.word	0x51eb851f
 8004384:	0800d978 	.word	0x0800d978
 8004388:	20000730 	.word	0x20000730
					} ///////// case 1
					else if (last_cursor != cursor) { // change the value of charcount based on where we are WORKS????
 800438c:	4b86      	ldr	r3, [pc, #536]	@ (80045a8 <StartDefaultTask+0xfc0>)
 800438e:	681a      	ldr	r2, [r3, #0]
 8004390:	4b86      	ldr	r3, [pc, #536]	@ (80045ac <StartDefaultTask+0xfc4>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	429a      	cmp	r2, r3
 8004396:	f000 8083 	beq.w	80044a0 <StartDefaultTask+0xeb8>
					  if (cursor < 7) { // moved to a char
 800439a:	4b84      	ldr	r3, [pc, #528]	@ (80045ac <StartDefaultTask+0xfc4>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	2b06      	cmp	r3, #6
 80043a0:	dc2b      	bgt.n	80043fa <StartDefaultTask+0xe12>
						if (dN[cursor] == ' ') {
 80043a2:	4b82      	ldr	r3, [pc, #520]	@ (80045ac <StartDefaultTask+0xfc4>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80043aa:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80043ae:	5cd3      	ldrb	r3, [r2, r3]
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d103      	bne.n	80043bc <StartDefaultTask+0xdd4>
						  charcount = 0;
 80043b4:	4b7e      	ldr	r3, [pc, #504]	@ (80045b0 <StartDefaultTask+0xfc8>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]
 80043ba:	e032      	b.n	8004422 <StartDefaultTask+0xe3a>
						}
						else if (dN[cursor] < ':') {
 80043bc:	4b7b      	ldr	r3, [pc, #492]	@ (80045ac <StartDefaultTask+0xfc4>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80043c4:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80043c8:	5cd3      	ldrb	r3, [r2, r3]
 80043ca:	2b39      	cmp	r3, #57	@ 0x39
 80043cc:	d80a      	bhi.n	80043e4 <StartDefaultTask+0xdfc>
						  charcount = dN[cursor] - '/';
 80043ce:	4b77      	ldr	r3, [pc, #476]	@ (80045ac <StartDefaultTask+0xfc4>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80043d6:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80043da:	5cd3      	ldrb	r3, [r2, r3]
 80043dc:	3b2f      	subs	r3, #47	@ 0x2f
 80043de:	4a74      	ldr	r2, [pc, #464]	@ (80045b0 <StartDefaultTask+0xfc8>)
 80043e0:	6013      	str	r3, [r2, #0]
 80043e2:	e01e      	b.n	8004422 <StartDefaultTask+0xe3a>
						}
						else {
						  charcount = dN[cursor] - '6';
 80043e4:	4b71      	ldr	r3, [pc, #452]	@ (80045ac <StartDefaultTask+0xfc4>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 80043ec:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 80043f0:	5cd3      	ldrb	r3, [r2, r3]
 80043f2:	3b36      	subs	r3, #54	@ 0x36
 80043f4:	4a6e      	ldr	r2, [pc, #440]	@ (80045b0 <StartDefaultTask+0xfc8>)
 80043f6:	6013      	str	r3, [r2, #0]
 80043f8:	e013      	b.n	8004422 <StartDefaultTask+0xe3a>
						}
					  }
					  else if (cursor == 7) {
 80043fa:	4b6c      	ldr	r3, [pc, #432]	@ (80045ac <StartDefaultTask+0xfc4>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	2b07      	cmp	r3, #7
 8004400:	d105      	bne.n	800440e <StartDefaultTask+0xe26>
						charcount = dM - 108;
 8004402:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004406:	3b6c      	subs	r3, #108	@ 0x6c
 8004408:	4a69      	ldr	r2, [pc, #420]	@ (80045b0 <StartDefaultTask+0xfc8>)
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	e009      	b.n	8004422 <StartDefaultTask+0xe3a>
					  }
					  else {
						charcount = dK / 50;
 800440e:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004412:	4a68      	ldr	r2, [pc, #416]	@ (80045b4 <StartDefaultTask+0xfcc>)
 8004414:	fb82 1203 	smull	r1, r2, r2, r3
 8004418:	1112      	asrs	r2, r2, #4
 800441a:	17db      	asrs	r3, r3, #31
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	4a64      	ldr	r2, [pc, #400]	@ (80045b0 <StartDefaultTask+0xfc8>)
 8004420:	6013      	str	r3, [r2, #0]
	//				  Serial2.print(cursor);
	//				  Serial2.print(dN);
	//				  printFloat2(pfreq,3);
	//				  Serial2.println("");

					  float pfreq = dM + (dK * .001);
 8004422:	f8d7 0148 	ldr.w	r0, [r7, #328]	@ 0x148
 8004426:	f7fc f85d 	bl	80004e4 <__aeabi_i2d>
 800442a:	4604      	mov	r4, r0
 800442c:	460d      	mov	r5, r1
 800442e:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8004432:	f7fc f857 	bl	80004e4 <__aeabi_i2d>
 8004436:	a35a      	add	r3, pc, #360	@ (adr r3, 80045a0 <StartDefaultTask+0xfb8>)
 8004438:	e9d3 2300 	ldrd	r2, r3, [r3]
 800443c:	f7fc f8bc 	bl	80005b8 <__aeabi_dmul>
 8004440:	4602      	mov	r2, r0
 8004442:	460b      	mov	r3, r1
 8004444:	4620      	mov	r0, r4
 8004446:	4629      	mov	r1, r5
 8004448:	f7fb ff00 	bl	800024c <__adddf3>
 800444c:	4602      	mov	r2, r0
 800444e:	460b      	mov	r3, r1
 8004450:	4610      	mov	r0, r2
 8004452:	4619      	mov	r1, r3
 8004454:	f7fc fb88 	bl	8000b68 <__aeabi_d2f>
 8004458:	4603      	mov	r3, r0
 800445a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
					  sprintf(toPrint,"%c%d%s%0.3f",'a',cursor,dN,pfreq);
 800445e:	4b53      	ldr	r3, [pc, #332]	@ (80045ac <StartDefaultTask+0xfc4>)
 8004460:	681c      	ldr	r4, [r3, #0]
 8004462:	f8d7 00a0 	ldr.w	r0, [r7, #160]	@ 0xa0
 8004466:	f7fc f84f 	bl	8000508 <__aeabi_f2d>
 800446a:	4602      	mov	r2, r0
 800446c:	460b      	mov	r3, r1
 800446e:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004472:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004476:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800447a:	9300      	str	r3, [sp, #0]
 800447c:	4623      	mov	r3, r4
 800447e:	2261      	movs	r2, #97	@ 0x61
 8004480:	494d      	ldr	r1, [pc, #308]	@ (80045b8 <StartDefaultTask+0xfd0>)
 8004482:	f007 f85d 	bl	800b540 <siprintf>
					  LCDPrint(toPrint);
 8004486:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800448a:	4618      	mov	r0, r3
 800448c:	f7fe fcb4 	bl	8002df8 <LCDPrint>
					  last_cc = charcount;
 8004490:	4b47      	ldr	r3, [pc, #284]	@ (80045b0 <StartDefaultTask+0xfc8>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a49      	ldr	r2, [pc, #292]	@ (80045bc <StartDefaultTask+0xfd4>)
 8004496:	6013      	str	r3, [r2, #0]
					  last_cursor = cursor;
 8004498:	4b44      	ldr	r3, [pc, #272]	@ (80045ac <StartDefaultTask+0xfc4>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	4a42      	ldr	r2, [pc, #264]	@ (80045a8 <StartDefaultTask+0xfc0>)
 800449e:	6013      	str	r3, [r2, #0]
				  while(HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 1) { // Leave on press
 80044a0:	2101      	movs	r1, #1
 80044a2:	4847      	ldr	r0, [pc, #284]	@ (80045c0 <StartDefaultTask+0xfd8>)
 80044a4:	f002 fea0 	bl	80071e8 <HAL_GPIO_ReadPin>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b01      	cmp	r3, #1
 80044ac:	f43f aec9 	beq.w	8004242 <StartDefaultTask+0xc5a>
					} ///////// case 2
				  }
				  //update the eeprom with new values
				  SPIF_EraseSector(&spif, eepDisplay[dispCount]);
 80044b0:	4b44      	ldr	r3, [pc, #272]	@ (80045c4 <StartDefaultTask+0xfdc>)
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	4a44      	ldr	r2, [pc, #272]	@ (80045c8 <StartDefaultTask+0xfe0>)
 80044b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044ba:	4619      	mov	r1, r3
 80044bc:	4843      	ldr	r0, [pc, #268]	@ (80045cc <StartDefaultTask+0xfe4>)
 80044be:	f001 fd92 	bl	8005fe6 <SPIF_EraseSector>
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 80044c2:	2300      	movs	r3, #0
 80044c4:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80044c8:	e01c      	b.n	8004504 <StartDefaultTask+0xf1c>
	//				EEPROM.update(eepDisplay[dispCount] + i, dN[i]);
					write[0] = dN[i];
 80044ca:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80044ce:	f5a3 728c 	sub.w	r2, r3, #280	@ 0x118
 80044d2:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80044d6:	4413      	add	r3, r2
 80044d8:	781a      	ldrb	r2, [r3, #0]
 80044da:	4b3d      	ldr	r3, [pc, #244]	@ (80045d0 <StartDefaultTask+0xfe8>)
 80044dc:	701a      	strb	r2, [r3, #0]
					SPIF_WriteSector(&spif, eepDisplay[dispCount], write, 1, i);
 80044de:	4b39      	ldr	r3, [pc, #228]	@ (80045c4 <StartDefaultTask+0xfdc>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4a39      	ldr	r2, [pc, #228]	@ (80045c8 <StartDefaultTask+0xfe0>)
 80044e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80044e8:	4619      	mov	r1, r3
 80044ea:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80044ee:	9300      	str	r3, [sp, #0]
 80044f0:	2301      	movs	r3, #1
 80044f2:	4a37      	ldr	r2, [pc, #220]	@ (80045d0 <StartDefaultTask+0xfe8>)
 80044f4:	4835      	ldr	r0, [pc, #212]	@ (80045cc <StartDefaultTask+0xfe4>)
 80044f6:	f001 fdf9 	bl	80060ec <SPIF_WriteSector>
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 80044fa:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80044fe:	3301      	adds	r3, #1
 8004500:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 8004504:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8004508:	2b06      	cmp	r3, #6
 800450a:	ddde      	ble.n	80044ca <StartDefaultTask+0xee2>
				  }
	//			  EEPROM.update(eepDisplay[dispCount] + 7, dM);
	//			  EEPROM.update(eepDisplay[dispCount] + 8, dK/25);
				  write[0] = dM;
 800450c:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8004510:	b2da      	uxtb	r2, r3
 8004512:	4b2f      	ldr	r3, [pc, #188]	@ (80045d0 <StartDefaultTask+0xfe8>)
 8004514:	701a      	strb	r2, [r3, #0]
				  SPIF_WriteSector(&spif, eepDisplay[dispCount], write, 1, 7);
 8004516:	4b2b      	ldr	r3, [pc, #172]	@ (80045c4 <StartDefaultTask+0xfdc>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a2b      	ldr	r2, [pc, #172]	@ (80045c8 <StartDefaultTask+0xfe0>)
 800451c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004520:	4619      	mov	r1, r3
 8004522:	2307      	movs	r3, #7
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	2301      	movs	r3, #1
 8004528:	4a29      	ldr	r2, [pc, #164]	@ (80045d0 <StartDefaultTask+0xfe8>)
 800452a:	4828      	ldr	r0, [pc, #160]	@ (80045cc <StartDefaultTask+0xfe4>)
 800452c:	f001 fdde 	bl	80060ec <SPIF_WriteSector>
				  write[0] = dK/25;
 8004530:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8004534:	4a1f      	ldr	r2, [pc, #124]	@ (80045b4 <StartDefaultTask+0xfcc>)
 8004536:	fb82 1203 	smull	r1, r2, r2, r3
 800453a:	10d2      	asrs	r2, r2, #3
 800453c:	17db      	asrs	r3, r3, #31
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	b2da      	uxtb	r2, r3
 8004542:	4b23      	ldr	r3, [pc, #140]	@ (80045d0 <StartDefaultTask+0xfe8>)
 8004544:	701a      	strb	r2, [r3, #0]
				  SPIF_WriteSector(&spif, eepDisplay[dispCount], write, 1, 8);
 8004546:	4b1f      	ldr	r3, [pc, #124]	@ (80045c4 <StartDefaultTask+0xfdc>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a1f      	ldr	r2, [pc, #124]	@ (80045c8 <StartDefaultTask+0xfe0>)
 800454c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004550:	4619      	mov	r1, r3
 8004552:	2308      	movs	r3, #8
 8004554:	9300      	str	r3, [sp, #0]
 8004556:	2301      	movs	r3, #1
 8004558:	4a1d      	ldr	r2, [pc, #116]	@ (80045d0 <StartDefaultTask+0xfe8>)
 800455a:	481c      	ldr	r0, [pc, #112]	@ (80045cc <StartDefaultTask+0xfe4>)
 800455c:	f001 fdc6 	bl	80060ec <SPIF_WriteSector>

				  HAL_Delay(500);
 8004560:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004564:	f002 fa66 	bl	8006a34 <HAL_Delay>
				  add = false;
 8004568:	4b1a      	ldr	r3, [pc, #104]	@ (80045d4 <StartDefaultTask+0xfec>)
 800456a:	2200      	movs	r2, #0
 800456c:	701a      	strb	r2, [r3, #0]
				  pause = false;
 800456e:	4b1a      	ldr	r3, [pc, #104]	@ (80045d8 <StartDefaultTask+0xff0>)
 8004570:	2200      	movs	r2, #0
 8004572:	701a      	strb	r2, [r3, #0]
				  toDisplay();
 8004574:	f7fd fa10 	bl	8001998 <toDisplay>

				  char str[8];
				  if (dispCount == count) {
 8004578:	4b12      	ldr	r3, [pc, #72]	@ (80045c4 <StartDefaultTask+0xfdc>)
 800457a:	681a      	ldr	r2, [r3, #0]
 800457c:	4b17      	ldr	r3, [pc, #92]	@ (80045dc <StartDefaultTask+0xff4>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d106      	bne.n	8004592 <StartDefaultTask+0xfaa>
					str[0] = ':'; //EMPTY
 8004584:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004588:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800458c:	223a      	movs	r2, #58	@ 0x3a
 800458e:	701a      	strb	r2, [r3, #0]
 8004590:	e04e      	b.n	8004630 <StartDefaultTask+0x1048>
				  }
				  else {
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004592:	2300      	movs	r3, #0
 8004594:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004598:	e040      	b.n	800461c <StartDefaultTask+0x1034>
 800459a:	bf00      	nop
 800459c:	f3af 8000 	nop.w
 80045a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80045a4:	3f50624d 	.word	0x3f50624d
 80045a8:	20000734 	.word	0x20000734
 80045ac:	200006f8 	.word	0x200006f8
 80045b0:	20000700 	.word	0x20000700
 80045b4:	51eb851f 	.word	0x51eb851f
 80045b8:	0800d978 	.word	0x0800d978
 80045bc:	20000730 	.word	0x20000730
 80045c0:	40011000 	.word	0x40011000
 80045c4:	200006ec 	.word	0x200006ec
 80045c8:	200006ac 	.word	0x200006ac
 80045cc:	20000678 	.word	0x20000678
 80045d0:	20000710 	.word	0x20000710
 80045d4:	200006f5 	.word	0x200006f5
 80045d8:	2000000c 	.word	0x2000000c
 80045dc:	200006f0 	.word	0x200006f0
	//				  str[i] = EEPROM.read(eepDisplay[dispCount] + i);
					  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 80045e0:	4b8f      	ldr	r3, [pc, #572]	@ (8004820 <StartDefaultTask+0x1238>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a8f      	ldr	r2, [pc, #572]	@ (8004824 <StartDefaultTask+0x123c>)
 80045e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ea:	4619      	mov	r1, r3
 80045ec:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	2301      	movs	r3, #1
 80045f4:	4a8c      	ldr	r2, [pc, #560]	@ (8004828 <StartDefaultTask+0x1240>)
 80045f6:	488d      	ldr	r0, [pc, #564]	@ (800482c <StartDefaultTask+0x1244>)
 80045f8:	f001 fde2 	bl	80061c0 <SPIF_ReadSector>
					  str[i] = read[0];
 80045fc:	4b8a      	ldr	r3, [pc, #552]	@ (8004828 <StartDefaultTask+0x1240>)
 80045fe:	7819      	ldrb	r1, [r3, #0]
 8004600:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004604:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 8004608:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800460c:	4413      	add	r3, r2
 800460e:	460a      	mov	r2, r1
 8004610:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004612:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004616:	3301      	adds	r3, #1
 8004618:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 800461c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004620:	2b06      	cmp	r3, #6
 8004622:	dddd      	ble.n	80045e0 <StartDefaultTask+0xff8>
					}
					str[7] = 0;
 8004624:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004628:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800462c:	2200      	movs	r2, #0
 800462e:	71da      	strb	r2, [r3, #7]
	//			  Serial.print(str);
	//			  printFloat2(store,3);
	//			  Serial2.println("");

	//			  float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8004630:	4b7b      	ldr	r3, [pc, #492]	@ (8004820 <StartDefaultTask+0x1238>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a7b      	ldr	r2, [pc, #492]	@ (8004824 <StartDefaultTask+0x123c>)
 8004636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800463a:	4619      	mov	r1, r3
 800463c:	2307      	movs	r3, #7
 800463e:	9300      	str	r3, [sp, #0]
 8004640:	2301      	movs	r3, #1
 8004642:	4a79      	ldr	r2, [pc, #484]	@ (8004828 <StartDefaultTask+0x1240>)
 8004644:	4879      	ldr	r0, [pc, #484]	@ (800482c <StartDefaultTask+0x1244>)
 8004646:	f001 fdbb 	bl	80061c0 <SPIF_ReadSector>
			      int val1 = read[0];
 800464a:	4b77      	ldr	r3, [pc, #476]	@ (8004828 <StartDefaultTask+0x1240>)
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			      SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8004652:	4b73      	ldr	r3, [pc, #460]	@ (8004820 <StartDefaultTask+0x1238>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	4a73      	ldr	r2, [pc, #460]	@ (8004824 <StartDefaultTask+0x123c>)
 8004658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800465c:	4619      	mov	r1, r3
 800465e:	2308      	movs	r3, #8
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	2301      	movs	r3, #1
 8004664:	4a70      	ldr	r2, [pc, #448]	@ (8004828 <StartDefaultTask+0x1240>)
 8004666:	4871      	ldr	r0, [pc, #452]	@ (800482c <StartDefaultTask+0x1244>)
 8004668:	f001 fdaa 	bl	80061c0 <SPIF_ReadSector>
				  int val2 = read[0];
 800466c:	4b6e      	ldr	r3, [pc, #440]	@ (8004828 <StartDefaultTask+0x1240>)
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
				  float store = val1 + (.025 * val2);
 8004674:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8004678:	f7fb ff34 	bl	80004e4 <__aeabi_i2d>
 800467c:	4604      	mov	r4, r0
 800467e:	460d      	mov	r5, r1
 8004680:	f8d7 00a8 	ldr.w	r0, [r7, #168]	@ 0xa8
 8004684:	f7fb ff2e 	bl	80004e4 <__aeabi_i2d>
 8004688:	a363      	add	r3, pc, #396	@ (adr r3, 8004818 <StartDefaultTask+0x1230>)
 800468a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800468e:	f7fb ff93 	bl	80005b8 <__aeabi_dmul>
 8004692:	4602      	mov	r2, r0
 8004694:	460b      	mov	r3, r1
 8004696:	4620      	mov	r0, r4
 8004698:	4629      	mov	r1, r5
 800469a:	f7fb fdd7 	bl	800024c <__adddf3>
 800469e:	4602      	mov	r2, r0
 80046a0:	460b      	mov	r3, r1
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	f7fc fa5f 	bl	8000b68 <__aeabi_d2f>
 80046aa:	4603      	mov	r3, r0
 80046ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

				  sprintf(toPrint, "%c%s%0.3f", 'e',str,store);
 80046b0:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 80046b4:	f7fb ff28 	bl	8000508 <__aeabi_f2d>
 80046b8:	4602      	mov	r2, r0
 80046ba:	460b      	mov	r3, r1
 80046bc:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 80046c0:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80046c4:	e9cd 2300 	strd	r2, r3, [sp]
 80046c8:	460b      	mov	r3, r1
 80046ca:	2265      	movs	r2, #101	@ 0x65
 80046cc:	4958      	ldr	r1, [pc, #352]	@ (8004830 <StartDefaultTask+0x1248>)
 80046ce:	f006 ff37 	bl	800b540 <siprintf>
				  LCDPrint(toPrint);
 80046d2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7fe fb8e 	bl	8002df8 <LCDPrint>
 80046dc:	e13a      	b.n	8004954 <StartDefaultTask+0x136c>
				}
			  }
			  else if (currentA) { //delete
 80046de:	f897 30db 	ldrb.w	r3, [r7, #219]	@ 0xdb
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	f000 8136 	beq.w	8004954 <StartDefaultTask+0x136c>
				if (dispCount != count) { // Not empty
 80046e8:	4b4d      	ldr	r3, [pc, #308]	@ (8004820 <StartDefaultTask+0x1238>)
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	4b51      	ldr	r3, [pc, #324]	@ (8004834 <StartDefaultTask+0x124c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	429a      	cmp	r2, r3
 80046f2:	d07f      	beq.n	80047f4 <StartDefaultTask+0x120c>
				  delc = 0;
 80046f4:	4b50      	ldr	r3, [pc, #320]	@ (8004838 <StartDefaultTask+0x1250>)
 80046f6:	2200      	movs	r2, #0
 80046f8:	601a      	str	r2, [r3, #0]
				  del = true;
 80046fa:	4b50      	ldr	r3, [pc, #320]	@ (800483c <StartDefaultTask+0x1254>)
 80046fc:	2201      	movs	r2, #1
 80046fe:	701a      	strb	r2, [r3, #0]
				  pause = true;
 8004700:	4b4f      	ldr	r3, [pc, #316]	@ (8004840 <StartDefaultTask+0x1258>)
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
				  char dN[8];
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004706:	2300      	movs	r3, #0
 8004708:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800470c:	e01d      	b.n	800474a <StartDefaultTask+0x1162>
	//				dN[i] = EEPROM.read(eepDisplay[dispCount] + i);
					SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 800470e:	4b44      	ldr	r3, [pc, #272]	@ (8004820 <StartDefaultTask+0x1238>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a44      	ldr	r2, [pc, #272]	@ (8004824 <StartDefaultTask+0x123c>)
 8004714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004718:	4619      	mov	r1, r3
 800471a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800471e:	9300      	str	r3, [sp, #0]
 8004720:	2301      	movs	r3, #1
 8004722:	4a41      	ldr	r2, [pc, #260]	@ (8004828 <StartDefaultTask+0x1240>)
 8004724:	4841      	ldr	r0, [pc, #260]	@ (800482c <StartDefaultTask+0x1244>)
 8004726:	f001 fd4b 	bl	80061c0 <SPIF_ReadSector>
					dN[i] = read[0];
 800472a:	4b3f      	ldr	r3, [pc, #252]	@ (8004828 <StartDefaultTask+0x1240>)
 800472c:	7819      	ldrb	r1, [r3, #0]
 800472e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004732:	f5a3 7298 	sub.w	r2, r3, #304	@ 0x130
 8004736:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800473a:	4413      	add	r3, r2
 800473c:	460a      	mov	r2, r1
 800473e:	701a      	strb	r2, [r3, #0]
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004740:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8004744:	3301      	adds	r3, #1
 8004746:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 800474a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800474e:	2b06      	cmp	r3, #6
 8004750:	dddd      	ble.n	800470e <StartDefaultTask+0x1126>
				  }
	//			  Serial2.print("d");
	//			  Serial2.print(delc);
	//			  Serial2.print(dN);
	//			  Serial2.println("");
				  sprintf(toPrint, "%c%d%s",'d',delc,dN);
 8004752:	4b39      	ldr	r3, [pc, #228]	@ (8004838 <StartDefaultTask+0x1250>)
 8004754:	681a      	ldr	r2, [r3, #0]
 8004756:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 800475a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	4613      	mov	r3, r2
 8004762:	2264      	movs	r2, #100	@ 0x64
 8004764:	4937      	ldr	r1, [pc, #220]	@ (8004844 <StartDefaultTask+0x125c>)
 8004766:	f006 feeb 	bl	800b540 <siprintf>
				  LCDPrint(toPrint);
 800476a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800476e:	4618      	mov	r0, r3
 8004770:	f7fe fb42 	bl	8002df8 <LCDPrint>
				  HAL_Delay(500);
 8004774:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004778:	f002 f95c 	bl	8006a34 <HAL_Delay>
				  while (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 1) {
 800477c:	e01a      	b.n	80047b4 <StartDefaultTask+0x11cc>
					static int last_delc = 0;
					if (last_delc != delc) {
 800477e:	4b32      	ldr	r3, [pc, #200]	@ (8004848 <StartDefaultTask+0x1260>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	4b2d      	ldr	r3, [pc, #180]	@ (8004838 <StartDefaultTask+0x1250>)
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	429a      	cmp	r2, r3
 8004788:	d014      	beq.n	80047b4 <StartDefaultTask+0x11cc>
	//				  Serial2.print("d");
	//				  Serial2.print(delc);
	//				  Serial2.print(dN);
	//				  Serial2.println("");
					  sprintf(toPrint, "%c%d%s",'d',delc,dN);
 800478a:	4b2b      	ldr	r3, [pc, #172]	@ (8004838 <StartDefaultTask+0x1250>)
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004792:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	4613      	mov	r3, r2
 800479a:	2264      	movs	r2, #100	@ 0x64
 800479c:	4929      	ldr	r1, [pc, #164]	@ (8004844 <StartDefaultTask+0x125c>)
 800479e:	f006 fecf 	bl	800b540 <siprintf>
					  LCDPrint(toPrint);
 80047a2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fe fb26 	bl	8002df8 <LCDPrint>
					  last_delc = delc;
 80047ac:	4b22      	ldr	r3, [pc, #136]	@ (8004838 <StartDefaultTask+0x1250>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	4a25      	ldr	r2, [pc, #148]	@ (8004848 <StartDefaultTask+0x1260>)
 80047b2:	6013      	str	r3, [r2, #0]
				  while (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 1) {
 80047b4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80047b8:	4824      	ldr	r0, [pc, #144]	@ (800484c <StartDefaultTask+0x1264>)
 80047ba:	f002 fd15 	bl	80071e8 <HAL_GPIO_ReadPin>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d0dc      	beq.n	800477e <StartDefaultTask+0x1196>
					}
				  }
				  if (delc > 0) { //
 80047c4:	4b1c      	ldr	r3, [pc, #112]	@ (8004838 <StartDefaultTask+0x1250>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	dd07      	ble.n	80047dc <StartDefaultTask+0x11f4>
					toDelete(eepDisplay[dispCount]);
 80047cc:	4b14      	ldr	r3, [pc, #80]	@ (8004820 <StartDefaultTask+0x1238>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a14      	ldr	r2, [pc, #80]	@ (8004824 <StartDefaultTask+0x123c>)
 80047d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fd f97e 	bl	8001ad8 <toDelete>
				  }
				  del = false;
 80047dc:	4b17      	ldr	r3, [pc, #92]	@ (800483c <StartDefaultTask+0x1254>)
 80047de:	2200      	movs	r2, #0
 80047e0:	701a      	strb	r2, [r3, #0]
				  pause = false;
 80047e2:	4b17      	ldr	r3, [pc, #92]	@ (8004840 <StartDefaultTask+0x1258>)
 80047e4:	2200      	movs	r2, #0
 80047e6:	701a      	strb	r2, [r3, #0]
				  toDisplay();
 80047e8:	f7fd f8d6 	bl	8001998 <toDisplay>
				  HAL_Delay(500);
 80047ec:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80047f0:	f002 f920 	bl	8006a34 <HAL_Delay>
				}
				char str[8];
				if (dispCount == count) {
 80047f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004820 <StartDefaultTask+0x1238>)
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	4b0e      	ldr	r3, [pc, #56]	@ (8004834 <StartDefaultTask+0x124c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d106      	bne.n	800480e <StartDefaultTask+0x1226>
				  str[0] = ':'; //EMPTY
 8004800:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004804:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8004808:	223a      	movs	r2, #58	@ 0x3a
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e048      	b.n	80048a0 <StartDefaultTask+0x12b8>
				}
				else {
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 800480e:	2300      	movs	r3, #0
 8004810:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004814:	e03a      	b.n	800488c <StartDefaultTask+0x12a4>
 8004816:	bf00      	nop
 8004818:	9999999a 	.word	0x9999999a
 800481c:	3f999999 	.word	0x3f999999
 8004820:	200006ec 	.word	0x200006ec
 8004824:	200006ac 	.word	0x200006ac
 8004828:	2000070c 	.word	0x2000070c
 800482c:	20000678 	.word	0x20000678
 8004830:	0800d96c 	.word	0x0800d96c
 8004834:	200006f0 	.word	0x200006f0
 8004838:	20000704 	.word	0x20000704
 800483c:	200006f6 	.word	0x200006f6
 8004840:	2000000c 	.word	0x2000000c
 8004844:	0800d984 	.word	0x0800d984
 8004848:	20000738 	.word	0x20000738
 800484c:	40011800 	.word	0x40011800
	//				str[i] = EEPROM.read(eepDisplay[dispCount] + i);
					SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 8004850:	4bad      	ldr	r3, [pc, #692]	@ (8004b08 <StartDefaultTask+0x1520>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4aad      	ldr	r2, [pc, #692]	@ (8004b0c <StartDefaultTask+0x1524>)
 8004856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800485a:	4619      	mov	r1, r3
 800485c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	2301      	movs	r3, #1
 8004864:	4aaa      	ldr	r2, [pc, #680]	@ (8004b10 <StartDefaultTask+0x1528>)
 8004866:	48ab      	ldr	r0, [pc, #684]	@ (8004b14 <StartDefaultTask+0x152c>)
 8004868:	f001 fcaa 	bl	80061c0 <SPIF_ReadSector>
					str[i] = read[0];
 800486c:	4ba8      	ldr	r3, [pc, #672]	@ (8004b10 <StartDefaultTask+0x1528>)
 800486e:	7819      	ldrb	r1, [r3, #0]
 8004870:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004874:	f5a3 7294 	sub.w	r2, r3, #296	@ 0x128
 8004878:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800487c:	4413      	add	r3, r2
 800487e:	460a      	mov	r2, r1
 8004880:	701a      	strb	r2, [r3, #0]
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004882:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004886:	3301      	adds	r3, #1
 8004888:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 800488c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8004890:	2b06      	cmp	r3, #6
 8004892:	dddd      	ble.n	8004850 <StartDefaultTask+0x1268>
				  }
				  str[7] = 0;
 8004894:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004898:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800489c:	2200      	movs	r2, #0
 800489e:	71da      	strb	r2, [r3, #7]
	//			Serial.print(str);
	//			printFloat2(store,3);
	//			Serial2.println("");

	//			float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
				SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 80048a0:	4b99      	ldr	r3, [pc, #612]	@ (8004b08 <StartDefaultTask+0x1520>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a99      	ldr	r2, [pc, #612]	@ (8004b0c <StartDefaultTask+0x1524>)
 80048a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048aa:	4619      	mov	r1, r3
 80048ac:	2307      	movs	r3, #7
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	2301      	movs	r3, #1
 80048b2:	4a97      	ldr	r2, [pc, #604]	@ (8004b10 <StartDefaultTask+0x1528>)
 80048b4:	4897      	ldr	r0, [pc, #604]	@ (8004b14 <StartDefaultTask+0x152c>)
 80048b6:	f001 fc83 	bl	80061c0 <SPIF_ReadSector>
			    int val1 = read[0];
 80048ba:	4b95      	ldr	r3, [pc, #596]	@ (8004b10 <StartDefaultTask+0x1528>)
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
			    SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 80048c2:	4b91      	ldr	r3, [pc, #580]	@ (8004b08 <StartDefaultTask+0x1520>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a91      	ldr	r2, [pc, #580]	@ (8004b0c <StartDefaultTask+0x1524>)
 80048c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80048cc:	4619      	mov	r1, r3
 80048ce:	2308      	movs	r3, #8
 80048d0:	9300      	str	r3, [sp, #0]
 80048d2:	2301      	movs	r3, #1
 80048d4:	4a8e      	ldr	r2, [pc, #568]	@ (8004b10 <StartDefaultTask+0x1528>)
 80048d6:	488f      	ldr	r0, [pc, #572]	@ (8004b14 <StartDefaultTask+0x152c>)
 80048d8:	f001 fc72 	bl	80061c0 <SPIF_ReadSector>
				int val2 = read[0];
 80048dc:	4b8c      	ldr	r3, [pc, #560]	@ (8004b10 <StartDefaultTask+0x1528>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
				float store = val1 + (.025 * val2);
 80048e4:	f8d7 00d4 	ldr.w	r0, [r7, #212]	@ 0xd4
 80048e8:	f7fb fdfc 	bl	80004e4 <__aeabi_i2d>
 80048ec:	4604      	mov	r4, r0
 80048ee:	460d      	mov	r5, r1
 80048f0:	f8d7 00d0 	ldr.w	r0, [r7, #208]	@ 0xd0
 80048f4:	f7fb fdf6 	bl	80004e4 <__aeabi_i2d>
 80048f8:	a381      	add	r3, pc, #516	@ (adr r3, 8004b00 <StartDefaultTask+0x1518>)
 80048fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fe:	f7fb fe5b 	bl	80005b8 <__aeabi_dmul>
 8004902:	4602      	mov	r2, r0
 8004904:	460b      	mov	r3, r1
 8004906:	4620      	mov	r0, r4
 8004908:	4629      	mov	r1, r5
 800490a:	f7fb fc9f 	bl	800024c <__adddf3>
 800490e:	4602      	mov	r2, r0
 8004910:	460b      	mov	r3, r1
 8004912:	4610      	mov	r0, r2
 8004914:	4619      	mov	r1, r3
 8004916:	f7fc f927 	bl	8000b68 <__aeabi_d2f>
 800491a:	4603      	mov	r3, r0
 800491c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc

			    sprintf(toPrint, "%c%s%0.3f", 'e',str,store);
 8004920:	f8d7 00cc 	ldr.w	r0, [r7, #204]	@ 0xcc
 8004924:	f7fb fdf0 	bl	8000508 <__aeabi_f2d>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8004930:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004934:	e9cd 2300 	strd	r2, r3, [sp]
 8004938:	460b      	mov	r3, r1
 800493a:	2265      	movs	r2, #101	@ 0x65
 800493c:	4976      	ldr	r1, [pc, #472]	@ (8004b18 <StartDefaultTask+0x1530>)
 800493e:	f006 fdff 	bl	800b540 <siprintf>
			    LCDPrint(toPrint);
 8004942:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004946:	4618      	mov	r0, r3
 8004948:	f7fe fa56 	bl	8002df8 <LCDPrint>
			    lastDC = dispCount;
 800494c:	4b6e      	ldr	r3, [pc, #440]	@ (8004b08 <StartDefaultTask+0x1520>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a72      	ldr	r2, [pc, #456]	@ (8004b1c <StartDefaultTask+0x1534>)
 8004952:	6013      	str	r3, [r2, #0]
			  }

			  if (lastDC != dispCount) {
 8004954:	4b71      	ldr	r3, [pc, #452]	@ (8004b1c <StartDefaultTask+0x1534>)
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	4b6b      	ldr	r3, [pc, #428]	@ (8004b08 <StartDefaultTask+0x1520>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	429a      	cmp	r2, r3
 800495e:	f43e afdd 	beq.w	800391c <StartDefaultTask+0x334>
				char str[8];
				if (dispCount == count) {
 8004962:	4b69      	ldr	r3, [pc, #420]	@ (8004b08 <StartDefaultTask+0x1520>)
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	4b6e      	ldr	r3, [pc, #440]	@ (8004b20 <StartDefaultTask+0x1538>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	429a      	cmp	r2, r3
 800496c:	d106      	bne.n	800497c <StartDefaultTask+0x1394>
				  str[0] = ':'; //EMPTY
 800496e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004972:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004976:	223a      	movs	r2, #58	@ 0x3a
 8004978:	701a      	strb	r2, [r3, #0]
 800497a:	e02b      	b.n	80049d4 <StartDefaultTask+0x13ec>
				}
				else {
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 800497c:	2300      	movs	r3, #0
 800497e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004982:	e01d      	b.n	80049c0 <StartDefaultTask+0x13d8>
	//				str[i] = EEPROM.read(eepDisplay[dispCount] + i);
					SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 8004984:	4b60      	ldr	r3, [pc, #384]	@ (8004b08 <StartDefaultTask+0x1520>)
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	4a60      	ldr	r2, [pc, #384]	@ (8004b0c <StartDefaultTask+0x1524>)
 800498a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800498e:	4619      	mov	r1, r3
 8004990:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8004994:	9300      	str	r3, [sp, #0]
 8004996:	2301      	movs	r3, #1
 8004998:	4a5d      	ldr	r2, [pc, #372]	@ (8004b10 <StartDefaultTask+0x1528>)
 800499a:	485e      	ldr	r0, [pc, #376]	@ (8004b14 <StartDefaultTask+0x152c>)
 800499c:	f001 fc10 	bl	80061c0 <SPIF_ReadSector>
					str[i] = read[0];
 80049a0:	4b5b      	ldr	r3, [pc, #364]	@ (8004b10 <StartDefaultTask+0x1528>)
 80049a2:	7819      	ldrb	r1, [r3, #0]
 80049a4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80049a8:	f5a3 729c 	sub.w	r2, r3, #312	@ 0x138
 80049ac:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049b0:	4413      	add	r3, r2
 80049b2:	460a      	mov	r2, r1
 80049b4:	701a      	strb	r2, [r3, #0]
				  for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 80049b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049ba:	3301      	adds	r3, #1
 80049bc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 80049c0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80049c4:	2b06      	cmp	r3, #6
 80049c6:	dddd      	ble.n	8004984 <StartDefaultTask+0x139c>
				  }
				  str[7] = 0;
 80049c8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80049cc:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80049d0:	2200      	movs	r2, #0
 80049d2:	71da      	strb	r2, [r3, #7]
	//			Serial.print(str);
	//			printFloat2(store,3);
	//			Serial2.println("");

	//			float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
				SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 80049d4:	4b4c      	ldr	r3, [pc, #304]	@ (8004b08 <StartDefaultTask+0x1520>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a4c      	ldr	r2, [pc, #304]	@ (8004b0c <StartDefaultTask+0x1524>)
 80049da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049de:	4619      	mov	r1, r3
 80049e0:	2307      	movs	r3, #7
 80049e2:	9300      	str	r3, [sp, #0]
 80049e4:	2301      	movs	r3, #1
 80049e6:	4a4a      	ldr	r2, [pc, #296]	@ (8004b10 <StartDefaultTask+0x1528>)
 80049e8:	484a      	ldr	r0, [pc, #296]	@ (8004b14 <StartDefaultTask+0x152c>)
 80049ea:	f001 fbe9 	bl	80061c0 <SPIF_ReadSector>
			    int val1 = read[0];
 80049ee:	4b48      	ldr	r3, [pc, #288]	@ (8004b10 <StartDefaultTask+0x1528>)
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			    SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 80049f6:	4b44      	ldr	r3, [pc, #272]	@ (8004b08 <StartDefaultTask+0x1520>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	4a44      	ldr	r2, [pc, #272]	@ (8004b0c <StartDefaultTask+0x1524>)
 80049fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a00:	4619      	mov	r1, r3
 8004a02:	2308      	movs	r3, #8
 8004a04:	9300      	str	r3, [sp, #0]
 8004a06:	2301      	movs	r3, #1
 8004a08:	4a41      	ldr	r2, [pc, #260]	@ (8004b10 <StartDefaultTask+0x1528>)
 8004a0a:	4842      	ldr	r0, [pc, #264]	@ (8004b14 <StartDefaultTask+0x152c>)
 8004a0c:	f001 fbd8 	bl	80061c0 <SPIF_ReadSector>
				int val2 = read[0];
 8004a10:	4b3f      	ldr	r3, [pc, #252]	@ (8004b10 <StartDefaultTask+0x1528>)
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
				float store = val1 + (.025 * val2);
 8004a18:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8004a1c:	f7fb fd62 	bl	80004e4 <__aeabi_i2d>
 8004a20:	4604      	mov	r4, r0
 8004a22:	460d      	mov	r5, r1
 8004a24:	f8d7 0094 	ldr.w	r0, [r7, #148]	@ 0x94
 8004a28:	f7fb fd5c 	bl	80004e4 <__aeabi_i2d>
 8004a2c:	a334      	add	r3, pc, #208	@ (adr r3, 8004b00 <StartDefaultTask+0x1518>)
 8004a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a32:	f7fb fdc1 	bl	80005b8 <__aeabi_dmul>
 8004a36:	4602      	mov	r2, r0
 8004a38:	460b      	mov	r3, r1
 8004a3a:	4620      	mov	r0, r4
 8004a3c:	4629      	mov	r1, r5
 8004a3e:	f7fb fc05 	bl	800024c <__adddf3>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4610      	mov	r0, r2
 8004a48:	4619      	mov	r1, r3
 8004a4a:	f7fc f88d 	bl	8000b68 <__aeabi_d2f>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

			    sprintf(toPrint, "%c%s%0.3f", 'e',str,store);
 8004a54:	f8d7 0090 	ldr.w	r0, [r7, #144]	@ 0x90
 8004a58:	f7fb fd56 	bl	8000508 <__aeabi_f2d>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8004a64:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004a68:	e9cd 2300 	strd	r2, r3, [sp]
 8004a6c:	460b      	mov	r3, r1
 8004a6e:	2265      	movs	r2, #101	@ 0x65
 8004a70:	4929      	ldr	r1, [pc, #164]	@ (8004b18 <StartDefaultTask+0x1530>)
 8004a72:	f006 fd65 	bl	800b540 <siprintf>
			    LCDPrint(toPrint);
 8004a76:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe f9bc 	bl	8002df8 <LCDPrint>
				lastDC = dispCount;
 8004a80:	4b21      	ldr	r3, [pc, #132]	@ (8004b08 <StartDefaultTask+0x1520>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a25      	ldr	r2, [pc, #148]	@ (8004b1c <StartDefaultTask+0x1534>)
 8004a86:	6013      	str	r3, [r2, #0]
			while (true) {
 8004a88:	f7fe bf48 	b.w	800391c <StartDefaultTask+0x334>
				break;
 8004a8c:	bf00      	nop
			  }
			}
			edit = false;
 8004a8e:	4b25      	ldr	r3, [pc, #148]	@ (8004b24 <StartDefaultTask+0x153c>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	701a      	strb	r2, [r3, #0]
			pause = false;
 8004a94:	4b24      	ldr	r3, [pc, #144]	@ (8004b28 <StartDefaultTask+0x1540>)
 8004a96:	2200      	movs	r2, #0
 8004a98:	701a      	strb	r2, [r3, #0]
			dispCount = 0;
 8004a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8004b08 <StartDefaultTask+0x1520>)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	601a      	str	r2, [r3, #0]
	//		Serial2.print("f");
	//		printFloat2(freq,3);
	//		printFloat2(Standby,3);
	//		Serial2.println("");

		    sprintf(toPrint, "%c%0.3f%0.3f", 'f', freq, Standby);
 8004aa0:	4b22      	ldr	r3, [pc, #136]	@ (8004b2c <StartDefaultTask+0x1544>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fb fd2f 	bl	8000508 <__aeabi_f2d>
 8004aaa:	4604      	mov	r4, r0
 8004aac:	460d      	mov	r5, r1
 8004aae:	4b20      	ldr	r3, [pc, #128]	@ (8004b30 <StartDefaultTask+0x1548>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fb fd28 	bl	8000508 <__aeabi_f2d>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	460b      	mov	r3, r1
 8004abc:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004ac0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ac4:	e9cd 4500 	strd	r4, r5, [sp]
 8004ac8:	2266      	movs	r2, #102	@ 0x66
 8004aca:	491a      	ldr	r1, [pc, #104]	@ (8004b34 <StartDefaultTask+0x154c>)
 8004acc:	f006 fd38 	bl	800b540 <siprintf>
		    LCDPrint(toPrint);
 8004ad0:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fe f98f 	bl	8002df8 <LCDPrint>

			freq_last = freq;
 8004ada:	4b14      	ldr	r3, [pc, #80]	@ (8004b2c <StartDefaultTask+0x1544>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	4a16      	ldr	r2, [pc, #88]	@ (8004b38 <StartDefaultTask+0x1550>)
 8004ae0:	6013      	str	r3, [r2, #0]
			sfreq_last = Standby;
 8004ae2:	4b13      	ldr	r3, [pc, #76]	@ (8004b30 <StartDefaultTask+0x1548>)
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	4a15      	ldr	r2, [pc, #84]	@ (8004b3c <StartDefaultTask+0x1554>)
 8004ae8:	6013      	str	r3, [r2, #0]
			HAL_Delay(500);
 8004aea:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004aee:	f001 ffa1 	bl	8006a34 <HAL_Delay>
			last = millis();
 8004af2:	f7fd f929 	bl	8001d48 <millis>
 8004af6:	4603      	mov	r3, r0
 8004af8:	4a11      	ldr	r2, [pc, #68]	@ (8004b40 <StartDefaultTask+0x1558>)
 8004afa:	6013      	str	r3, [r2, #0]
 8004afc:	e29c      	b.n	8005038 <StartDefaultTask+0x1a50>
 8004afe:	bf00      	nop
 8004b00:	9999999a 	.word	0x9999999a
 8004b04:	3f999999 	.word	0x3f999999
 8004b08:	200006ec 	.word	0x200006ec
 8004b0c:	200006ac 	.word	0x200006ac
 8004b10:	2000070c 	.word	0x2000070c
 8004b14:	20000678 	.word	0x20000678
 8004b18:	0800d96c 	.word	0x0800d96c
 8004b1c:	2000073c 	.word	0x2000073c
 8004b20:	200006f0 	.word	0x200006f0
 8004b24:	200006a8 	.word	0x200006a8
 8004b28:	2000000c 	.word	0x2000000c
 8004b2c:	20000698 	.word	0x20000698
 8004b30:	20000004 	.word	0x20000004
 8004b34:	0800d95c 	.word	0x0800d95c
 8004b38:	20000018 	.word	0x20000018
 8004b3c:	2000001c 	.word	0x2000001c
 8004b40:	20000724 	.word	0x20000724
			  delay(20);
			}
			*/
		  }
		}
		else if (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0 && !pause) { // Check if button is pressed
 8004b44:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004b48:	48b9      	ldr	r0, [pc, #740]	@ (8004e30 <StartDefaultTask+0x1848>)
 8004b4a:	f002 fb4d 	bl	80071e8 <HAL_GPIO_ReadPin>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d134      	bne.n	8004bbe <StartDefaultTask+0x15d6>
 8004b54:	4bb7      	ldr	r3, [pc, #732]	@ (8004e34 <StartDefaultTask+0x184c>)
 8004b56:	781b      	ldrb	r3, [r3, #0]
 8004b58:	f083 0301 	eor.w	r3, r3, #1
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d02d      	beq.n	8004bbe <StartDefaultTask+0x15d6>
		  float temp = freq;
 8004b62:	4bb5      	ldr	r3, [pc, #724]	@ (8004e38 <StartDefaultTask+0x1850>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
		  int tk = KHz;
 8004b6a:	4bb4      	ldr	r3, [pc, #720]	@ (8004e3c <StartDefaultTask+0x1854>)
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
		  int tm = MHz;
 8004b72:	4bb3      	ldr	r3, [pc, #716]	@ (8004e40 <StartDefaultTask+0x1858>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108

		  freq = Standby;
 8004b7a:	4bb2      	ldr	r3, [pc, #712]	@ (8004e44 <StartDefaultTask+0x185c>)
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	4aae      	ldr	r2, [pc, #696]	@ (8004e38 <StartDefaultTask+0x1850>)
 8004b80:	6013      	str	r3, [r2, #0]
		  KHz = SK;
 8004b82:	4bb1      	ldr	r3, [pc, #708]	@ (8004e48 <StartDefaultTask+0x1860>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4aad      	ldr	r2, [pc, #692]	@ (8004e3c <StartDefaultTask+0x1854>)
 8004b88:	6013      	str	r3, [r2, #0]
		  MHz = SM;
 8004b8a:	4bb0      	ldr	r3, [pc, #704]	@ (8004e4c <StartDefaultTask+0x1864>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4aac      	ldr	r2, [pc, #688]	@ (8004e40 <StartDefaultTask+0x1858>)
 8004b90:	6013      	str	r3, [r2, #0]

		  Standby = temp;
 8004b92:	4aac      	ldr	r2, [pc, #688]	@ (8004e44 <StartDefaultTask+0x185c>)
 8004b94:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004b98:	6013      	str	r3, [r2, #0]
		  SK = tk;
 8004b9a:	4aab      	ldr	r2, [pc, #684]	@ (8004e48 <StartDefaultTask+0x1860>)
 8004b9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8004ba0:	6013      	str	r3, [r2, #0]
		  SM = tm;
 8004ba2:	4aaa      	ldr	r2, [pc, #680]	@ (8004e4c <StartDefaultTask+0x1864>)
 8004ba4:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8004ba8:	6013      	str	r3, [r2, #0]
		  HAL_Delay(500);
 8004baa:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004bae:	f001 ff41 	bl	8006a34 <HAL_Delay>
		  last = millis();
 8004bb2:	f7fd f8c9 	bl	8001d48 <millis>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	4aa5      	ldr	r2, [pc, #660]	@ (8004e50 <StartDefaultTask+0x1868>)
 8004bba:	6013      	str	r3, [r2, #0]
		else if (HAL_GPIO_ReadPin(RIGHT_SW_GPIO_Port, RIGHT_SW_Pin) == 0 && !pause) { // Check if button is pressed
 8004bbc:	e23c      	b.n	8005038 <StartDefaultTask+0x1a50>
		}
		else if (HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0) { // off/stored frequencies
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	48a4      	ldr	r0, [pc, #656]	@ (8004e54 <StartDefaultTask+0x186c>)
 8004bc2:	f002 fb11 	bl	80071e8 <HAL_GPIO_ReadPin>
 8004bc6:	4603      	mov	r3, r0
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	f040 8235 	bne.w	8005038 <StartDefaultTask+0x1a50>
		  if (!on) {
 8004bce:	4ba2      	ldr	r3, [pc, #648]	@ (8004e58 <StartDefaultTask+0x1870>)
 8004bd0:	781b      	ldrb	r3, [r3, #0]
 8004bd2:	f083 0301 	eor.w	r3, r3, #1
 8004bd6:	b2db      	uxtb	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d032      	beq.n	8004c42 <StartDefaultTask+0x165a>
			on = true;
 8004bdc:	4b9e      	ldr	r3, [pc, #632]	@ (8004e58 <StartDefaultTask+0x1870>)
 8004bde:	2201      	movs	r2, #1
 8004be0:	701a      	strb	r2, [r3, #0]
			pause = false;
 8004be2:	4b94      	ldr	r3, [pc, #592]	@ (8004e34 <StartDefaultTask+0x184c>)
 8004be4:	2200      	movs	r2, #0
 8004be6:	701a      	strb	r2, [r3, #0]
	//		Serial2.print("x"); // turn on
	//		Serial2.print("f");
	//		printFloat2(freq,3);
	//		printFloat2(Standby,3);
	//		Serial2.println("");
			LCDPrint("x");
 8004be8:	489c      	ldr	r0, [pc, #624]	@ (8004e5c <StartDefaultTask+0x1874>)
 8004bea:	f7fe f905 	bl	8002df8 <LCDPrint>
			sprintf(toPrint, "%c%0.3f%0.3f", 'f', freq, Standby);
 8004bee:	4b92      	ldr	r3, [pc, #584]	@ (8004e38 <StartDefaultTask+0x1850>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	f7fb fc88 	bl	8000508 <__aeabi_f2d>
 8004bf8:	4604      	mov	r4, r0
 8004bfa:	460d      	mov	r5, r1
 8004bfc:	4b91      	ldr	r3, [pc, #580]	@ (8004e44 <StartDefaultTask+0x185c>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7fb fc81 	bl	8000508 <__aeabi_f2d>
 8004c06:	4602      	mov	r2, r0
 8004c08:	460b      	mov	r3, r1
 8004c0a:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004c0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004c12:	e9cd 4500 	strd	r4, r5, [sp]
 8004c16:	2266      	movs	r2, #102	@ 0x66
 8004c18:	4991      	ldr	r1, [pc, #580]	@ (8004e60 <StartDefaultTask+0x1878>)
 8004c1a:	f006 fc91 	bl	800b540 <siprintf>
		    LCDPrint(toPrint);
 8004c1e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7fe f8e8 	bl	8002df8 <LCDPrint>
			freq_last = freq;
 8004c28:	4b83      	ldr	r3, [pc, #524]	@ (8004e38 <StartDefaultTask+0x1850>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a8d      	ldr	r2, [pc, #564]	@ (8004e64 <StartDefaultTask+0x187c>)
 8004c2e:	6013      	str	r3, [r2, #0]
			sfreq_last = Standby;
 8004c30:	4b84      	ldr	r3, [pc, #528]	@ (8004e44 <StartDefaultTask+0x185c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a8c      	ldr	r2, [pc, #560]	@ (8004e68 <StartDefaultTask+0x1880>)
 8004c36:	6013      	str	r3, [r2, #0]
			HAL_Delay(500);
 8004c38:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004c3c:	f001 fefa 	bl	8006a34 <HAL_Delay>
 8004c40:	e1f5      	b.n	800502e <StartDefaultTask+0x1a46>
			// LOAD DATA, give old data from last session for display to load (can be done by just loading the data from eeprom into the global variables)
		  }
		  else { // it is already on
			unsigned long time = millis();
 8004c42:	f7fd f881 	bl	8001d48 <millis>
 8004c46:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
			while (true) {
			  if (HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 1 || (millis() - time > 3000)) {
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	4881      	ldr	r0, [pc, #516]	@ (8004e54 <StartDefaultTask+0x186c>)
 8004c4e:	f002 facb 	bl	80071e8 <HAL_GPIO_ReadPin>
 8004c52:	4603      	mov	r3, r0
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	d00a      	beq.n	8004c6e <StartDefaultTask+0x1686>
 8004c58:	f7fd f876 	bl	8001d48 <millis>
 8004c5c:	4602      	mov	r2, r0
 8004c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d800      	bhi.n	8004c6e <StartDefaultTask+0x1686>
 8004c6c:	e7ed      	b.n	8004c4a <StartDefaultTask+0x1662>
				break;
			  }
			}
			if (millis() - time > 3000) {
 8004c6e:	f7fd f86b 	bl	8001d48 <millis>
 8004c72:	4602      	mov	r2, r0
 8004c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c78:	1ad3      	subs	r3, r2, r3
 8004c7a:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d912      	bls.n	8004ca8 <StartDefaultTask+0x16c0>
			  storestate();
 8004c82:	f7fc ff39 	bl	8001af8 <storestate>
			  on = false;
 8004c86:	4b74      	ldr	r3, [pc, #464]	@ (8004e58 <StartDefaultTask+0x1870>)
 8004c88:	2200      	movs	r2, #0
 8004c8a:	701a      	strb	r2, [r3, #0]
			  pause = true;
 8004c8c:	4b69      	ldr	r3, [pc, #420]	@ (8004e34 <StartDefaultTask+0x184c>)
 8004c8e:	2201      	movs	r2, #1
 8004c90:	701a      	strb	r2, [r3, #0]
			  bscroll = false;
 8004c92:	4b76      	ldr	r3, [pc, #472]	@ (8004e6c <StartDefaultTask+0x1884>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	701a      	strb	r2, [r3, #0]
			  //Serial2.print("o");
			  LCDPrint("o");
 8004c98:	4875      	ldr	r0, [pc, #468]	@ (8004e70 <StartDefaultTask+0x1888>)
 8004c9a:	f7fe f8ad 	bl	8002df8 <LCDPrint>
			  HAL_Delay(3000);
 8004c9e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8004ca2:	f001 fec7 	bl	8006a34 <HAL_Delay>
 8004ca6:	e1c2      	b.n	800502e <StartDefaultTask+0x1a46>
			}
			else { // stored frequency mode
			  toDisplay();
 8004ca8:	f7fc fe76 	bl	8001998 <toDisplay>
			  if (eepDisplay[0] == -1) { // no mem exit
 8004cac:	4b71      	ldr	r3, [pc, #452]	@ (8004e74 <StartDefaultTask+0x188c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004cb4:	d10a      	bne.n	8004ccc <StartDefaultTask+0x16e4>
				//Serial2.print("n");
				LCDPrint("n");
 8004cb6:	4870      	ldr	r0, [pc, #448]	@ (8004e78 <StartDefaultTask+0x1890>)
 8004cb8:	f7fe f89e 	bl	8002df8 <LCDPrint>
				HAL_Delay(500);
 8004cbc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8004cc0:	f001 feb8 	bl	8006a34 <HAL_Delay>
				temp = true;
 8004cc4:	4b6d      	ldr	r3, [pc, #436]	@ (8004e7c <StartDefaultTask+0x1894>)
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	701a      	strb	r2, [r3, #0]
 8004cca:	e1b0      	b.n	800502e <StartDefaultTask+0x1a46>
			  }
			  else { // turn on stored frequency mode and stay until click again
				//initial print
				static int lastDC = 0;
				char str[8];
				for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004ccc:	2300      	movs	r3, #0
 8004cce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004cd2:	e01d      	b.n	8004d10 <StartDefaultTask+0x1728>
	//			  str[i] = EEPROM.read(eepDisplay[dispCount] + i);
			      SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);;
 8004cd4:	4b6a      	ldr	r3, [pc, #424]	@ (8004e80 <StartDefaultTask+0x1898>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a66      	ldr	r2, [pc, #408]	@ (8004e74 <StartDefaultTask+0x188c>)
 8004cda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cde:	4619      	mov	r1, r3
 8004ce0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004ce4:	9300      	str	r3, [sp, #0]
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	4a66      	ldr	r2, [pc, #408]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004cea:	4867      	ldr	r0, [pc, #412]	@ (8004e88 <StartDefaultTask+0x18a0>)
 8004cec:	f001 fa68 	bl	80061c0 <SPIF_ReadSector>
				  str[i] = read[0];
 8004cf0:	4b64      	ldr	r3, [pc, #400]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004cf2:	7819      	ldrb	r1, [r3, #0]
 8004cf4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004cf8:	f5a3 72a0 	sub.w	r2, r3, #320	@ 0x140
 8004cfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d00:	4413      	add	r3, r2
 8004d02:	460a      	mov	r2, r1
 8004d04:	701a      	strb	r2, [r3, #0]
				for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004d06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d0a:	3301      	adds	r3, #1
 8004d0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004d10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8004d14:	2b06      	cmp	r3, #6
 8004d16:	dddd      	ble.n	8004cd4 <StartDefaultTask+0x16ec>
				}
				str[7] = 0;
 8004d18:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004d1c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8004d20:	2200      	movs	r2, #0
 8004d22:	71da      	strb	r2, [r3, #7]
	//			Serial2.print(str);
	//			printFloat2(store,3);
	//			Serial2.println("");

	//			float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
				SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8004d24:	4b56      	ldr	r3, [pc, #344]	@ (8004e80 <StartDefaultTask+0x1898>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a52      	ldr	r2, [pc, #328]	@ (8004e74 <StartDefaultTask+0x188c>)
 8004d2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d2e:	4619      	mov	r1, r3
 8004d30:	2307      	movs	r3, #7
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	2301      	movs	r3, #1
 8004d36:	4a53      	ldr	r2, [pc, #332]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004d38:	4853      	ldr	r0, [pc, #332]	@ (8004e88 <StartDefaultTask+0x18a0>)
 8004d3a:	f001 fa41 	bl	80061c0 <SPIF_ReadSector>
			    int val1 = read[0];
 8004d3e:	4b51      	ldr	r3, [pc, #324]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004d40:	781b      	ldrb	r3, [r3, #0]
 8004d42:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
			    SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8004d46:	4b4e      	ldr	r3, [pc, #312]	@ (8004e80 <StartDefaultTask+0x1898>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	4a4a      	ldr	r2, [pc, #296]	@ (8004e74 <StartDefaultTask+0x188c>)
 8004d4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d50:	4619      	mov	r1, r3
 8004d52:	2308      	movs	r3, #8
 8004d54:	9300      	str	r3, [sp, #0]
 8004d56:	2301      	movs	r3, #1
 8004d58:	4a4a      	ldr	r2, [pc, #296]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004d5a:	484b      	ldr	r0, [pc, #300]	@ (8004e88 <StartDefaultTask+0x18a0>)
 8004d5c:	f001 fa30 	bl	80061c0 <SPIF_ReadSector>
				int val2 = read[0];
 8004d60:	4b48      	ldr	r3, [pc, #288]	@ (8004e84 <StartDefaultTask+0x189c>)
 8004d62:	781b      	ldrb	r3, [r3, #0]
 8004d64:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
				float store = val1 + (.025 * val2);
 8004d68:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8004d6c:	f7fb fbba 	bl	80004e4 <__aeabi_i2d>
 8004d70:	4604      	mov	r4, r0
 8004d72:	460d      	mov	r5, r1
 8004d74:	f8d7 00fc 	ldr.w	r0, [r7, #252]	@ 0xfc
 8004d78:	f7fb fbb4 	bl	80004e4 <__aeabi_i2d>
 8004d7c:	a32a      	add	r3, pc, #168	@ (adr r3, 8004e28 <StartDefaultTask+0x1840>)
 8004d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d82:	f7fb fc19 	bl	80005b8 <__aeabi_dmul>
 8004d86:	4602      	mov	r2, r0
 8004d88:	460b      	mov	r3, r1
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	f7fb fa5d 	bl	800024c <__adddf3>
 8004d92:	4602      	mov	r2, r0
 8004d94:	460b      	mov	r3, r1
 8004d96:	4610      	mov	r0, r2
 8004d98:	4619      	mov	r1, r3
 8004d9a:	f7fb fee5 	bl	8000b68 <__aeabi_d2f>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8

				sprintf(toPrint, "%c%s%0.3f", 'k', str, store);
 8004da4:	f8d7 00f8 	ldr.w	r0, [r7, #248]	@ 0xf8
 8004da8:	f7fb fbae 	bl	8000508 <__aeabi_f2d>
 8004dac:	4602      	mov	r2, r0
 8004dae:	460b      	mov	r3, r1
 8004db0:	f107 0120 	add.w	r1, r7, #32
 8004db4:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004db8:	e9cd 2300 	strd	r2, r3, [sp]
 8004dbc:	460b      	mov	r3, r1
 8004dbe:	226b      	movs	r2, #107	@ 0x6b
 8004dc0:	4932      	ldr	r1, [pc, #200]	@ (8004e8c <StartDefaultTask+0x18a4>)
 8004dc2:	f006 fbbd 	bl	800b540 <siprintf>
				LCDPrint(toPrint);
 8004dc6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004dca:	4618      	mov	r0, r3
 8004dcc:	f7fe f814 	bl	8002df8 <LCDPrint>

				pause = true;
 8004dd0:	4b18      	ldr	r3, [pc, #96]	@ (8004e34 <StartDefaultTask+0x184c>)
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	701a      	strb	r2, [r3, #0]
				bscroll = true;
 8004dd6:	4b25      	ldr	r3, [pc, #148]	@ (8004e6c <StartDefaultTask+0x1884>)
 8004dd8:	2201      	movs	r2, #1
 8004dda:	701a      	strb	r2, [r3, #0]
				temp = true;
 8004ddc:	4b27      	ldr	r3, [pc, #156]	@ (8004e7c <StartDefaultTask+0x1894>)
 8004dde:	2201      	movs	r2, #1
 8004de0:	701a      	strb	r2, [r3, #0]
				unsigned long timer = millis();
 8004de2:	f7fc ffb1 	bl	8001d48 <millis>
 8004de6:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
				bool valid = false;
 8004dea:	2300      	movs	r3, #0
 8004dec:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
				//loop + scroll setup
				while (millis() - timer < 5000) {
 8004df0:	e0d2      	b.n	8004f98 <StartDefaultTask+0x19b0>
				  if (HAL_GPIO_ReadPin(LEFT_SW_GPIO_Port, LEFT_SW_Pin) == 0) {
 8004df2:	2101      	movs	r1, #1
 8004df4:	4817      	ldr	r0, [pc, #92]	@ (8004e54 <StartDefaultTask+0x186c>)
 8004df6:	f002 f9f7 	bl	80071e8 <HAL_GPIO_ReadPin>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d103      	bne.n	8004e08 <StartDefaultTask+0x1820>
					valid = true;
 8004e00:	2301      	movs	r3, #1
 8004e02:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
					break;
 8004e06:	e0d2      	b.n	8004fae <StartDefaultTask+0x19c6>
				  }
				  if (lastDC != dispCount) {
 8004e08:	4b21      	ldr	r3, [pc, #132]	@ (8004e90 <StartDefaultTask+0x18a8>)
 8004e0a:	681a      	ldr	r2, [r3, #0]
 8004e0c:	4b1c      	ldr	r3, [pc, #112]	@ (8004e80 <StartDefaultTask+0x1898>)
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	f000 80c1 	beq.w	8004f98 <StartDefaultTask+0x19b0>
					timer = millis();
 8004e16:	f7fc ff97 	bl	8001d48 <millis>
 8004e1a:	f8c7 0124 	str.w	r0, [r7, #292]	@ 0x124
					char str[8];
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004e1e:	2300      	movs	r3, #0
 8004e20:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004e24:	e054      	b.n	8004ed0 <StartDefaultTask+0x18e8>
 8004e26:	bf00      	nop
 8004e28:	9999999a 	.word	0x9999999a
 8004e2c:	3f999999 	.word	0x3f999999
 8004e30:	40011800 	.word	0x40011800
 8004e34:	2000000c 	.word	0x2000000c
 8004e38:	20000698 	.word	0x20000698
 8004e3c:	2000069c 	.word	0x2000069c
 8004e40:	20000000 	.word	0x20000000
 8004e44:	20000004 	.word	0x20000004
 8004e48:	200006a0 	.word	0x200006a0
 8004e4c:	20000008 	.word	0x20000008
 8004e50:	20000724 	.word	0x20000724
 8004e54:	40011000 	.word	0x40011000
 8004e58:	200006a9 	.word	0x200006a9
 8004e5c:	0800d98c 	.word	0x0800d98c
 8004e60:	0800d95c 	.word	0x0800d95c
 8004e64:	20000018 	.word	0x20000018
 8004e68:	2000001c 	.word	0x2000001c
 8004e6c:	200006f4 	.word	0x200006f4
 8004e70:	0800d990 	.word	0x0800d990
 8004e74:	200006ac 	.word	0x200006ac
 8004e78:	0800d994 	.word	0x0800d994
 8004e7c:	20000708 	.word	0x20000708
 8004e80:	200006ec 	.word	0x200006ec
 8004e84:	2000070c 	.word	0x2000070c
 8004e88:	20000678 	.word	0x20000678
 8004e8c:	0800d96c 	.word	0x0800d96c
 8004e90:	20000740 	.word	0x20000740
	//				  str[i] = EEPROM.read(eepDisplay[dispCount] + i);
				      SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, i);
 8004e94:	4bbe      	ldr	r3, [pc, #760]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4abe      	ldr	r2, [pc, #760]	@ (8005194 <StartDefaultTask+0x1bac>)
 8004e9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ea4:	9300      	str	r3, [sp, #0]
 8004ea6:	2301      	movs	r3, #1
 8004ea8:	4abb      	ldr	r2, [pc, #748]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004eaa:	48bc      	ldr	r0, [pc, #752]	@ (800519c <StartDefaultTask+0x1bb4>)
 8004eac:	f001 f988 	bl	80061c0 <SPIF_ReadSector>
					  str[i] = read[0];
 8004eb0:	4bb9      	ldr	r3, [pc, #740]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004eb2:	7819      	ldrb	r1, [r3, #0]
 8004eb4:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004eb8:	f5a3 72a4 	sub.w	r2, r3, #328	@ 0x148
 8004ebc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ec0:	4413      	add	r3, r2
 8004ec2:	460a      	mov	r2, r1
 8004ec4:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 7; i++) { // 9 chars, first 7 are the name, last 2 are the freq
 8004ec6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004eca:	3301      	adds	r3, #1
 8004ecc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8004ed0:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ed4:	2b06      	cmp	r3, #6
 8004ed6:	dddd      	ble.n	8004e94 <StartDefaultTask+0x18ac>
					}
					str[7] = 0;
 8004ed8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8004edc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004ee0:	2200      	movs	r2, #0
 8004ee2:	71da      	strb	r2, [r3, #7]
	//				Serial2.print(str);
	//				Serial.print(str);
	//				printFloat2(store,3);
	//				Serial2.println("");
	//				float store = EEPROM.read(eepDisplay[dispCount] + 7) + (.025 * EEPROM.read(eepDisplay[dispCount] + 8));
					SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8004ee4:	4baa      	ldr	r3, [pc, #680]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4aaa      	ldr	r2, [pc, #680]	@ (8005194 <StartDefaultTask+0x1bac>)
 8004eea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	2307      	movs	r3, #7
 8004ef2:	9300      	str	r3, [sp, #0]
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	4aa8      	ldr	r2, [pc, #672]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004ef8:	48a8      	ldr	r0, [pc, #672]	@ (800519c <StartDefaultTask+0x1bb4>)
 8004efa:	f001 f961 	bl	80061c0 <SPIF_ReadSector>
				    int val1 = read[0];
 8004efe:	4ba6      	ldr	r3, [pc, #664]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004f00:	781b      	ldrb	r3, [r3, #0]
 8004f02:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
				    SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8004f06:	4ba2      	ldr	r3, [pc, #648]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4aa2      	ldr	r2, [pc, #648]	@ (8005194 <StartDefaultTask+0x1bac>)
 8004f0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f10:	4619      	mov	r1, r3
 8004f12:	2308      	movs	r3, #8
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	2301      	movs	r3, #1
 8004f18:	4a9f      	ldr	r2, [pc, #636]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004f1a:	48a0      	ldr	r0, [pc, #640]	@ (800519c <StartDefaultTask+0x1bb4>)
 8004f1c:	f001 f950 	bl	80061c0 <SPIF_ReadSector>
					int val2 = read[0];
 8004f20:	4b9d      	ldr	r3, [pc, #628]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
					float store = val1 + (.025 * val2);
 8004f28:	f8d7 00f4 	ldr.w	r0, [r7, #244]	@ 0xf4
 8004f2c:	f7fb fada 	bl	80004e4 <__aeabi_i2d>
 8004f30:	4604      	mov	r4, r0
 8004f32:	460d      	mov	r5, r1
 8004f34:	f8d7 00f0 	ldr.w	r0, [r7, #240]	@ 0xf0
 8004f38:	f7fb fad4 	bl	80004e4 <__aeabi_i2d>
 8004f3c:	a392      	add	r3, pc, #584	@ (adr r3, 8005188 <StartDefaultTask+0x1ba0>)
 8004f3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f42:	f7fb fb39 	bl	80005b8 <__aeabi_dmul>
 8004f46:	4602      	mov	r2, r0
 8004f48:	460b      	mov	r3, r1
 8004f4a:	4620      	mov	r0, r4
 8004f4c:	4629      	mov	r1, r5
 8004f4e:	f7fb f97d 	bl	800024c <__adddf3>
 8004f52:	4602      	mov	r2, r0
 8004f54:	460b      	mov	r3, r1
 8004f56:	4610      	mov	r0, r2
 8004f58:	4619      	mov	r1, r3
 8004f5a:	f7fb fe05 	bl	8000b68 <__aeabi_d2f>
 8004f5e:	4603      	mov	r3, r0
 8004f60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec

					sprintf(toPrint, "%c%s%0.3f", 'k', str, store);
 8004f64:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8004f68:	f7fb face 	bl	8000508 <__aeabi_f2d>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	460b      	mov	r3, r1
 8004f70:	f107 0118 	add.w	r1, r7, #24
 8004f74:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8004f78:	e9cd 2300 	strd	r2, r3, [sp]
 8004f7c:	460b      	mov	r3, r1
 8004f7e:	226b      	movs	r2, #107	@ 0x6b
 8004f80:	4987      	ldr	r1, [pc, #540]	@ (80051a0 <StartDefaultTask+0x1bb8>)
 8004f82:	f006 fadd 	bl	800b540 <siprintf>
					LCDPrint(toPrint);
 8004f86:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	f7fd ff34 	bl	8002df8 <LCDPrint>

					lastDC = dispCount;
 8004f90:	4b7f      	ldr	r3, [pc, #508]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	4a83      	ldr	r2, [pc, #524]	@ (80051a4 <StartDefaultTask+0x1bbc>)
 8004f96:	6013      	str	r3, [r2, #0]
				while (millis() - timer < 5000) {
 8004f98:	f7fc fed6 	bl	8001d48 <millis>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8004fa2:	1ad3      	subs	r3, r2, r3
 8004fa4:	f241 3287 	movw	r2, #4999	@ 0x1387
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	f67f af22 	bls.w	8004df2 <StartDefaultTask+0x180a>
				  }
				}
				//post loop (pressed button)
				//change the standby to the stored that was selected and call it a day freq will update and display
				if (valid) {
 8004fae:	f897 3123 	ldrb.w	r3, [r7, #291]	@ 0x123
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d028      	beq.n	8005008 <StartDefaultTask+0x1a20>
	//			  SM = EEPROM.read(eepDisplay[dispCount] + 7);
	//			  SK = EEPROM.read(eepDisplay[dispCount] + 8) * 25;
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 7);
 8004fb6:	4b76      	ldr	r3, [pc, #472]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a76      	ldr	r2, [pc, #472]	@ (8005194 <StartDefaultTask+0x1bac>)
 8004fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fc0:	4619      	mov	r1, r3
 8004fc2:	2307      	movs	r3, #7
 8004fc4:	9300      	str	r3, [sp, #0]
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4a73      	ldr	r2, [pc, #460]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004fca:	4874      	ldr	r0, [pc, #464]	@ (800519c <StartDefaultTask+0x1bb4>)
 8004fcc:	f001 f8f8 	bl	80061c0 <SPIF_ReadSector>
				  SM = read[0];
 8004fd0:	4b71      	ldr	r3, [pc, #452]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004fd2:	781b      	ldrb	r3, [r3, #0]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4b74      	ldr	r3, [pc, #464]	@ (80051a8 <StartDefaultTask+0x1bc0>)
 8004fd8:	601a      	str	r2, [r3, #0]
				  SPIF_ReadSector(&spif, eepDisplay[dispCount], read, 1, 8);
 8004fda:	4b6d      	ldr	r3, [pc, #436]	@ (8005190 <StartDefaultTask+0x1ba8>)
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a6d      	ldr	r2, [pc, #436]	@ (8005194 <StartDefaultTask+0x1bac>)
 8004fe0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fe4:	4619      	mov	r1, r3
 8004fe6:	2308      	movs	r3, #8
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	2301      	movs	r3, #1
 8004fec:	4a6a      	ldr	r2, [pc, #424]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004fee:	486b      	ldr	r0, [pc, #428]	@ (800519c <StartDefaultTask+0x1bb4>)
 8004ff0:	f001 f8e6 	bl	80061c0 <SPIF_ReadSector>
				  SK = read[0] * 25;
 8004ff4:	4b68      	ldr	r3, [pc, #416]	@ (8005198 <StartDefaultTask+0x1bb0>)
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4613      	mov	r3, r2
 8004ffc:	009b      	lsls	r3, r3, #2
 8004ffe:	4413      	add	r3, r2
 8005000:	009a      	lsls	r2, r3, #2
 8005002:	4413      	add	r3, r2
 8005004:	4a69      	ldr	r2, [pc, #420]	@ (80051ac <StartDefaultTask+0x1bc4>)
 8005006:	6013      	str	r3, [r2, #0]
				}
				dispCount = 0;
 8005008:	4b61      	ldr	r3, [pc, #388]	@ (8005190 <StartDefaultTask+0x1ba8>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
				lastDC = 0;
 800500e:	4b65      	ldr	r3, [pc, #404]	@ (80051a4 <StartDefaultTask+0x1bbc>)
 8005010:	2200      	movs	r2, #0
 8005012:	601a      	str	r2, [r3, #0]
				pause = false;
 8005014:	4b66      	ldr	r3, [pc, #408]	@ (80051b0 <StartDefaultTask+0x1bc8>)
 8005016:	2200      	movs	r2, #0
 8005018:	701a      	strb	r2, [r3, #0]
				bscroll = false;
 800501a:	4b66      	ldr	r3, [pc, #408]	@ (80051b4 <StartDefaultTask+0x1bcc>)
 800501c:	2200      	movs	r2, #0
 800501e:	701a      	strb	r2, [r3, #0]
				LCDPrint("f");
 8005020:	4865      	ldr	r0, [pc, #404]	@ (80051b8 <StartDefaultTask+0x1bd0>)
 8005022:	f7fd fee9 	bl	8002df8 <LCDPrint>
				HAL_Delay(500);
 8005026:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800502a:	f001 fd03 	bl	8006a34 <HAL_Delay>
			  }
			}
		  }
		  last = millis();
 800502e:	f7fc fe8b 	bl	8001d48 <millis>
 8005032:	4603      	mov	r3, r0
 8005034:	4a61      	ldr	r2, [pc, #388]	@ (80051bc <StartDefaultTask+0x1bd4>)
 8005036:	6013      	str	r3, [r2, #0]
		}

		// If count has changed print the new value to serial
		if (vol != vol_last) { // mode v
 8005038:	4b61      	ldr	r3, [pc, #388]	@ (80051c0 <StartDefaultTask+0x1bd8>)
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	4b61      	ldr	r3, [pc, #388]	@ (80051c4 <StartDefaultTask+0x1bdc>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	429a      	cmp	r2, r3
 8005042:	d041      	beq.n	80050c8 <StartDefaultTask+0x1ae0>
		  int V = vol + 48;
 8005044:	4b5e      	ldr	r3, [pc, #376]	@ (80051c0 <StartDefaultTask+0x1bd8>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	3330      	adds	r3, #48	@ 0x30
 800504a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
		  char v = (char)V;
 800504e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005052:	f887 308b 	strb.w	r3, [r7, #139]	@ 0x8b
		  char VSfinal[2] = {v,0};
 8005056:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800505a:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800505e:	f897 208b 	ldrb.w	r2, [r7, #139]	@ 0x8b
 8005062:	701a      	strb	r2, [r3, #0]
 8005064:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005068:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800506c:	2200      	movs	r2, #0
 800506e:	705a      	strb	r2, [r3, #1]
		  Sender(VSfinal,2); //set vol
 8005070:	f107 0314 	add.w	r3, r7, #20
 8005074:	2102      	movs	r1, #2
 8005076:	4618      	mov	r0, r3
 8005078:	f7fe f9d0 	bl	800341c <Sender>

		  Sender2cdu(VSfinal,2); //sending also to cdu for synchronization
 800507c:	f107 0314 	add.w	r3, r7, #20
 8005080:	2102      	movs	r1, #2
 8005082:	4618      	mov	r0, r3
 8005084:	f000 f95e 	bl	8005344 <Sender2cdu>

	//	  Serial2.print("v");
	//	  printFloat2(freq,3);
	//	  Serial2.print(vol);
	//	  Serial2.println("");
		  sprintf(toPrint, "%c%0.3f%d", 'v', freq, vol);
 8005088:	4b4f      	ldr	r3, [pc, #316]	@ (80051c8 <StartDefaultTask+0x1be0>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4618      	mov	r0, r3
 800508e:	f7fb fa3b 	bl	8000508 <__aeabi_f2d>
 8005092:	4602      	mov	r2, r0
 8005094:	460b      	mov	r3, r1
 8005096:	494a      	ldr	r1, [pc, #296]	@ (80051c0 <StartDefaultTask+0x1bd8>)
 8005098:	6809      	ldr	r1, [r1, #0]
 800509a:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 800509e:	9102      	str	r1, [sp, #8]
 80050a0:	e9cd 2300 	strd	r2, r3, [sp]
 80050a4:	2276      	movs	r2, #118	@ 0x76
 80050a6:	4949      	ldr	r1, [pc, #292]	@ (80051cc <StartDefaultTask+0x1be4>)
 80050a8:	f006 fa4a 	bl	800b540 <siprintf>
		  LCDPrint(toPrint);
 80050ac:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80050b0:	4618      	mov	r0, r3
 80050b2:	f7fd fea1 	bl	8002df8 <LCDPrint>

		  vol_last = vol;
 80050b6:	4b42      	ldr	r3, [pc, #264]	@ (80051c0 <StartDefaultTask+0x1bd8>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a42      	ldr	r2, [pc, #264]	@ (80051c4 <StartDefaultTask+0x1bdc>)
 80050bc:	6013      	str	r3, [r2, #0]
		  last = millis();
 80050be:	f7fc fe43 	bl	8001d48 <millis>
 80050c2:	4603      	mov	r3, r0
 80050c4:	4a3d      	ldr	r2, [pc, #244]	@ (80051bc <StartDefaultTask+0x1bd4>)
 80050c6:	6013      	str	r3, [r2, #0]
		}
		if (obs != obs_last) { // mode s
 80050c8:	4b41      	ldr	r3, [pc, #260]	@ (80051d0 <StartDefaultTask+0x1be8>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	4b41      	ldr	r3, [pc, #260]	@ (80051d4 <StartDefaultTask+0x1bec>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d01d      	beq.n	8005110 <StartDefaultTask+0x1b28>

	//	  Serial2.print("s");
	//	  printFloat2(freq,3);
	//	  Serial2.print(squelch); //set vol/squelch
	//	  Serial2.println("");
		  sprintf(toPrint, "%c%03d", 'b', obs);
 80050d4:	4b3e      	ldr	r3, [pc, #248]	@ (80051d0 <StartDefaultTask+0x1be8>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80050dc:	2262      	movs	r2, #98	@ 0x62
 80050de:	493e      	ldr	r1, [pc, #248]	@ (80051d8 <StartDefaultTask+0x1bf0>)
 80050e0:	f006 fa2e 	bl	800b540 <siprintf>
		  LCDPrint(toPrint);
 80050e4:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80050e8:	4618      	mov	r0, r3
 80050ea:	f7fd fe85 	bl	8002df8 <LCDPrint>

		  Sender("",3);
 80050ee:	2103      	movs	r1, #3
 80050f0:	483a      	ldr	r0, [pc, #232]	@ (80051dc <StartDefaultTask+0x1bf4>)
 80050f2:	f7fe f993 	bl	800341c <Sender>

		  Sender2cdu("",3); //sending also to cdu for synchronization
 80050f6:	2103      	movs	r1, #3
 80050f8:	4838      	ldr	r0, [pc, #224]	@ (80051dc <StartDefaultTask+0x1bf4>)
 80050fa:	f000 f923 	bl	8005344 <Sender2cdu>

		  obs_last = obs;
 80050fe:	4b34      	ldr	r3, [pc, #208]	@ (80051d0 <StartDefaultTask+0x1be8>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a34      	ldr	r2, [pc, #208]	@ (80051d4 <StartDefaultTask+0x1bec>)
 8005104:	6013      	str	r3, [r2, #0]
		  last = millis();
 8005106:	f7fc fe1f 	bl	8001d48 <millis>
 800510a:	4603      	mov	r3, r0
 800510c:	4a2b      	ldr	r2, [pc, #172]	@ (80051bc <StartDefaultTask+0x1bd4>)
 800510e:	6013      	str	r3, [r2, #0]
		}
		if (freq != freq_last || Standby != sfreq_last) { // mode f
 8005110:	4b2d      	ldr	r3, [pc, #180]	@ (80051c8 <StartDefaultTask+0x1be0>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	4a32      	ldr	r2, [pc, #200]	@ (80051e0 <StartDefaultTask+0x1bf8>)
 8005116:	6812      	ldr	r2, [r2, #0]
 8005118:	4611      	mov	r1, r2
 800511a:	4618      	mov	r0, r3
 800511c:	f7fb fdb8 	bl	8000c90 <__aeabi_fcmpeq>
 8005120:	4603      	mov	r3, r0
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00b      	beq.n	800513e <StartDefaultTask+0x1b56>
 8005126:	4b2f      	ldr	r3, [pc, #188]	@ (80051e4 <StartDefaultTask+0x1bfc>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	4a2f      	ldr	r2, [pc, #188]	@ (80051e8 <StartDefaultTask+0x1c00>)
 800512c:	6812      	ldr	r2, [r2, #0]
 800512e:	4611      	mov	r1, r2
 8005130:	4618      	mov	r0, r3
 8005132:	f7fb fdad 	bl	8000c90 <__aeabi_fcmpeq>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	f040 80d6 	bne.w	80052ea <StartDefaultTask+0x1d02>
		  int MA = MHz - 48;
 800513e:	4b2b      	ldr	r3, [pc, #172]	@ (80051ec <StartDefaultTask+0x1c04>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	3b30      	subs	r3, #48	@ 0x30
 8005144:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		  int KA = (KHz/25) + 48;
 8005148:	4b29      	ldr	r3, [pc, #164]	@ (80051f0 <StartDefaultTask+0x1c08>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a29      	ldr	r2, [pc, #164]	@ (80051f4 <StartDefaultTask+0x1c0c>)
 800514e:	fb82 1203 	smull	r1, r2, r2, r3
 8005152:	10d2      	asrs	r2, r2, #3
 8005154:	17db      	asrs	r3, r3, #31
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	3330      	adds	r3, #48	@ 0x30
 800515a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		  char m = (char)MA;
 800515e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005162:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		  char k = (char)KA;
 8005166:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800516a:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
		  char Mfinal[3] = {m,k,0};
 800516e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005172:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8005176:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 800517a:	701a      	strb	r2, [r3, #0]
 800517c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005180:	e03a      	b.n	80051f8 <StartDefaultTask+0x1c10>
 8005182:	bf00      	nop
 8005184:	f3af 8000 	nop.w
 8005188:	9999999a 	.word	0x9999999a
 800518c:	3f999999 	.word	0x3f999999
 8005190:	200006ec 	.word	0x200006ec
 8005194:	200006ac 	.word	0x200006ac
 8005198:	2000070c 	.word	0x2000070c
 800519c:	20000678 	.word	0x20000678
 80051a0:	0800d96c 	.word	0x0800d96c
 80051a4:	20000740 	.word	0x20000740
 80051a8:	20000008 	.word	0x20000008
 80051ac:	200006a0 	.word	0x200006a0
 80051b0:	2000000c 	.word	0x2000000c
 80051b4:	200006f4 	.word	0x200006f4
 80051b8:	0800d998 	.word	0x0800d998
 80051bc:	20000724 	.word	0x20000724
 80051c0:	200006a4 	.word	0x200006a4
 80051c4:	20000744 	.word	0x20000744
 80051c8:	20000698 	.word	0x20000698
 80051cc:	0800d99c 	.word	0x0800d99c
 80051d0:	200006fc 	.word	0x200006fc
 80051d4:	20000748 	.word	0x20000748
 80051d8:	0800d9a8 	.word	0x0800d9a8
 80051dc:	0800d9b0 	.word	0x0800d9b0
 80051e0:	20000018 	.word	0x20000018
 80051e4:	20000004 	.word	0x20000004
 80051e8:	2000001c 	.word	0x2000001c
 80051ec:	20000000 	.word	0x20000000
 80051f0:	2000069c 	.word	0x2000069c
 80051f4:	51eb851f 	.word	0x51eb851f
 80051f8:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80051fc:	f897 207e 	ldrb.w	r2, [r7, #126]	@ 0x7e
 8005200:	705a      	strb	r2, [r3, #1]
 8005202:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005206:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800520a:	2200      	movs	r2, #0
 800520c:	709a      	strb	r2, [r3, #2]
		  Sender(Mfinal, 0); //set active
 800520e:	f107 0310 	add.w	r3, r7, #16
 8005212:	2100      	movs	r1, #0
 8005214:	4618      	mov	r0, r3
 8005216:	f7fe f901 	bl	800341c <Sender>

		  Sender2cdu(Mfinal,0); //sending also to cdu for synchronization
 800521a:	f107 0310 	add.w	r3, r7, #16
 800521e:	2100      	movs	r1, #0
 8005220:	4618      	mov	r0, r3
 8005222:	f000 f88f 	bl	8005344 <Sender2cdu>

		  MA = SM - 48;
 8005226:	4b32      	ldr	r3, [pc, #200]	@ (80052f0 <StartDefaultTask+0x1d08>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	3b30      	subs	r3, #48	@ 0x30
 800522c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		  KA = (SK/25) + 48;
 8005230:	4b30      	ldr	r3, [pc, #192]	@ (80052f4 <StartDefaultTask+0x1d0c>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a30      	ldr	r2, [pc, #192]	@ (80052f8 <StartDefaultTask+0x1d10>)
 8005236:	fb82 1203 	smull	r1, r2, r2, r3
 800523a:	10d2      	asrs	r2, r2, #3
 800523c:	17db      	asrs	r3, r3, #31
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	3330      	adds	r3, #48	@ 0x30
 8005242:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
		  m = (char)MA;
 8005246:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800524a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
		  k = (char)KA;
 800524e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005252:	f887 307e 	strb.w	r3, [r7, #126]	@ 0x7e
		  char Sfinal[3] = {m,k,0};
 8005256:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800525a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800525e:	f897 207f 	ldrb.w	r2, [r7, #127]	@ 0x7f
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005268:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800526c:	f897 207e 	ldrb.w	r2, [r7, #126]	@ 0x7e
 8005270:	705a      	strb	r2, [r3, #1]
 8005272:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8005276:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 800527a:	2200      	movs	r2, #0
 800527c:	709a      	strb	r2, [r3, #2]
		  Sender(Sfinal, 1); //set standby
 800527e:	f107 030c 	add.w	r3, r7, #12
 8005282:	2101      	movs	r1, #1
 8005284:	4618      	mov	r0, r3
 8005286:	f7fe f8c9 	bl	800341c <Sender>

		  Sender2cdu(Sfinal,1); //sending also to cdu for synchronization
 800528a:	f107 030c 	add.w	r3, r7, #12
 800528e:	2101      	movs	r1, #1
 8005290:	4618      	mov	r0, r3
 8005292:	f000 f857 	bl	8005344 <Sender2cdu>

	//	  Serial2.print("f");
	//	  printFloat2(freq,3);
	//	  printFloat2(Standby,3);
	//	  Serial2.println("");
		  sprintf(toPrint, "%c%0.3f%0.3f", 'f', freq, Standby);
 8005296:	4b19      	ldr	r3, [pc, #100]	@ (80052fc <StartDefaultTask+0x1d14>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4618      	mov	r0, r3
 800529c:	f7fb f934 	bl	8000508 <__aeabi_f2d>
 80052a0:	4604      	mov	r4, r0
 80052a2:	460d      	mov	r5, r1
 80052a4:	4b16      	ldr	r3, [pc, #88]	@ (8005300 <StartDefaultTask+0x1d18>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7fb f92d 	bl	8000508 <__aeabi_f2d>
 80052ae:	4602      	mov	r2, r0
 80052b0:	460b      	mov	r3, r1
 80052b2:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80052b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80052ba:	e9cd 4500 	strd	r4, r5, [sp]
 80052be:	2266      	movs	r2, #102	@ 0x66
 80052c0:	4910      	ldr	r1, [pc, #64]	@ (8005304 <StartDefaultTask+0x1d1c>)
 80052c2:	f006 f93d 	bl	800b540 <siprintf>
		  LCDPrint(toPrint);
 80052c6:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80052ca:	4618      	mov	r0, r3
 80052cc:	f7fd fd94 	bl	8002df8 <LCDPrint>

		  sfreq_last = Standby;
 80052d0:	4b0b      	ldr	r3, [pc, #44]	@ (8005300 <StartDefaultTask+0x1d18>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	4a0c      	ldr	r2, [pc, #48]	@ (8005308 <StartDefaultTask+0x1d20>)
 80052d6:	6013      	str	r3, [r2, #0]
		  freq_last = freq;
 80052d8:	4b08      	ldr	r3, [pc, #32]	@ (80052fc <StartDefaultTask+0x1d14>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a0b      	ldr	r2, [pc, #44]	@ (800530c <StartDefaultTask+0x1d24>)
 80052de:	6013      	str	r3, [r2, #0]
		  last = millis();
 80052e0:	f7fc fd32 	bl	8001d48 <millis>
 80052e4:	4603      	mov	r3, r0
 80052e6:	4a0a      	ldr	r2, [pc, #40]	@ (8005310 <StartDefaultTask+0x1d28>)
 80052e8:	6013      	str	r3, [r2, #0]
	  {
 80052ea:	f7fe b985 	b.w	80035f8 <StartDefaultTask+0x10>
 80052ee:	bf00      	nop
 80052f0:	20000008 	.word	0x20000008
 80052f4:	200006a0 	.word	0x200006a0
 80052f8:	51eb851f 	.word	0x51eb851f
 80052fc:	20000698 	.word	0x20000698
 8005300:	20000004 	.word	0x20000004
 8005304:	0800d95c 	.word	0x0800d95c
 8005308:	2000001c 	.word	0x2000001c
 800530c:	20000018 	.word	0x20000018
 8005310:	20000724 	.word	0x20000724

08005314 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a04      	ldr	r2, [pc, #16]	@ (8005334 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d101      	bne.n	800532a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8005326:	f001 fb69 	bl	80069fc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800532a:	bf00      	nop
 800532c:	3708      	adds	r7, #8
 800532e:	46bd      	mov	sp, r7
 8005330:	bd80      	pop	{r7, pc}
 8005332:	bf00      	nop
 8005334:	40001000 	.word	0x40001000

08005338 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005338:	b480      	push	{r7}
 800533a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800533c:	b672      	cpsid	i
}
 800533e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005340:	bf00      	nop
 8005342:	e7fd      	b.n	8005340 <Error_Handler+0x8>

08005344 <Sender2cdu>:
unsigned char rxbuffcdu[1];
char rxmsgcdu[25];
int rxcountcdu = 0;
bool rxfreecdu = false;

void Sender2cdu(const char * str, int mode) { //TODO				construct and send a message (likely over UART)
 8005344:	b580      	push	{r7, lr}
 8005346:	b092      	sub	sp, #72	@ 0x48
 8005348:	af02      	add	r7, sp, #8
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
    char crlf[] = {'\r','\n', 0};
 800534e:	4a69      	ldr	r2, [pc, #420]	@ (80054f4 <Sender2cdu+0x1b0>)
 8005350:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8005354:	6812      	ldr	r2, [r2, #0]
 8005356:	4611      	mov	r1, r2
 8005358:	8019      	strh	r1, [r3, #0]
 800535a:	3302      	adds	r3, #2
 800535c:	0c12      	lsrs	r2, r2, #16
 800535e:	701a      	strb	r2, [r3, #0]
    uint8_t str2[25]; // Array to hold the constructed string in ASCII

    memset(str2, 0, sizeof(str2)); // Initialize the array with zeros
 8005360:	f107 031c 	add.w	r3, r7, #28
 8005364:	2219      	movs	r2, #25
 8005366:	2100      	movs	r1, #0
 8005368:	4618      	mov	r0, r3
 800536a:	f006 f94c 	bl	800b606 <memset>

    if (mode == 0) {
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d12d      	bne.n	80053d0 <Sender2cdu+0x8c>
        char m = str[0];
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        char k = str[1];
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	3301      	adds	r3, #1
 8005380:	781b      	ldrb	r3, [r3, #0]
 8005382:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
        snprintf((char*)str2, sizeof(str2), ACTIVE_FREQ_MESSAGE, m, k);
 8005386:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 800538a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800538e:	f107 001c 	add.w	r0, r7, #28
 8005392:	9300      	str	r3, [sp, #0]
 8005394:	4613      	mov	r3, r2
 8005396:	4a58      	ldr	r2, [pc, #352]	@ (80054f8 <Sender2cdu+0x1b4>)
 8005398:	2119      	movs	r1, #25
 800539a:	f006 f89d 	bl	800b4d8 <sniprintf>
        char end2[3];
        checksum((char*)str2, end2);
 800539e:	f107 0218 	add.w	r2, r7, #24
 80053a2:	f107 031c 	add.w	r3, r7, #28
 80053a6:	4611      	mov	r1, r2
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7fd fcc3 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end2);
 80053ae:	f107 0218 	add.w	r2, r7, #24
 80053b2:	f107 031c 	add.w	r3, r7, #28
 80053b6:	4611      	mov	r1, r2
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fd fcf9 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 80053be:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80053c2:	f107 031c 	add.w	r3, r7, #28
 80053c6:	4611      	mov	r1, r2
 80053c8:	4618      	mov	r0, r3
 80053ca:	f7fd fcf1 	bl	8002db0 <concatTwoChars>
 80053ce:	e07b      	b.n	80054c8 <Sender2cdu+0x184>
    } else if (mode == 1) {
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d12d      	bne.n	8005432 <Sender2cdu+0xee>
        char m = str[0];
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	781b      	ldrb	r3, [r3, #0]
 80053da:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
        char k = str[1];
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3301      	adds	r3, #1
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
        snprintf((char*)str2, sizeof(str2), STANDBY_FREQ_MESSAGE, m, k);
 80053e8:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 80053ec:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80053f0:	f107 001c 	add.w	r0, r7, #28
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	4613      	mov	r3, r2
 80053f8:	4a40      	ldr	r2, [pc, #256]	@ (80054fc <Sender2cdu+0x1b8>)
 80053fa:	2119      	movs	r1, #25
 80053fc:	f006 f86c 	bl	800b4d8 <sniprintf>
        char end3[3];
        checksum((char*)str2, end3);
 8005400:	f107 0214 	add.w	r2, r7, #20
 8005404:	f107 031c 	add.w	r3, r7, #28
 8005408:	4611      	mov	r1, r2
 800540a:	4618      	mov	r0, r3
 800540c:	f7fd fc92 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end3);
 8005410:	f107 0214 	add.w	r2, r7, #20
 8005414:	f107 031c 	add.w	r3, r7, #28
 8005418:	4611      	mov	r1, r2
 800541a:	4618      	mov	r0, r3
 800541c:	f7fd fcc8 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 8005420:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8005424:	f107 031c 	add.w	r3, r7, #28
 8005428:	4611      	mov	r1, r2
 800542a:	4618      	mov	r0, r3
 800542c:	f7fd fcc0 	bl	8002db0 <concatTwoChars>
 8005430:	e04a      	b.n	80054c8 <Sender2cdu+0x184>
    } else if (mode == 2) {
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b02      	cmp	r3, #2
 8005436:	d124      	bne.n	8005482 <Sender2cdu+0x13e>
        char v = str[0];
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	781b      	ldrb	r3, [r3, #0]
 800543c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        snprintf((char*)str2, sizeof(str2), VOLUME_MESSAGE, v);
 8005440:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005444:	f107 001c 	add.w	r0, r7, #28
 8005448:	4a2d      	ldr	r2, [pc, #180]	@ (8005500 <Sender2cdu+0x1bc>)
 800544a:	2119      	movs	r1, #25
 800544c:	f006 f844 	bl	800b4d8 <sniprintf>
        char end4[3];
        checksum((char*)str2, end4);
 8005450:	f107 0210 	add.w	r2, r7, #16
 8005454:	f107 031c 	add.w	r3, r7, #28
 8005458:	4611      	mov	r1, r2
 800545a:	4618      	mov	r0, r3
 800545c:	f7fd fc6a 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end4);
 8005460:	f107 0210 	add.w	r2, r7, #16
 8005464:	f107 031c 	add.w	r3, r7, #28
 8005468:	4611      	mov	r1, r2
 800546a:	4618      	mov	r0, r3
 800546c:	f7fd fca0 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 8005470:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8005474:	f107 031c 	add.w	r3, r7, #28
 8005478:	4611      	mov	r1, r2
 800547a:	4618      	mov	r0, r3
 800547c:	f7fd fc98 	bl	8002db0 <concatTwoChars>
 8005480:	e022      	b.n	80054c8 <Sender2cdu+0x184>
    } else if (mode == 3) {
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	2b03      	cmp	r3, #3
 8005486:	d11f      	bne.n	80054c8 <Sender2cdu+0x184>
        snprintf((char*)str2, sizeof(str2), OBS_MESSAGE, obs);
 8005488:	4b1e      	ldr	r3, [pc, #120]	@ (8005504 <Sender2cdu+0x1c0>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f107 001c 	add.w	r0, r7, #28
 8005490:	4a1d      	ldr	r2, [pc, #116]	@ (8005508 <Sender2cdu+0x1c4>)
 8005492:	2119      	movs	r1, #25
 8005494:	f006 f820 	bl	800b4d8 <sniprintf>
        char end5[3];
        checksum((char*)str2, end5);
 8005498:	f107 020c 	add.w	r2, r7, #12
 800549c:	f107 031c 	add.w	r3, r7, #28
 80054a0:	4611      	mov	r1, r2
 80054a2:	4618      	mov	r0, r3
 80054a4:	f7fd fc46 	bl	8002d34 <checksum>
        concatTwoChars((char*)str2, end5);
 80054a8:	f107 020c 	add.w	r2, r7, #12
 80054ac:	f107 031c 	add.w	r3, r7, #28
 80054b0:	4611      	mov	r1, r2
 80054b2:	4618      	mov	r0, r3
 80054b4:	f7fd fc7c 	bl	8002db0 <concatTwoChars>
        concatTwoChars((char*)str2, crlf);
 80054b8:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 80054bc:	f107 031c 	add.w	r3, r7, #28
 80054c0:	4611      	mov	r1, r2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f7fd fc74 	bl	8002db0 <concatTwoChars>
    }

    HAL_UART_Transmit(&huart5, str2, strlen((char*)str2), 500);
 80054c8:	f107 031c 	add.w	r3, r7, #28
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fa feaf 	bl	8000230 <strlen>
 80054d2:	4603      	mov	r3, r0
 80054d4:	b29a      	uxth	r2, r3
 80054d6:	f107 011c 	add.w	r1, r7, #28
 80054da:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80054de:	480b      	ldr	r0, [pc, #44]	@ (800550c <Sender2cdu+0x1c8>)
 80054e0:	f003 fb76 	bl	8008bd0 <HAL_UART_Transmit>
    HAL_Delay(100);
 80054e4:	2064      	movs	r0, #100	@ 0x64
 80054e6:	f001 faa5 	bl	8006a34 <HAL_Delay>
}
 80054ea:	bf00      	nop
 80054ec:	3740      	adds	r7, #64	@ 0x40
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
 80054f2:	bf00      	nop
 80054f4:	0800d9f8 	.word	0x0800d9f8
 80054f8:	0800d9bc 	.word	0x0800d9bc
 80054fc:	0800d9cc 	.word	0x0800d9cc
 8005500:	0800d9dc 	.word	0x0800d9dc
 8005504:	200006fc 	.word	0x200006fc
 8005508:	0800d9e8 	.word	0x0800d9e8
 800550c:	20000554 	.word	0x20000554

08005510 <Test_Pattern>:

bool Test_Pattern (char * msg, char * pattern) {
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
	if(*msg != *pattern) return false;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	781a      	ldrb	r2, [r3, #0]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	781b      	ldrb	r3, [r3, #0]
 8005522:	429a      	cmp	r2, r3
 8005524:	d001      	beq.n	800552a <Test_Pattern+0x1a>
 8005526:	2300      	movs	r3, #0
 8005528:	e00a      	b.n	8005540 <Test_Pattern+0x30>
	if(*(msg+1) != *(pattern+1)) return false;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	3301      	adds	r3, #1
 800552e:	781a      	ldrb	r2, [r3, #0]
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	3301      	adds	r3, #1
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	429a      	cmp	r2, r3
 8005538:	d001      	beq.n	800553e <Test_Pattern+0x2e>
 800553a:	2300      	movs	r3, #0
 800553c:	e000      	b.n	8005540 <Test_Pattern+0x30>
	return true;
 800553e:	2301      	movs	r3, #1
}
 8005540:	4618      	mov	r0, r3
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	bc80      	pop	{r7}
 8005548:	4770      	bx	lr
 800554a:	0000      	movs	r0, r0
 800554c:	0000      	movs	r0, r0
	...

08005550 <task3_init>:

void task3_init(void const * argument)
{ // data synchronization between cdu and rcu
 8005550:	b5b0      	push	{r4, r5, r7, lr}
 8005552:	b088      	sub	sp, #32
 8005554:	af00      	add	r7, sp, #0
 8005556:	6078      	str	r0, [r7, #4]
//		  response = HAL_UART_Receive(&huart5, rxbuffcdu, 1, 500);
//		  HAL_UART

		  //printf("%u\n",rxbuffcdu);
		//HAL_Delay(100);
		  if(responseCDU==HAL_OK) //if transfer is successful
 8005558:	4b7b      	ldr	r3, [pc, #492]	@ (8005748 <task3_init+0x1f8>)
 800555a:	781b      	ldrb	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d118      	bne.n	8005592 <task3_init+0x42>
		  {
			  responseCDU = 2;
 8005560:	4b79      	ldr	r3, [pc, #484]	@ (8005748 <task3_init+0x1f8>)
 8005562:	2202      	movs	r2, #2
 8005564:	701a      	strb	r2, [r3, #0]
//			  rxmsgcdu[rxcountcdu] = rxbuffcdu[0];
//			  rxcountcdu++;
			  if (rxcountcdu > 24) {
 8005566:	4b79      	ldr	r3, [pc, #484]	@ (800574c <task3_init+0x1fc>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b18      	cmp	r3, #24
 800556c:	dd02      	ble.n	8005574 <task3_init+0x24>
				  rxcountcdu = 0;
 800556e:	4b77      	ldr	r3, [pc, #476]	@ (800574c <task3_init+0x1fc>)
 8005570:	2200      	movs	r2, #0
 8005572:	601a      	str	r2, [r3, #0]
//			  if (rxbuffcdu[0] == '$')
//			  {
//				 time = millis();
//			  }

			  if (rxbuffcdu[0] == '\n')
 8005574:	4b76      	ldr	r3, [pc, #472]	@ (8005750 <task3_init+0x200>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	2b0a      	cmp	r3, #10
 800557a:	d10a      	bne.n	8005592 <task3_init+0x42>
			  {
//				  unsigned int duration = millis() - time;
//				  print();
				  rxmsgcdu[rxcountcdu] = 0;
 800557c:	4b73      	ldr	r3, [pc, #460]	@ (800574c <task3_init+0x1fc>)
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a74      	ldr	r2, [pc, #464]	@ (8005754 <task3_init+0x204>)
 8005582:	2100      	movs	r1, #0
 8005584:	54d1      	strb	r1, [r2, r3]
				  rxcountcdu = 0;
 8005586:	4b71      	ldr	r3, [pc, #452]	@ (800574c <task3_init+0x1fc>)
 8005588:	2200      	movs	r2, #0
 800558a:	601a      	str	r2, [r3, #0]
				  rxfreecdu = true;
 800558c:	4b72      	ldr	r3, [pc, #456]	@ (8005758 <task3_init+0x208>)
 800558e:	2201      	movs	r2, #1
 8005590:	701a      	strb	r2, [r3, #0]
//		  {
//			  // no message in 1 seconds
//			  __HAL_UART_FLUSH_DRREGISTER(&huart5);  // Clear the UART Data Register
//			  rxcountcdu = 0;
//		  }
		  if(rxfreecdu)
 8005592:	4b71      	ldr	r3, [pc, #452]	@ (8005758 <task3_init+0x208>)
 8005594:	781b      	ldrb	r3, [r3, #0]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d0de      	beq.n	8005558 <task3_init+0x8>
		  {
			  rxfreecdu = false;
 800559a:	4b6f      	ldr	r3, [pc, #444]	@ (8005758 <task3_init+0x208>)
 800559c:	2200      	movs	r2, #0
 800559e:	701a      	strb	r2, [r3, #0]
			  if(rxmsgcdu[4] == RCU_DESIG)
 80055a0:	4b6c      	ldr	r3, [pc, #432]	@ (8005754 <task3_init+0x204>)
 80055a2:	791b      	ldrb	r3, [r3, #4]
 80055a4:	2b4e      	cmp	r3, #78	@ 0x4e
 80055a6:	d1d7      	bne.n	8005558 <task3_init+0x8>
			  {
				  if(Test_Pattern(&rxmsgcdu[6], ACTIVE_FREQ_IDENTIFIER))
 80055a8:	496c      	ldr	r1, [pc, #432]	@ (800575c <task3_init+0x20c>)
 80055aa:	486d      	ldr	r0, [pc, #436]	@ (8005760 <task3_init+0x210>)
 80055ac:	f7ff ffb0 	bl	8005510 <Test_Pattern>
 80055b0:	4603      	mov	r3, r0
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d03e      	beq.n	8005634 <task3_init+0xe4>
				  {
					  float rxfreq;
					  rxfreq = (rxmsgcdu[8] + 48) + ((rxmsgcdu[9] - 48) * .025); // active frequency
 80055b6:	4b67      	ldr	r3, [pc, #412]	@ (8005754 <task3_init+0x204>)
 80055b8:	7a1b      	ldrb	r3, [r3, #8]
 80055ba:	3330      	adds	r3, #48	@ 0x30
 80055bc:	4618      	mov	r0, r3
 80055be:	f7fa ff91 	bl	80004e4 <__aeabi_i2d>
 80055c2:	4604      	mov	r4, r0
 80055c4:	460d      	mov	r5, r1
 80055c6:	4b63      	ldr	r3, [pc, #396]	@ (8005754 <task3_init+0x204>)
 80055c8:	7a5b      	ldrb	r3, [r3, #9]
 80055ca:	3b30      	subs	r3, #48	@ 0x30
 80055cc:	4618      	mov	r0, r3
 80055ce:	f7fa ff89 	bl	80004e4 <__aeabi_i2d>
 80055d2:	a35b      	add	r3, pc, #364	@ (adr r3, 8005740 <task3_init+0x1f0>)
 80055d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d8:	f7fa ffee 	bl	80005b8 <__aeabi_dmul>
 80055dc:	4602      	mov	r2, r0
 80055de:	460b      	mov	r3, r1
 80055e0:	4620      	mov	r0, r4
 80055e2:	4629      	mov	r1, r5
 80055e4:	f7fa fe32 	bl	800024c <__adddf3>
 80055e8:	4602      	mov	r2, r0
 80055ea:	460b      	mov	r3, r1
 80055ec:	4610      	mov	r0, r2
 80055ee:	4619      	mov	r1, r3
 80055f0:	f7fb faba 	bl	8000b68 <__aeabi_d2f>
 80055f4:	4603      	mov	r3, r0
 80055f6:	60fb      	str	r3, [r7, #12]
					  if (rxfreq != freq)
 80055f8:	4b5a      	ldr	r3, [pc, #360]	@ (8005764 <task3_init+0x214>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4619      	mov	r1, r3
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f7fb fb46 	bl	8000c90 <__aeabi_fcmpeq>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	f040 8097 	bne.w	800573a <task3_init+0x1ea>
					  {
						  freq = rxfreq;
 800560c:	4a55      	ldr	r2, [pc, #340]	@ (8005764 <task3_init+0x214>)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6013      	str	r3, [r2, #0]
						  MHz = rxmsgcdu[8] + 48;
 8005612:	4b50      	ldr	r3, [pc, #320]	@ (8005754 <task3_init+0x204>)
 8005614:	7a1b      	ldrb	r3, [r3, #8]
 8005616:	3330      	adds	r3, #48	@ 0x30
 8005618:	4a53      	ldr	r2, [pc, #332]	@ (8005768 <task3_init+0x218>)
 800561a:	6013      	str	r3, [r2, #0]
						  KHz = (rxmsgcdu[9] - 48) * 25;
 800561c:	4b4d      	ldr	r3, [pc, #308]	@ (8005754 <task3_init+0x204>)
 800561e:	7a5b      	ldrb	r3, [r3, #9]
 8005620:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8005624:	4613      	mov	r3, r2
 8005626:	009b      	lsls	r3, r3, #2
 8005628:	4413      	add	r3, r2
 800562a:	009a      	lsls	r2, r3, #2
 800562c:	4413      	add	r3, r2
 800562e:	4a4f      	ldr	r2, [pc, #316]	@ (800576c <task3_init+0x21c>)
 8005630:	6013      	str	r3, [r2, #0]
 8005632:	e791      	b.n	8005558 <task3_init+0x8>
					  else
					  {

					  }
				  }
				  else if(Test_Pattern(&rxmsgcdu[6], STANDBY_FREQ_IDENTIFIER))// standby frequency, rxmsgcdu[6] == '2' && rxmsgcdu[7] == '8'
 8005634:	494e      	ldr	r1, [pc, #312]	@ (8005770 <task3_init+0x220>)
 8005636:	484a      	ldr	r0, [pc, #296]	@ (8005760 <task3_init+0x210>)
 8005638:	f7ff ff6a 	bl	8005510 <Test_Pattern>
 800563c:	4603      	mov	r3, r0
 800563e:	2b00      	cmp	r3, #0
 8005640:	d03d      	beq.n	80056be <task3_init+0x16e>
				  {
					  float rxfreq;
					  rxfreq = (rxmsgcdu[8] + 48) + ((rxmsgcdu[9] - 48) * .025);
 8005642:	4b44      	ldr	r3, [pc, #272]	@ (8005754 <task3_init+0x204>)
 8005644:	7a1b      	ldrb	r3, [r3, #8]
 8005646:	3330      	adds	r3, #48	@ 0x30
 8005648:	4618      	mov	r0, r3
 800564a:	f7fa ff4b 	bl	80004e4 <__aeabi_i2d>
 800564e:	4604      	mov	r4, r0
 8005650:	460d      	mov	r5, r1
 8005652:	4b40      	ldr	r3, [pc, #256]	@ (8005754 <task3_init+0x204>)
 8005654:	7a5b      	ldrb	r3, [r3, #9]
 8005656:	3b30      	subs	r3, #48	@ 0x30
 8005658:	4618      	mov	r0, r3
 800565a:	f7fa ff43 	bl	80004e4 <__aeabi_i2d>
 800565e:	a338      	add	r3, pc, #224	@ (adr r3, 8005740 <task3_init+0x1f0>)
 8005660:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005664:	f7fa ffa8 	bl	80005b8 <__aeabi_dmul>
 8005668:	4602      	mov	r2, r0
 800566a:	460b      	mov	r3, r1
 800566c:	4620      	mov	r0, r4
 800566e:	4629      	mov	r1, r5
 8005670:	f7fa fdec 	bl	800024c <__adddf3>
 8005674:	4602      	mov	r2, r0
 8005676:	460b      	mov	r3, r1
 8005678:	4610      	mov	r0, r2
 800567a:	4619      	mov	r1, r3
 800567c:	f7fb fa74 	bl	8000b68 <__aeabi_d2f>
 8005680:	4603      	mov	r3, r0
 8005682:	613b      	str	r3, [r7, #16]
					  if (rxfreq != Standby)
 8005684:	4b3b      	ldr	r3, [pc, #236]	@ (8005774 <task3_init+0x224>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	4619      	mov	r1, r3
 800568a:	6938      	ldr	r0, [r7, #16]
 800568c:	f7fb fb00 	bl	8000c90 <__aeabi_fcmpeq>
 8005690:	4603      	mov	r3, r0
 8005692:	2b00      	cmp	r3, #0
 8005694:	d151      	bne.n	800573a <task3_init+0x1ea>
					  {
						  Standby = rxfreq;
 8005696:	4a37      	ldr	r2, [pc, #220]	@ (8005774 <task3_init+0x224>)
 8005698:	693b      	ldr	r3, [r7, #16]
 800569a:	6013      	str	r3, [r2, #0]
						  SM = rxmsgcdu[8] + 48;
 800569c:	4b2d      	ldr	r3, [pc, #180]	@ (8005754 <task3_init+0x204>)
 800569e:	7a1b      	ldrb	r3, [r3, #8]
 80056a0:	3330      	adds	r3, #48	@ 0x30
 80056a2:	4a35      	ldr	r2, [pc, #212]	@ (8005778 <task3_init+0x228>)
 80056a4:	6013      	str	r3, [r2, #0]
						  SK = (rxmsgcdu[9] - 48) * 25;
 80056a6:	4b2b      	ldr	r3, [pc, #172]	@ (8005754 <task3_init+0x204>)
 80056a8:	7a5b      	ldrb	r3, [r3, #9]
 80056aa:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80056ae:	4613      	mov	r3, r2
 80056b0:	009b      	lsls	r3, r3, #2
 80056b2:	4413      	add	r3, r2
 80056b4:	009a      	lsls	r2, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	4a30      	ldr	r2, [pc, #192]	@ (800577c <task3_init+0x22c>)
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	e74c      	b.n	8005558 <task3_init+0x8>
					  {

					  }

				  }
				  else if(Test_Pattern(&rxmsgcdu[6], OBS_IDENTIFIER))// obs value
 80056be:	4930      	ldr	r1, [pc, #192]	@ (8005780 <task3_init+0x230>)
 80056c0:	4827      	ldr	r0, [pc, #156]	@ (8005760 <task3_init+0x210>)
 80056c2:	f7ff ff25 	bl	8005510 <Test_Pattern>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d021      	beq.n	8005710 <task3_init+0x1c0>
				  {
					  int i, val = 0;
 80056cc:	2300      	movs	r3, #0
 80056ce:	61bb      	str	r3, [r7, #24]
					  for (i = 8; i <= 10; i++) {
 80056d0:	2308      	movs	r3, #8
 80056d2:	61fb      	str	r3, [r7, #28]
 80056d4:	e00f      	b.n	80056f6 <task3_init+0x1a6>
							  val = val * 10 + (rxmsgcdu[i] - '0');
 80056d6:	69ba      	ldr	r2, [r7, #24]
 80056d8:	4613      	mov	r3, r2
 80056da:	009b      	lsls	r3, r3, #2
 80056dc:	4413      	add	r3, r2
 80056de:	005b      	lsls	r3, r3, #1
 80056e0:	4619      	mov	r1, r3
 80056e2:	4a1c      	ldr	r2, [pc, #112]	@ (8005754 <task3_init+0x204>)
 80056e4:	69fb      	ldr	r3, [r7, #28]
 80056e6:	4413      	add	r3, r2
 80056e8:	781b      	ldrb	r3, [r3, #0]
 80056ea:	3b30      	subs	r3, #48	@ 0x30
 80056ec:	440b      	add	r3, r1
 80056ee:	61bb      	str	r3, [r7, #24]
					  for (i = 8; i <= 10; i++) {
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	3301      	adds	r3, #1
 80056f4:	61fb      	str	r3, [r7, #28]
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	2b0a      	cmp	r3, #10
 80056fa:	ddec      	ble.n	80056d6 <task3_init+0x186>
						  }
					  if (val != obs)
 80056fc:	4b21      	ldr	r3, [pc, #132]	@ (8005784 <task3_init+0x234>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	429a      	cmp	r2, r3
 8005704:	f43f af28 	beq.w	8005558 <task3_init+0x8>
					  {
						  obs = val;
 8005708:	4a1e      	ldr	r2, [pc, #120]	@ (8005784 <task3_init+0x234>)
 800570a:	69bb      	ldr	r3, [r7, #24]
 800570c:	6013      	str	r3, [r2, #0]
 800570e:	e723      	b.n	8005558 <task3_init+0x8>
						  //do nothing
					  }


				  }
				  else if(Test_Pattern(&rxmsgcdu[6], VOLUME_IDENTIFIER))// volume level
 8005710:	491d      	ldr	r1, [pc, #116]	@ (8005788 <task3_init+0x238>)
 8005712:	4813      	ldr	r0, [pc, #76]	@ (8005760 <task3_init+0x210>)
 8005714:	f7ff fefc 	bl	8005510 <Test_Pattern>
 8005718:	4603      	mov	r3, r0
 800571a:	2b00      	cmp	r3, #0
 800571c:	f43f af1c 	beq.w	8005558 <task3_init+0x8>
				  {
					  int val;
					  val = rxmsgcdu[8] - '0'; // subtracting 48
 8005720:	4b0c      	ldr	r3, [pc, #48]	@ (8005754 <task3_init+0x204>)
 8005722:	7a1b      	ldrb	r3, [r3, #8]
 8005724:	3b30      	subs	r3, #48	@ 0x30
 8005726:	617b      	str	r3, [r7, #20]
					  if (val != vol)
 8005728:	4b18      	ldr	r3, [pc, #96]	@ (800578c <task3_init+0x23c>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	697a      	ldr	r2, [r7, #20]
 800572e:	429a      	cmp	r2, r3
 8005730:	f43f af12 	beq.w	8005558 <task3_init+0x8>
					  {
						  vol = val;
 8005734:	4a15      	ldr	r2, [pc, #84]	@ (800578c <task3_init+0x23c>)
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	6013      	str	r3, [r2, #0]
		  if(responseCDU==HAL_OK) //if transfer is successful
 800573a:	e70d      	b.n	8005558 <task3_init+0x8>
 800573c:	f3af 8000 	nop.w
 8005740:	9999999a 	.word	0x9999999a
 8005744:	3f999999 	.word	0x3f999999
 8005748:	2000074c 	.word	0x2000074c
 800574c:	20000770 	.word	0x20000770
 8005750:	20000750 	.word	0x20000750
 8005754:	20000754 	.word	0x20000754
 8005758:	20000774 	.word	0x20000774
 800575c:	0800d9fc 	.word	0x0800d9fc
 8005760:	2000075a 	.word	0x2000075a
 8005764:	20000698 	.word	0x20000698
 8005768:	20000000 	.word	0x20000000
 800576c:	2000069c 	.word	0x2000069c
 8005770:	0800da00 	.word	0x0800da00
 8005774:	20000004 	.word	0x20000004
 8005778:	20000008 	.word	0x20000008
 800577c:	200006a0 	.word	0x200006a0
 8005780:	0800da04 	.word	0x0800da04
 8005784:	200006fc 	.word	0x200006fc
 8005788:	0800da08 	.word	0x0800da08
 800578c:	200006a4 	.word	0x200006a4

08005790 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b082      	sub	sp, #8
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f001 f94b 	bl	8006a34 <HAL_Delay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 800579e:	bf00      	nop
 80057a0:	3708      	adds	r7, #8
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}

080057a6 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 80057a6:	b580      	push	{r7, lr}
 80057a8:	b082      	sub	sp, #8
 80057aa:	af00      	add	r7, sp, #0
 80057ac:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 80057ae:	e002      	b.n	80057b6 <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 80057b0:	2001      	movs	r0, #1
 80057b2:	f7ff ffed 	bl	8005790 <SPIF_Delay>
  while (Handle->Lock)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	7b1b      	ldrb	r3, [r3, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d1f8      	bne.n	80057b0 <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2201      	movs	r2, #1
 80057c2:	731a      	strb	r2, [r3, #12]
}
 80057c4:	bf00      	nop
 80057c6:	3708      	adds	r7, #8
 80057c8:	46bd      	mov	sp, r7
 80057ca:	bd80      	pop	{r7, pc}

080057cc <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 80057cc:	b480      	push	{r7}
 80057ce:	b083      	sub	sp, #12
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2200      	movs	r2, #0
 80057d8:	731a      	strb	r2, [r3, #12]
}
 80057da:	bf00      	nop
 80057dc:	370c      	adds	r7, #12
 80057de:	46bd      	mov	sp, r7
 80057e0:	bc80      	pop	{r7}
 80057e2:	4770      	bx	lr

080057e4 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
 80057ec:	460b      	mov	r3, r1
 80057ee:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6858      	ldr	r0, [r3, #4]
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	691b      	ldr	r3, [r3, #16]
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	78fa      	ldrb	r2, [r7, #3]
 80057fc:	4619      	mov	r1, r3
 80057fe:	f001 fd0a 	bl	8007216 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 8005802:	2300      	movs	r3, #0
 8005804:	60fb      	str	r3, [r7, #12]
 8005806:	e002      	b.n	800580e <SPIF_CsPin+0x2a>
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	3301      	adds	r3, #1
 800580c:	60fb      	str	r3, [r7, #12]
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	2b09      	cmp	r3, #9
 8005812:	ddf9      	ble.n	8005808 <SPIF_CsPin+0x24>
}
 8005814:	bf00      	nop
 8005816:	bf00      	nop
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}

0800581e <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 800581e:	b580      	push	{r7, lr}
 8005820:	b088      	sub	sp, #32
 8005822:	af02      	add	r7, sp, #8
 8005824:	60f8      	str	r0, [r7, #12]
 8005826:	60b9      	str	r1, [r7, #8]
 8005828:	607a      	str	r2, [r7, #4]
 800582a:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800582c:	2300      	movs	r3, #0
 800582e:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	6818      	ldr	r0, [r3, #0]
 8005834:	683b      	ldr	r3, [r7, #0]
 8005836:	b29a      	uxth	r2, r3
 8005838:	6a3b      	ldr	r3, [r7, #32]
 800583a:	9300      	str	r3, [sp, #0]
 800583c:	4613      	mov	r3, r2
 800583e:	687a      	ldr	r2, [r7, #4]
 8005840:	68b9      	ldr	r1, [r7, #8]
 8005842:	f002 fc5c 	bl	80080fe <HAL_SPI_TransmitReceive>
 8005846:	4603      	mov	r3, r0
 8005848:	2b00      	cmp	r3, #0
 800584a:	d101      	bne.n	8005850 <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 800584c:	2301      	movs	r3, #1
 800584e:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8005850:	7dfb      	ldrb	r3, [r7, #23]
}
 8005852:	4618      	mov	r0, r3
 8005854:	3718      	adds	r7, #24
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 800585a:	b580      	push	{r7, lr}
 800585c:	b086      	sub	sp, #24
 800585e:	af00      	add	r7, sp, #0
 8005860:	60f8      	str	r0, [r7, #12]
 8005862:	60b9      	str	r1, [r7, #8]
 8005864:	607a      	str	r2, [r7, #4]
 8005866:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8005868:	2300      	movs	r3, #0
 800586a:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6818      	ldr	r0, [r3, #0]
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	b29a      	uxth	r2, r3
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	68b9      	ldr	r1, [r7, #8]
 8005878:	f002 f9e6 	bl	8007c48 <HAL_SPI_Transmit>
 800587c:	4603      	mov	r3, r0
 800587e:	2b00      	cmp	r3, #0
 8005880:	d101      	bne.n	8005886 <SPIF_Transmit+0x2c>
  {
    retVal = true;
 8005882:	2301      	movs	r3, #1
 8005884:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 8005886:	7dfb      	ldrb	r3, [r7, #23]
}
 8005888:	4618      	mov	r0, r3
 800588a:	3718      	adds	r7, #24
 800588c:	46bd      	mov	sp, r7
 800588e:	bd80      	pop	{r7, pc}

08005890 <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
 800589c:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 800589e:	2300      	movs	r3, #0
 80058a0:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	6818      	ldr	r0, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	68b9      	ldr	r1, [r7, #8]
 80058ae:	f002 fb0e 	bl	8007ece <HAL_SPI_Receive>
 80058b2:	4603      	mov	r3, r0
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <SPIF_Receive+0x2c>
  {
    retVal = true;
 80058b8:	2301      	movs	r3, #1
 80058ba:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80058bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80058be:	4618      	mov	r0, r3
 80058c0:	3718      	adds	r7, #24
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b084      	sub	sp, #16
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 80058ce:	2301      	movs	r3, #1
 80058d0:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 80058d2:	2306      	movs	r3, #6
 80058d4:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 80058d6:	2100      	movs	r1, #0
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f7ff ff83 	bl	80057e4 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 80058de:	f107 010c 	add.w	r1, r7, #12
 80058e2:	2364      	movs	r3, #100	@ 0x64
 80058e4:	2201      	movs	r2, #1
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff ffb7 	bl	800585a <SPIF_Transmit>
 80058ec:	4603      	mov	r3, r0
 80058ee:	f083 0301 	eor.w	r3, r3, #1
 80058f2:	b2db      	uxtb	r3, r3
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d001      	beq.n	80058fc <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 80058f8:	2300      	movs	r3, #0
 80058fa:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 80058fc:	2101      	movs	r1, #1
 80058fe:	6878      	ldr	r0, [r7, #4]
 8005900:	f7ff ff70 	bl	80057e4 <SPIF_CsPin>
  return retVal;
 8005904:	7bfb      	ldrb	r3, [r7, #15]
}
 8005906:	4618      	mov	r0, r3
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 800590e:	b580      	push	{r7, lr}
 8005910:	b084      	sub	sp, #16
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8005916:	2301      	movs	r3, #1
 8005918:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 800591a:	2304      	movs	r3, #4
 800591c:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 800591e:	2100      	movs	r1, #0
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f7ff ff5f 	bl	80057e4 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8005926:	f107 010c 	add.w	r1, r7, #12
 800592a:	2364      	movs	r3, #100	@ 0x64
 800592c:	2201      	movs	r2, #1
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f7ff ff93 	bl	800585a <SPIF_Transmit>
 8005934:	4603      	mov	r3, r0
 8005936:	f083 0301 	eor.w	r3, r3, #1
 800593a:	b2db      	uxtb	r3, r3
 800593c:	2b00      	cmp	r3, #0
 800593e:	d001      	beq.n	8005944 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8005940:	2300      	movs	r3, #0
 8005942:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8005944:	2101      	movs	r1, #1
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7ff ff4c 	bl	80057e4 <SPIF_CsPin>
  return retVal;
 800594c:	7bfb      	ldrb	r3, [r7, #15]
}
 800594e:	4618      	mov	r0, r3
 8005950:	3710      	adds	r7, #16
 8005952:	46bd      	mov	sp, r7
 8005954:	bd80      	pop	{r7, pc}

08005956 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8005956:	b580      	push	{r7, lr}
 8005958:	b086      	sub	sp, #24
 800595a:	af02      	add	r7, sp, #8
 800595c:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 800595e:	2300      	movs	r3, #0
 8005960:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8005962:	f24a 5305 	movw	r3, #42245	@ 0xa505
 8005966:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8005968:	2100      	movs	r1, #0
 800596a:	6878      	ldr	r0, [r7, #4]
 800596c:	f7ff ff3a 	bl	80057e4 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8005970:	f107 0208 	add.w	r2, r7, #8
 8005974:	f107 010c 	add.w	r1, r7, #12
 8005978:	2364      	movs	r3, #100	@ 0x64
 800597a:	9300      	str	r3, [sp, #0]
 800597c:	2302      	movs	r3, #2
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7ff ff4d 	bl	800581e <SPIF_TransmitReceive>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 800598a:	7a7b      	ldrb	r3, [r7, #9]
 800598c:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 800598e:	2101      	movs	r1, #1
 8005990:	6878      	ldr	r0, [r7, #4]
 8005992:	f7ff ff27 	bl	80057e4 <SPIF_CsPin>
  return retVal;
 8005996:	7bfb      	ldrb	r3, [r7, #15]
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b084      	sub	sp, #16
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
 80059a8:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 80059aa:	2300      	movs	r3, #0
 80059ac:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 80059ae:	f001 f837 	bl	8006a20 <HAL_GetTick>
 80059b2:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 80059b4:	2001      	movs	r0, #1
 80059b6:	f7ff feeb 	bl	8005790 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 80059ba:	f001 f831 	bl	8006a20 <HAL_GetTick>
 80059be:	4602      	mov	r2, r0
 80059c0:	68bb      	ldr	r3, [r7, #8]
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d90a      	bls.n	80059e0 <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 80059ca:	6878      	ldr	r0, [r7, #4]
 80059cc:	f7ff ffc3 	bl	8005956 <SPIF_ReadReg1>
 80059d0:	4603      	mov	r3, r0
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d1ec      	bne.n	80059b4 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 80059da:	2301      	movs	r3, #1
 80059dc:	73fb      	strb	r3, [r7, #15]
      break;
 80059de:	e000      	b.n	80059e2 <SPIF_WaitForWriting+0x42>
      break;
 80059e0:	bf00      	nop
    }
  }
  return retVal;
 80059e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b088      	sub	sp, #32
 80059f0:	af02      	add	r7, sp, #8
 80059f2:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 80059f4:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 80059f8:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 80059fa:	2300      	movs	r3, #0
 80059fc:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 80059fe:	2100      	movs	r1, #0
 8005a00:	6878      	ldr	r0, [r7, #4]
 8005a02:	f7ff feef 	bl	80057e4 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8005a06:	f107 020c 	add.w	r2, r7, #12
 8005a0a:	f107 0110 	add.w	r1, r7, #16
 8005a0e:	2364      	movs	r3, #100	@ 0x64
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	2304      	movs	r3, #4
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff ff02 	bl	800581e <SPIF_TransmitReceive>
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	f083 0301 	eor.w	r3, r3, #1
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d004      	beq.n	8005a30 <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8005a26:	2101      	movs	r1, #1
 8005a28:	6878      	ldr	r0, [r7, #4]
 8005a2a:	f7ff fedb 	bl	80057e4 <SPIF_CsPin>
      break;
 8005a2e:	e16f      	b.n	8005d10 <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8005a30:	2101      	movs	r1, #1
 8005a32:	6878      	ldr	r0, [r7, #4]
 8005a34:	f7ff fed6 	bl	80057e4 <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8005a38:	7b7a      	ldrb	r2, [r7, #13]
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8005a3e:	7bba      	ldrb	r2, [r7, #14]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8005a44:	7bfa      	ldrb	r2, [r7, #15]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	7a1b      	ldrb	r3, [r3, #8]
 8005a4e:	2bef      	cmp	r3, #239	@ 0xef
 8005a50:	f000 80f0 	beq.w	8005c34 <SPIF_FindChip+0x248>
 8005a54:	2bef      	cmp	r3, #239	@ 0xef
 8005a56:	f300 80e9 	bgt.w	8005c2c <SPIF_FindChip+0x240>
 8005a5a:	2bc8      	cmp	r3, #200	@ 0xc8
 8005a5c:	f300 80e6 	bgt.w	8005c2c <SPIF_FindChip+0x240>
 8005a60:	2b85      	cmp	r3, #133	@ 0x85
 8005a62:	da0c      	bge.n	8005a7e <SPIF_FindChip+0x92>
 8005a64:	2b62      	cmp	r3, #98	@ 0x62
 8005a66:	f000 80e7 	beq.w	8005c38 <SPIF_FindChip+0x24c>
 8005a6a:	2b62      	cmp	r3, #98	@ 0x62
 8005a6c:	f300 80de 	bgt.w	8005c2c <SPIF_FindChip+0x240>
 8005a70:	2b20      	cmp	r3, #32
 8005a72:	f300 80d9 	bgt.w	8005c28 <SPIF_FindChip+0x23c>
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	f300 8090 	bgt.w	8005b9c <SPIF_FindChip+0x1b0>
 8005a7c:	e0d6      	b.n	8005c2c <SPIF_FindChip+0x240>
 8005a7e:	3b85      	subs	r3, #133	@ 0x85
 8005a80:	2b43      	cmp	r3, #67	@ 0x43
 8005a82:	f200 80d3 	bhi.w	8005c2c <SPIF_FindChip+0x240>
 8005a86:	a201      	add	r2, pc, #4	@ (adr r2, 8005a8c <SPIF_FindChip+0xa0>)
 8005a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a8c:	08005c3d 	.word	0x08005c3d
 8005a90:	08005c2d 	.word	0x08005c2d
 8005a94:	08005c2d 	.word	0x08005c2d
 8005a98:	08005c2d 	.word	0x08005c2d
 8005a9c:	08005c3d 	.word	0x08005c3d
 8005aa0:	08005c2d 	.word	0x08005c2d
 8005aa4:	08005c2d 	.word	0x08005c2d
 8005aa8:	08005c3d 	.word	0x08005c3d
 8005aac:	08005c2d 	.word	0x08005c2d
 8005ab0:	08005c2d 	.word	0x08005c2d
 8005ab4:	08005c2d 	.word	0x08005c2d
 8005ab8:	08005c2d 	.word	0x08005c2d
 8005abc:	08005c2d 	.word	0x08005c2d
 8005ac0:	08005c2d 	.word	0x08005c2d
 8005ac4:	08005c2d 	.word	0x08005c2d
 8005ac8:	08005c2d 	.word	0x08005c2d
 8005acc:	08005c2d 	.word	0x08005c2d
 8005ad0:	08005c2d 	.word	0x08005c2d
 8005ad4:	08005c2d 	.word	0x08005c2d
 8005ad8:	08005c2d 	.word	0x08005c2d
 8005adc:	08005c2d 	.word	0x08005c2d
 8005ae0:	08005c2d 	.word	0x08005c2d
 8005ae4:	08005c2d 	.word	0x08005c2d
 8005ae8:	08005c2d 	.word	0x08005c2d
 8005aec:	08005c3d 	.word	0x08005c3d
 8005af0:	08005c2d 	.word	0x08005c2d
 8005af4:	08005c3d 	.word	0x08005c3d
 8005af8:	08005c2d 	.word	0x08005c2d
 8005afc:	08005c3d 	.word	0x08005c3d
 8005b00:	08005c2d 	.word	0x08005c2d
 8005b04:	08005c2d 	.word	0x08005c2d
 8005b08:	08005c2d 	.word	0x08005c2d
 8005b0c:	08005c2d 	.word	0x08005c2d
 8005b10:	08005c2d 	.word	0x08005c2d
 8005b14:	08005c2d 	.word	0x08005c2d
 8005b18:	08005c2d 	.word	0x08005c2d
 8005b1c:	08005c2d 	.word	0x08005c2d
 8005b20:	08005c2d 	.word	0x08005c2d
 8005b24:	08005c2d 	.word	0x08005c2d
 8005b28:	08005c2d 	.word	0x08005c2d
 8005b2c:	08005c3d 	.word	0x08005c3d
 8005b30:	08005c2d 	.word	0x08005c2d
 8005b34:	08005c2d 	.word	0x08005c2d
 8005b38:	08005c2d 	.word	0x08005c2d
 8005b3c:	08005c2d 	.word	0x08005c2d
 8005b40:	08005c2d 	.word	0x08005c2d
 8005b44:	08005c2d 	.word	0x08005c2d
 8005b48:	08005c2d 	.word	0x08005c2d
 8005b4c:	08005c2d 	.word	0x08005c2d
 8005b50:	08005c2d 	.word	0x08005c2d
 8005b54:	08005c2d 	.word	0x08005c2d
 8005b58:	08005c2d 	.word	0x08005c2d
 8005b5c:	08005c2d 	.word	0x08005c2d
 8005b60:	08005c2d 	.word	0x08005c2d
 8005b64:	08005c2d 	.word	0x08005c2d
 8005b68:	08005c2d 	.word	0x08005c2d
 8005b6c:	08005c2d 	.word	0x08005c2d
 8005b70:	08005c2d 	.word	0x08005c2d
 8005b74:	08005c3d 	.word	0x08005c3d
 8005b78:	08005c2d 	.word	0x08005c2d
 8005b7c:	08005c2d 	.word	0x08005c2d
 8005b80:	08005c3d 	.word	0x08005c3d
 8005b84:	08005c2d 	.word	0x08005c2d
 8005b88:	08005c2d 	.word	0x08005c2d
 8005b8c:	08005c2d 	.word	0x08005c2d
 8005b90:	08005c2d 	.word	0x08005c2d
 8005b94:	08005c2d 	.word	0x08005c2d
 8005b98:	08005c3d 	.word	0x08005c3d
 8005b9c:	3b01      	subs	r3, #1
 8005b9e:	2b1f      	cmp	r3, #31
 8005ba0:	d844      	bhi.n	8005c2c <SPIF_FindChip+0x240>
 8005ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba8 <SPIF_FindChip+0x1bc>)
 8005ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba8:	08005c41 	.word	0x08005c41
 8005bac:	08005c2d 	.word	0x08005c2d
 8005bb0:	08005c2d 	.word	0x08005c2d
 8005bb4:	08005c41 	.word	0x08005c41
 8005bb8:	08005c2d 	.word	0x08005c2d
 8005bbc:	08005c2d 	.word	0x08005c2d
 8005bc0:	08005c2d 	.word	0x08005c2d
 8005bc4:	08005c2d 	.word	0x08005c2d
 8005bc8:	08005c2d 	.word	0x08005c2d
 8005bcc:	08005c2d 	.word	0x08005c2d
 8005bd0:	08005c2d 	.word	0x08005c2d
 8005bd4:	08005c2d 	.word	0x08005c2d
 8005bd8:	08005c2d 	.word	0x08005c2d
 8005bdc:	08005c2d 	.word	0x08005c2d
 8005be0:	08005c2d 	.word	0x08005c2d
 8005be4:	08005c2d 	.word	0x08005c2d
 8005be8:	08005c2d 	.word	0x08005c2d
 8005bec:	08005c2d 	.word	0x08005c2d
 8005bf0:	08005c2d 	.word	0x08005c2d
 8005bf4:	08005c2d 	.word	0x08005c2d
 8005bf8:	08005c2d 	.word	0x08005c2d
 8005bfc:	08005c2d 	.word	0x08005c2d
 8005c00:	08005c2d 	.word	0x08005c2d
 8005c04:	08005c2d 	.word	0x08005c2d
 8005c08:	08005c2d 	.word	0x08005c2d
 8005c0c:	08005c2d 	.word	0x08005c2d
 8005c10:	08005c2d 	.word	0x08005c2d
 8005c14:	08005c41 	.word	0x08005c41
 8005c18:	08005c2d 	.word	0x08005c2d
 8005c1c:	08005c2d 	.word	0x08005c2d
 8005c20:	08005c2d 	.word	0x08005c2d
 8005c24:	08005c41 	.word	0x08005c41
 8005c28:	2b37      	cmp	r3, #55	@ 0x37
 8005c2a:	d00b      	beq.n	8005c44 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_BOYA:
      dprintf("BOYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2200      	movs	r2, #0
 8005c30:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8005c32:	e008      	b.n	8005c46 <SPIF_FindChip+0x25a>
      break;
 8005c34:	bf00      	nop
 8005c36:	e006      	b.n	8005c46 <SPIF_FindChip+0x25a>
      break;
 8005c38:	bf00      	nop
 8005c3a:	e004      	b.n	8005c46 <SPIF_FindChip+0x25a>
      break;
 8005c3c:	bf00      	nop
 8005c3e:	e002      	b.n	8005c46 <SPIF_FindChip+0x25a>
      break;
 8005c40:	bf00      	nop
 8005c42:	e000      	b.n	8005c46 <SPIF_FindChip+0x25a>
      break;
 8005c44:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	7a5b      	ldrb	r3, [r3, #9]
 8005c4a:	3b11      	subs	r3, #17
 8005c4c:	2b0f      	cmp	r3, #15
 8005c4e:	d84e      	bhi.n	8005cee <SPIF_FindChip+0x302>
 8005c50:	a201      	add	r2, pc, #4	@ (adr r2, 8005c58 <SPIF_FindChip+0x26c>)
 8005c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c56:	bf00      	nop
 8005c58:	08005c99 	.word	0x08005c99
 8005c5c:	08005ca1 	.word	0x08005ca1
 8005c60:	08005ca9 	.word	0x08005ca9
 8005c64:	08005cb1 	.word	0x08005cb1
 8005c68:	08005cb9 	.word	0x08005cb9
 8005c6c:	08005cc1 	.word	0x08005cc1
 8005c70:	08005cc9 	.word	0x08005cc9
 8005c74:	08005cd1 	.word	0x08005cd1
 8005c78:	08005cdb 	.word	0x08005cdb
 8005c7c:	08005cef 	.word	0x08005cef
 8005c80:	08005cef 	.word	0x08005cef
 8005c84:	08005cef 	.word	0x08005cef
 8005c88:	08005cef 	.word	0x08005cef
 8005c8c:	08005cef 	.word	0x08005cef
 8005c90:	08005cef 	.word	0x08005cef
 8005c94:	08005ce5 	.word	0x08005ce5
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2202      	movs	r2, #2
 8005c9c:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8005c9e:	e02a      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2204      	movs	r2, #4
 8005ca4:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8005ca6:	e026      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2208      	movs	r2, #8
 8005cac:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8005cae:	e022      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2210      	movs	r2, #16
 8005cb4:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8005cb6:	e01e      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2220      	movs	r2, #32
 8005cbc:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8005cbe:	e01a      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2240      	movs	r2, #64	@ 0x40
 8005cc4:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8005cc6:	e016      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2280      	movs	r2, #128	@ 0x80
 8005ccc:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8005cce:	e012      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005cd6:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8005cd8:	e00d      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ce0:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8005ce2:	e008      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005cea:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8005cec:	e003      	b.n	8005cf6 <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8005cf4:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	011a      	lsls	r2, r3, #4
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	699b      	ldr	r3, [r3, #24]
 8005d04:	031b      	lsls	r3, r3, #12
 8005d06:	0a1a      	lsrs	r2, r3, #8
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8005d10:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d12:	4618      	mov	r0, r3
 8005d14:	3718      	adds	r7, #24
 8005d16:	46bd      	mov	sp, r7
 8005d18:	bd80      	pop	{r7, pc}
 8005d1a:	bf00      	nop

08005d1c <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b08a      	sub	sp, #40	@ 0x28
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	60b9      	str	r1, [r7, #8]
 8005d26:	607a      	str	r2, [r7, #4]
 8005d28:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8005d30:	2300      	movs	r3, #0
 8005d32:	623b      	str	r3, [r7, #32]
 8005d34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d36:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8005d3a:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	695b      	ldr	r3, [r3, #20]
 8005d40:	68ba      	ldr	r2, [r7, #8]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	f080 8084 	bcs.w	8005e50 <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8005d48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d4a:	2bff      	cmp	r3, #255	@ 0xff
 8005d4c:	f200 8082 	bhi.w	8005e54 <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8005d50:	683a      	ldr	r2, [r7, #0]
 8005d52:	69fb      	ldr	r3, [r7, #28]
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d901      	bls.n	8005d5c <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8005d58:	69fb      	ldr	r3, [r7, #28]
 8005d5a:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8005d5c:	68bb      	ldr	r3, [r7, #8]
 8005d5e:	021b      	lsls	r3, r3, #8
 8005d60:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d62:	4413      	add	r3, r2
 8005d64:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 8005d66:	68f8      	ldr	r0, [r7, #12]
 8005d68:	f7ff fdad 	bl	80058c6 <SPIF_WriteEnable>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	f083 0301 	eor.w	r3, r3, #1
 8005d72:	b2db      	uxtb	r3, r3
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d16f      	bne.n	8005e58 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8005d78:	2100      	movs	r1, #0
 8005d7a:	68f8      	ldr	r0, [r7, #12]
 8005d7c:	f7ff fd32 	bl	80057e4 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d88:	d322      	bcc.n	8005dd0 <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8005d8a:	2312      	movs	r3, #18
 8005d8c:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8005d8e:	6a3b      	ldr	r3, [r7, #32]
 8005d90:	0e1b      	lsrs	r3, r3, #24
 8005d92:	b2db      	uxtb	r3, r3
 8005d94:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 8005d96:	6a3b      	ldr	r3, [r7, #32]
 8005d98:	0c1b      	lsrs	r3, r3, #16
 8005d9a:	b2db      	uxtb	r3, r3
 8005d9c:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8005d9e:	6a3b      	ldr	r3, [r7, #32]
 8005da0:	0a1b      	lsrs	r3, r3, #8
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 8005da6:	6a3b      	ldr	r3, [r7, #32]
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8005dac:	f107 0114 	add.w	r1, r7, #20
 8005db0:	2364      	movs	r3, #100	@ 0x64
 8005db2:	2205      	movs	r2, #5
 8005db4:	68f8      	ldr	r0, [r7, #12]
 8005db6:	f7ff fd50 	bl	800585a <SPIF_Transmit>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	f083 0301 	eor.w	r3, r3, #1
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d023      	beq.n	8005e0e <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8005dc6:	2101      	movs	r1, #1
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f7ff fd0b 	bl	80057e4 <SPIF_CsPin>
        break;
 8005dce:	e044      	b.n	8005e5a <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8005dd0:	2302      	movs	r3, #2
 8005dd2:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 8005dd4:	6a3b      	ldr	r3, [r7, #32]
 8005dd6:	0c1b      	lsrs	r3, r3, #16
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8005ddc:	6a3b      	ldr	r3, [r7, #32]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 8005de4:	6a3b      	ldr	r3, [r7, #32]
 8005de6:	b2db      	uxtb	r3, r3
 8005de8:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8005dea:	f107 0114 	add.w	r1, r7, #20
 8005dee:	2364      	movs	r3, #100	@ 0x64
 8005df0:	2204      	movs	r2, #4
 8005df2:	68f8      	ldr	r0, [r7, #12]
 8005df4:	f7ff fd31 	bl	800585a <SPIF_Transmit>
 8005df8:	4603      	mov	r3, r0
 8005dfa:	f083 0301 	eor.w	r3, r3, #1
 8005dfe:	b2db      	uxtb	r3, r3
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d004      	beq.n	8005e0e <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8005e04:	2101      	movs	r1, #1
 8005e06:	68f8      	ldr	r0, [r7, #12]
 8005e08:	f7ff fcec 	bl	80057e4 <SPIF_CsPin>
        break;
 8005e0c:	e025      	b.n	8005e5a <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8005e0e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f7ff fd1f 	bl	800585a <SPIF_Transmit>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	f083 0301 	eor.w	r3, r3, #1
 8005e22:	b2db      	uxtb	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d004      	beq.n	8005e32 <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8005e28:	2101      	movs	r1, #1
 8005e2a:	68f8      	ldr	r0, [r7, #12]
 8005e2c:	f7ff fcda 	bl	80057e4 <SPIF_CsPin>
      break;
 8005e30:	e013      	b.n	8005e5a <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 8005e32:	2101      	movs	r1, #1
 8005e34:	68f8      	ldr	r0, [r7, #12]
 8005e36:	f7ff fcd5 	bl	80057e4 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8005e3a:	2164      	movs	r1, #100	@ 0x64
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f7ff fdaf 	bl	80059a0 <SPIF_WaitForWriting>
 8005e42:	4603      	mov	r3, r0
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d008      	beq.n	8005e5a <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8005e4e:	e004      	b.n	8005e5a <SPIF_WriteFn+0x13e>
      break;
 8005e50:	bf00      	nop
 8005e52:	e002      	b.n	8005e5a <SPIF_WriteFn+0x13e>
      break;
 8005e54:	bf00      	nop
 8005e56:	e000      	b.n	8005e5a <SPIF_WriteFn+0x13e>
      break;
 8005e58:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8005e5a:	68f8      	ldr	r0, [r7, #12]
 8005e5c:	f7ff fd57 	bl	800590e <SPIF_WriteDisable>
  return retVal;
 8005e60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3728      	adds	r7, #40	@ 0x28
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b086      	sub	sp, #24
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	607a      	str	r2, [r7, #4]
 8005e78:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8005e7a:	2300      	movs	r3, #0
 8005e7c:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 8005e7e:	2100      	movs	r1, #0
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f7ff fcaf 	bl	80057e4 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	69db      	ldr	r3, [r3, #28]
 8005e8a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005e8e:	d322      	bcc.n	8005ed6 <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8005e90:	2313      	movs	r3, #19
 8005e92:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 8005e94:	68bb      	ldr	r3, [r7, #8]
 8005e96:	0e1b      	lsrs	r3, r3, #24
 8005e98:	b2db      	uxtb	r3, r3
 8005e9a:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	0c1b      	lsrs	r3, r3, #16
 8005ea0:	b2db      	uxtb	r3, r3
 8005ea2:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	0a1b      	lsrs	r3, r3, #8
 8005ea8:	b2db      	uxtb	r3, r3
 8005eaa:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8005eac:	68bb      	ldr	r3, [r7, #8]
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8005eb2:	f107 0110 	add.w	r1, r7, #16
 8005eb6:	2364      	movs	r3, #100	@ 0x64
 8005eb8:	2205      	movs	r2, #5
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f7ff fccd 	bl	800585a <SPIF_Transmit>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	f083 0301 	eor.w	r3, r3, #1
 8005ec6:	b2db      	uxtb	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d023      	beq.n	8005f14 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8005ecc:	2101      	movs	r1, #1
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f7ff fc88 	bl	80057e4 <SPIF_CsPin>
        break;
 8005ed4:	e036      	b.n	8005f44 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 8005ed6:	2303      	movs	r3, #3
 8005ed8:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8005eda:	68bb      	ldr	r3, [r7, #8]
 8005edc:	0c1b      	lsrs	r3, r3, #16
 8005ede:	b2db      	uxtb	r3, r3
 8005ee0:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	0a1b      	lsrs	r3, r3, #8
 8005ee6:	b2db      	uxtb	r3, r3
 8005ee8:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	b2db      	uxtb	r3, r3
 8005eee:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8005ef0:	f107 0110 	add.w	r1, r7, #16
 8005ef4:	2364      	movs	r3, #100	@ 0x64
 8005ef6:	2204      	movs	r2, #4
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f7ff fcae 	bl	800585a <SPIF_Transmit>
 8005efe:	4603      	mov	r3, r0
 8005f00:	f083 0301 	eor.w	r3, r3, #1
 8005f04:	b2db      	uxtb	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d004      	beq.n	8005f14 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8005f0a:	2101      	movs	r1, #1
 8005f0c:	68f8      	ldr	r0, [r7, #12]
 8005f0e:	f7ff fc69 	bl	80057e4 <SPIF_CsPin>
        break;
 8005f12:	e017      	b.n	8005f44 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8005f14:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	68f8      	ldr	r0, [r7, #12]
 8005f1e:	f7ff fcb7 	bl	8005890 <SPIF_Receive>
 8005f22:	4603      	mov	r3, r0
 8005f24:	f083 0301 	eor.w	r3, r3, #1
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d004      	beq.n	8005f38 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 8005f2e:	2101      	movs	r1, #1
 8005f30:	68f8      	ldr	r0, [r7, #12]
 8005f32:	f7ff fc57 	bl	80057e4 <SPIF_CsPin>
      break;
 8005f36:	e005      	b.n	8005f44 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8005f38:	2101      	movs	r1, #1
 8005f3a:	68f8      	ldr	r0, [r7, #12]
 8005f3c:	f7ff fc52 	bl	80057e4 <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 8005f40:	2301      	movs	r3, #1
 8005f42:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8005f44:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3718      	adds	r7, #24
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}

08005f4e <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 8005f4e:	b580      	push	{r7, lr}
 8005f50:	b086      	sub	sp, #24
 8005f52:	af00      	add	r7, sp, #0
 8005f54:	60f8      	str	r0, [r7, #12]
 8005f56:	60b9      	str	r1, [r7, #8]
 8005f58:	607a      	str	r2, [r7, #4]
 8005f5a:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8005f5c:	2300      	movs	r3, #0
 8005f5e:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d03a      	beq.n	8005fdc <SPIF_Init+0x8e>
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d037      	beq.n	8005fdc <SPIF_Init+0x8e>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d034      	beq.n	8005fdc <SPIF_Init+0x8e>
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	7a9b      	ldrb	r3, [r3, #10]
 8005f76:	2b01      	cmp	r3, #1
 8005f78:	d030      	beq.n	8005fdc <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 8005f7a:	2220      	movs	r2, #32
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	68f8      	ldr	r0, [r7, #12]
 8005f80:	f005 fb41 	bl	800b606 <memset>
    Handle->HSpi = HSpi;
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	687a      	ldr	r2, [r7, #4]
 8005f8e:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 8005f90:	887a      	ldrh	r2, [r7, #2]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 8005f96:	2101      	movs	r1, #1
 8005f98:	68f8      	ldr	r0, [r7, #12]
 8005f9a:	f7ff fc23 	bl	80057e4 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 8005f9e:	e002      	b.n	8005fa6 <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 8005fa0:	2001      	movs	r0, #1
 8005fa2:	f7ff fbf5 	bl	8005790 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 8005fa6:	f000 fd3b 	bl	8006a20 <HAL_GetTick>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b13      	cmp	r3, #19
 8005fae:	d9f7      	bls.n	8005fa0 <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 8005fb0:	68f8      	ldr	r0, [r7, #12]
 8005fb2:	f7ff fcac 	bl	800590e <SPIF_WriteDisable>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	f083 0301 	eor.w	r3, r3, #1
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10b      	bne.n	8005fda <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 8005fc2:	68f8      	ldr	r0, [r7, #12]
 8005fc4:	f7ff fd12 	bl	80059ec <SPIF_FindChip>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8005fcc:	7dfb      	ldrb	r3, [r7, #23]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d004      	beq.n	8005fdc <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	729a      	strb	r2, [r3, #10]
 8005fd8:	e000      	b.n	8005fdc <SPIF_Init+0x8e>
      break;
 8005fda:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8005fdc:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fde:	4618      	mov	r0, r3
 8005fe0:	3718      	adds	r7, #24
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bd80      	pop	{r7, pc}

08005fe6 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8005fe6:	b580      	push	{r7, lr}
 8005fe8:	b086      	sub	sp, #24
 8005fea:	af00      	add	r7, sp, #0
 8005fec:	6078      	str	r0, [r7, #4]
 8005fee:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f7ff fbd8 	bl	80057a6 <SPIF_Lock>
  bool retVal = false;
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	031b      	lsls	r3, r3, #12
 8005ffe:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	699b      	ldr	r3, [r3, #24]
 8006004:	683a      	ldr	r2, [r7, #0]
 8006006:	429a      	cmp	r2, r3
 8006008:	d262      	bcs.n	80060d0 <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f7ff fc5b 	bl	80058c6 <SPIF_WriteEnable>
 8006010:	4603      	mov	r3, r0
 8006012:	f083 0301 	eor.w	r3, r3, #1
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b00      	cmp	r3, #0
 800601a:	d15b      	bne.n	80060d4 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 800601c:	2100      	movs	r1, #0
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f7ff fbe0 	bl	80057e4 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	69db      	ldr	r3, [r3, #28]
 8006028:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800602c:	d322      	bcc.n	8006074 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 800602e:	2321      	movs	r3, #33	@ 0x21
 8006030:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 8006032:	693b      	ldr	r3, [r7, #16]
 8006034:	0e1b      	lsrs	r3, r3, #24
 8006036:	b2db      	uxtb	r3, r3
 8006038:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	0c1b      	lsrs	r3, r3, #16
 800603e:	b2db      	uxtb	r3, r3
 8006040:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	0a1b      	lsrs	r3, r3, #8
 8006046:	b2db      	uxtb	r3, r3
 8006048:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 800604a:	693b      	ldr	r3, [r7, #16]
 800604c:	b2db      	uxtb	r3, r3
 800604e:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8006050:	f107 0108 	add.w	r1, r7, #8
 8006054:	2364      	movs	r3, #100	@ 0x64
 8006056:	2205      	movs	r2, #5
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff fbfe 	bl	800585a <SPIF_Transmit>
 800605e:	4603      	mov	r3, r0
 8006060:	f083 0301 	eor.w	r3, r3, #1
 8006064:	b2db      	uxtb	r3, r3
 8006066:	2b00      	cmp	r3, #0
 8006068:	d023      	beq.n	80060b2 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 800606a:	2101      	movs	r1, #1
 800606c:	6878      	ldr	r0, [r7, #4]
 800606e:	f7ff fbb9 	bl	80057e4 <SPIF_CsPin>
        break;
 8006072:	e030      	b.n	80060d6 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 8006074:	2320      	movs	r3, #32
 8006076:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 8006078:	693b      	ldr	r3, [r7, #16]
 800607a:	0c1b      	lsrs	r3, r3, #16
 800607c:	b2db      	uxtb	r3, r3
 800607e:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	0a1b      	lsrs	r3, r3, #8
 8006084:	b2db      	uxtb	r3, r3
 8006086:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	b2db      	uxtb	r3, r3
 800608c:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 800608e:	f107 0108 	add.w	r1, r7, #8
 8006092:	2364      	movs	r3, #100	@ 0x64
 8006094:	2204      	movs	r2, #4
 8006096:	6878      	ldr	r0, [r7, #4]
 8006098:	f7ff fbdf 	bl	800585a <SPIF_Transmit>
 800609c:	4603      	mov	r3, r0
 800609e:	f083 0301 	eor.w	r3, r3, #1
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d004      	beq.n	80060b2 <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80060a8:	2101      	movs	r1, #1
 80060aa:	6878      	ldr	r0, [r7, #4]
 80060ac:	f7ff fb9a 	bl	80057e4 <SPIF_CsPin>
        break;
 80060b0:	e011      	b.n	80060d6 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 80060b2:	2101      	movs	r1, #1
 80060b4:	6878      	ldr	r0, [r7, #4]
 80060b6:	f7ff fb95 	bl	80057e4 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 80060ba:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7ff fc6e 	bl	80059a0 <SPIF_WaitForWriting>
 80060c4:	4603      	mov	r3, r0
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d005      	beq.n	80060d6 <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 80060ca:	2301      	movs	r3, #1
 80060cc:	75fb      	strb	r3, [r7, #23]
 80060ce:	e002      	b.n	80060d6 <SPIF_EraseSector+0xf0>
      break;
 80060d0:	bf00      	nop
 80060d2:	e000      	b.n	80060d6 <SPIF_EraseSector+0xf0>
      break;
 80060d4:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f7ff fc19 	bl	800590e <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f7ff fb75 	bl	80057cc <SPIF_UnLock>
  return retVal;
 80060e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80060e4:	4618      	mov	r0, r3
 80060e6:	3718      	adds	r7, #24
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}

080060ec <SPIF_WriteSector>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b08c      	sub	sp, #48	@ 0x30
 80060f0:	af02      	add	r7, sp, #8
 80060f2:	60f8      	str	r0, [r7, #12]
 80060f4:	60b9      	str	r1, [r7, #8]
 80060f6:	607a      	str	r2, [r7, #4]
 80060f8:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80060fa:	68f8      	ldr	r0, [r7, #12]
 80060fc:	f7ff fb53 	bl	80057a6 <SPIF_Lock>
  bool retVal = true;
 8006100:	2301      	movs	r3, #1
 8006102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  do
  {
    if (Offset >= SPIF_SECTOR_SIZE)
 8006106:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006108:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800610c:	d303      	bcc.n	8006116 <SPIF_WriteSector+0x2a>
    {
      retVal = false;
 800610e:	2300      	movs	r3, #0
 8006110:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8006114:	e04b      	b.n	80061ae <SPIF_WriteSector+0xc2>
    }
    if (Size > (SPIF_SECTOR_SIZE - Offset))
 8006116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006118:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	429a      	cmp	r2, r3
 8006120:	d903      	bls.n	800612a <SPIF_WriteSector+0x3e>
    {
      Size = SPIF_SECTOR_SIZE - Offset;
 8006122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006124:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8006128:	603b      	str	r3, [r7, #0]
    }
    uint32_t bytesWritten = 0;
 800612a:	2300      	movs	r3, #0
 800612c:	623b      	str	r3, [r7, #32]
    uint32_t pageNumber = SectorNumber * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE);
 800612e:	68bb      	ldr	r3, [r7, #8]
 8006130:	011b      	lsls	r3, r3, #4
 8006132:	61fb      	str	r3, [r7, #28]
    pageNumber += Offset / SPIF_PAGE_SIZE;
 8006134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006136:	0a1b      	lsrs	r3, r3, #8
 8006138:	69fa      	ldr	r2, [r7, #28]
 800613a:	4413      	add	r3, r2
 800613c:	61fb      	str	r3, [r7, #28]
    uint32_t remainingBytes = Size;
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	61bb      	str	r3, [r7, #24]
    uint32_t pageOffset = Offset % SPIF_PAGE_SIZE;
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	b2db      	uxtb	r3, r3
 8006146:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8006148:	e028      	b.n	800619c <SPIF_WriteSector+0xb0>
    {
      uint32_t bytesToWrite = (remainingBytes > (SPIF_PAGE_SIZE - pageOffset)) ? (SPIF_PAGE_SIZE - pageOffset) : remainingBytes;
 800614a:	697b      	ldr	r3, [r7, #20]
 800614c:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	4293      	cmp	r3, r2
 8006154:	bf28      	it	cs
 8006156:	4613      	movcs	r3, r2
 8006158:	613b      	str	r3, [r7, #16]
      if (SPIF_WriteFn(Handle, pageNumber, Data + bytesWritten, bytesToWrite, pageOffset) == false)
 800615a:	687a      	ldr	r2, [r7, #4]
 800615c:	6a3b      	ldr	r3, [r7, #32]
 800615e:	441a      	add	r2, r3
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	9300      	str	r3, [sp, #0]
 8006164:	693b      	ldr	r3, [r7, #16]
 8006166:	69f9      	ldr	r1, [r7, #28]
 8006168:	68f8      	ldr	r0, [r7, #12]
 800616a:	f7ff fdd7 	bl	8005d1c <SPIF_WriteFn>
 800616e:	4603      	mov	r3, r0
 8006170:	f083 0301 	eor.w	r3, r3, #1
 8006174:	b2db      	uxtb	r3, r3
 8006176:	2b00      	cmp	r3, #0
 8006178:	d003      	beq.n	8006182 <SPIF_WriteSector+0x96>
      {
        retVal = false;
 800617a:	2300      	movs	r3, #0
 800617c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 8006180:	e015      	b.n	80061ae <SPIF_WriteSector+0xc2>
      }
      bytesWritten += bytesToWrite;
 8006182:	6a3a      	ldr	r2, [r7, #32]
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	4413      	add	r3, r2
 8006188:	623b      	str	r3, [r7, #32]
      remainingBytes -= bytesToWrite;
 800618a:	69ba      	ldr	r2, [r7, #24]
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	1ad3      	subs	r3, r2, r3
 8006190:	61bb      	str	r3, [r7, #24]
      pageNumber++;
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	3301      	adds	r3, #1
 8006196:	61fb      	str	r3, [r7, #28]
      pageOffset = 0;
 8006198:	2300      	movs	r3, #0
 800619a:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 800619c:	69bb      	ldr	r3, [r7, #24]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d005      	beq.n	80061ae <SPIF_WriteSector+0xc2>
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	3301      	adds	r3, #1
 80061a6:	011b      	lsls	r3, r3, #4
 80061a8:	69fa      	ldr	r2, [r7, #28]
 80061aa:	429a      	cmp	r2, r3
 80061ac:	d3cd      	bcc.n	800614a <SPIF_WriteSector+0x5e>
    }
  } while (0);
  SPIF_UnLock(Handle);
 80061ae:	68f8      	ldr	r0, [r7, #12]
 80061b0:	f7ff fb0c 	bl	80057cc <SPIF_UnLock>
  return retVal;
 80061b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3728      	adds	r7, #40	@ 0x28
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <SPIF_ReadSector>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b088      	sub	sp, #32
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	60f8      	str	r0, [r7, #12]
 80061c8:	60b9      	str	r1, [r7, #8]
 80061ca:	607a      	str	r2, [r7, #4]
 80061cc:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 80061ce:	68f8      	ldr	r0, [r7, #12]
 80061d0:	f7ff fae9 	bl	80057a6 <SPIF_Lock>
  bool retVal = false;
 80061d4:	2300      	movs	r3, #0
 80061d6:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_SectorToAddress(SectorNumber) + Offset;
 80061d8:	68bb      	ldr	r3, [r7, #8]
 80061da:	031b      	lsls	r3, r3, #12
 80061dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80061de:	4413      	add	r3, r2
 80061e0:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_SECTOR_SIZE - Offset;
 80061e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061e4:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 80061e8:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d901      	bls.n	80061f6 <SPIF_ReadSector+0x36>
  {
    Size = maximum;
 80061f2:	697b      	ldr	r3, [r7, #20]
 80061f4:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	687a      	ldr	r2, [r7, #4]
 80061fa:	69b9      	ldr	r1, [r7, #24]
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f7ff fe35 	bl	8005e6c <SPIF_ReadFn>
 8006202:	4603      	mov	r3, r0
 8006204:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8006206:	68f8      	ldr	r0, [r7, #12]
 8006208:	f7ff fae0 	bl	80057cc <SPIF_UnLock>
  return retVal;
 800620c:	7ffb      	ldrb	r3, [r7, #31]
}
 800620e:	4618      	mov	r0, r3
 8006210:	3720      	adds	r7, #32
 8006212:	46bd      	mov	sp, r7
 8006214:	bd80      	pop	{r7, pc}
	...

08006218 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b084      	sub	sp, #16
 800621c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800621e:	4b18      	ldr	r3, [pc, #96]	@ (8006280 <HAL_MspInit+0x68>)
 8006220:	699b      	ldr	r3, [r3, #24]
 8006222:	4a17      	ldr	r2, [pc, #92]	@ (8006280 <HAL_MspInit+0x68>)
 8006224:	f043 0301 	orr.w	r3, r3, #1
 8006228:	6193      	str	r3, [r2, #24]
 800622a:	4b15      	ldr	r3, [pc, #84]	@ (8006280 <HAL_MspInit+0x68>)
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	f003 0301 	and.w	r3, r3, #1
 8006232:	60bb      	str	r3, [r7, #8]
 8006234:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006236:	4b12      	ldr	r3, [pc, #72]	@ (8006280 <HAL_MspInit+0x68>)
 8006238:	69db      	ldr	r3, [r3, #28]
 800623a:	4a11      	ldr	r2, [pc, #68]	@ (8006280 <HAL_MspInit+0x68>)
 800623c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006240:	61d3      	str	r3, [r2, #28]
 8006242:	4b0f      	ldr	r3, [pc, #60]	@ (8006280 <HAL_MspInit+0x68>)
 8006244:	69db      	ldr	r3, [r3, #28]
 8006246:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800624a:	607b      	str	r3, [r7, #4]
 800624c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800624e:	2200      	movs	r2, #0
 8006250:	210f      	movs	r1, #15
 8006252:	f06f 0001 	mvn.w	r0, #1
 8006256:	f000 fcc6 	bl	8006be6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800625a:	4b0a      	ldr	r3, [pc, #40]	@ (8006284 <HAL_MspInit+0x6c>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800626e:	60fb      	str	r3, [r7, #12]
 8006270:	4a04      	ldr	r2, [pc, #16]	@ (8006284 <HAL_MspInit+0x6c>)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006276:	bf00      	nop
 8006278:	3710      	adds	r7, #16
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}
 800627e:	bf00      	nop
 8006280:	40021000 	.word	0x40021000
 8006284:	40010000 	.word	0x40010000

08006288 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b08a      	sub	sp, #40	@ 0x28
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006290:	f107 0314 	add.w	r3, r7, #20
 8006294:	2200      	movs	r2, #0
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	605a      	str	r2, [r3, #4]
 800629a:	609a      	str	r2, [r3, #8]
 800629c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	4a22      	ldr	r2, [pc, #136]	@ (800632c <HAL_SPI_MspInit+0xa4>)
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d13d      	bne.n	8006324 <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80062a8:	4b21      	ldr	r3, [pc, #132]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062aa:	699b      	ldr	r3, [r3, #24]
 80062ac:	4a20      	ldr	r2, [pc, #128]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062ae:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80062b2:	6193      	str	r3, [r2, #24]
 80062b4:	4b1e      	ldr	r3, [pc, #120]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062b6:	699b      	ldr	r3, [r3, #24]
 80062b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80062bc:	613b      	str	r3, [r7, #16]
 80062be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062c0:	4b1b      	ldr	r3, [pc, #108]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062c2:	699b      	ldr	r3, [r3, #24]
 80062c4:	4a1a      	ldr	r2, [pc, #104]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062c6:	f043 0308 	orr.w	r3, r3, #8
 80062ca:	6193      	str	r3, [r2, #24]
 80062cc:	4b18      	ldr	r3, [pc, #96]	@ (8006330 <HAL_SPI_MspInit+0xa8>)
 80062ce:	699b      	ldr	r3, [r3, #24]
 80062d0:	f003 0308 	and.w	r3, r3, #8
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80062d8:	2328      	movs	r3, #40	@ 0x28
 80062da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80062dc:	2302      	movs	r3, #2
 80062de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80062e0:	2303      	movs	r3, #3
 80062e2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062e4:	f107 0314 	add.w	r3, r7, #20
 80062e8:	4619      	mov	r1, r3
 80062ea:	4812      	ldr	r0, [pc, #72]	@ (8006334 <HAL_SPI_MspInit+0xac>)
 80062ec:	f000 fde8 	bl	8006ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80062f0:	2310      	movs	r3, #16
 80062f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80062f4:	2300      	movs	r3, #0
 80062f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80062f8:	2300      	movs	r3, #0
 80062fa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80062fc:	f107 0314 	add.w	r3, r7, #20
 8006300:	4619      	mov	r1, r3
 8006302:	480c      	ldr	r0, [pc, #48]	@ (8006334 <HAL_SPI_MspInit+0xac>)
 8006304:	f000 fddc 	bl	8006ec0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8006308:	4b0b      	ldr	r3, [pc, #44]	@ (8006338 <HAL_SPI_MspInit+0xb0>)
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	627b      	str	r3, [r7, #36]	@ 0x24
 800630e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006310:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8006314:	627b      	str	r3, [r7, #36]	@ 0x24
 8006316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006318:	f043 0301 	orr.w	r3, r3, #1
 800631c:	627b      	str	r3, [r7, #36]	@ 0x24
 800631e:	4a06      	ldr	r2, [pc, #24]	@ (8006338 <HAL_SPI_MspInit+0xb0>)
 8006320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006322:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8006324:	bf00      	nop
 8006326:	3728      	adds	r7, #40	@ 0x28
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	40013000 	.word	0x40013000
 8006330:	40021000 	.word	0x40021000
 8006334:	40010c00 	.word	0x40010c00
 8006338:	40010000 	.word	0x40010000

0800633c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800633c:	b580      	push	{r7, lr}
 800633e:	b092      	sub	sp, #72	@ 0x48
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006344:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]
 800634c:	605a      	str	r2, [r3, #4]
 800634e:	609a      	str	r2, [r3, #8]
 8006350:	60da      	str	r2, [r3, #12]
  if(huart->Instance==UART4)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4aa4      	ldr	r2, [pc, #656]	@ (80065e8 <HAL_UART_MspInit+0x2ac>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d13a      	bne.n	80063d2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800635c:	4ba3      	ldr	r3, [pc, #652]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800635e:	69db      	ldr	r3, [r3, #28]
 8006360:	4aa2      	ldr	r2, [pc, #648]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006362:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006366:	61d3      	str	r3, [r2, #28]
 8006368:	4ba0      	ldr	r3, [pc, #640]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800636a:	69db      	ldr	r3, [r3, #28]
 800636c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006370:	633b      	str	r3, [r7, #48]	@ 0x30
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006374:	4b9d      	ldr	r3, [pc, #628]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006376:	699b      	ldr	r3, [r3, #24]
 8006378:	4a9c      	ldr	r2, [pc, #624]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800637a:	f043 0310 	orr.w	r3, r3, #16
 800637e:	6193      	str	r3, [r2, #24]
 8006380:	4b9a      	ldr	r3, [pc, #616]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	f003 0310 	and.w	r3, r3, #16
 8006388:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800638a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800638c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006390:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006392:	2302      	movs	r3, #2
 8006394:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006396:	2303      	movs	r3, #3
 8006398:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800639a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800639e:	4619      	mov	r1, r3
 80063a0:	4893      	ldr	r0, [pc, #588]	@ (80065f0 <HAL_UART_MspInit+0x2b4>)
 80063a2:	f000 fd8d 	bl	8006ec0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80063a6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80063aa:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80063ac:	2300      	movs	r3, #0
 80063ae:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80063b0:	2300      	movs	r3, #0
 80063b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80063b4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80063b8:	4619      	mov	r1, r3
 80063ba:	488d      	ldr	r0, [pc, #564]	@ (80065f0 <HAL_UART_MspInit+0x2b4>)
 80063bc:	f000 fd80 	bl	8006ec0 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 80063c0:	2200      	movs	r2, #0
 80063c2:	2105      	movs	r1, #5
 80063c4:	2034      	movs	r0, #52	@ 0x34
 80063c6:	f000 fc0e 	bl	8006be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80063ca:	2034      	movs	r0, #52	@ 0x34
 80063cc:	f000 fc27 	bl	8006c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80063d0:	e105      	b.n	80065de <HAL_UART_MspInit+0x2a2>
  else if(huart->Instance==UART5)
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a87      	ldr	r2, [pc, #540]	@ (80065f4 <HAL_UART_MspInit+0x2b8>)
 80063d8:	4293      	cmp	r3, r2
 80063da:	d145      	bne.n	8006468 <HAL_UART_MspInit+0x12c>
    __HAL_RCC_UART5_CLK_ENABLE();
 80063dc:	4b83      	ldr	r3, [pc, #524]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	4a82      	ldr	r2, [pc, #520]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80063e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80063e6:	61d3      	str	r3, [r2, #28]
 80063e8:	4b80      	ldr	r3, [pc, #512]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80063ea:	69db      	ldr	r3, [r3, #28]
 80063ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80063f0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80063f4:	4b7d      	ldr	r3, [pc, #500]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	4a7c      	ldr	r2, [pc, #496]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80063fa:	f043 0310 	orr.w	r3, r3, #16
 80063fe:	6193      	str	r3, [r2, #24]
 8006400:	4b7a      	ldr	r3, [pc, #488]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006402:	699b      	ldr	r3, [r3, #24]
 8006404:	f003 0310 	and.w	r3, r3, #16
 8006408:	627b      	str	r3, [r7, #36]	@ 0x24
 800640a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800640c:	4b77      	ldr	r3, [pc, #476]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800640e:	699b      	ldr	r3, [r3, #24]
 8006410:	4a76      	ldr	r2, [pc, #472]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006412:	f043 0320 	orr.w	r3, r3, #32
 8006416:	6193      	str	r3, [r2, #24]
 8006418:	4b74      	ldr	r3, [pc, #464]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800641a:	699b      	ldr	r3, [r3, #24]
 800641c:	f003 0320 	and.w	r3, r3, #32
 8006420:	623b      	str	r3, [r7, #32]
 8006422:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8006424:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006428:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800642a:	2302      	movs	r3, #2
 800642c:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800642e:	2303      	movs	r3, #3
 8006430:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006432:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006436:	4619      	mov	r1, r3
 8006438:	486d      	ldr	r0, [pc, #436]	@ (80065f0 <HAL_UART_MspInit+0x2b4>)
 800643a:	f000 fd41 	bl	8006ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800643e:	2304      	movs	r3, #4
 8006440:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006442:	2300      	movs	r3, #0
 8006444:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006446:	2300      	movs	r3, #0
 8006448:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800644a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800644e:	4619      	mov	r1, r3
 8006450:	4869      	ldr	r0, [pc, #420]	@ (80065f8 <HAL_UART_MspInit+0x2bc>)
 8006452:	f000 fd35 	bl	8006ec0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 5, 0);
 8006456:	2200      	movs	r2, #0
 8006458:	2105      	movs	r1, #5
 800645a:	2035      	movs	r0, #53	@ 0x35
 800645c:	f000 fbc3 	bl	8006be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8006460:	2035      	movs	r0, #53	@ 0x35
 8006462:	f000 fbdc 	bl	8006c1e <HAL_NVIC_EnableIRQ>
}
 8006466:	e0ba      	b.n	80065de <HAL_UART_MspInit+0x2a2>
  else if(huart->Instance==USART1)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a63      	ldr	r2, [pc, #396]	@ (80065fc <HAL_UART_MspInit+0x2c0>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d132      	bne.n	80064d8 <HAL_UART_MspInit+0x19c>
    __HAL_RCC_USART1_CLK_ENABLE();
 8006472:	4b5e      	ldr	r3, [pc, #376]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006474:	699b      	ldr	r3, [r3, #24]
 8006476:	4a5d      	ldr	r2, [pc, #372]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006478:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800647c:	6193      	str	r3, [r2, #24]
 800647e:	4b5b      	ldr	r3, [pc, #364]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006486:	61fb      	str	r3, [r7, #28]
 8006488:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800648a:	4b58      	ldr	r3, [pc, #352]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	4a57      	ldr	r2, [pc, #348]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006490:	f043 0304 	orr.w	r3, r3, #4
 8006494:	6193      	str	r3, [r2, #24]
 8006496:	4b55      	ldr	r3, [pc, #340]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006498:	699b      	ldr	r3, [r3, #24]
 800649a:	f003 0304 	and.w	r3, r3, #4
 800649e:	61bb      	str	r3, [r7, #24]
 80064a0:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80064a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064a6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064a8:	2302      	movs	r3, #2
 80064aa:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80064ac:	2303      	movs	r3, #3
 80064ae:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064b0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80064b4:	4619      	mov	r1, r3
 80064b6:	4852      	ldr	r0, [pc, #328]	@ (8006600 <HAL_UART_MspInit+0x2c4>)
 80064b8:	f000 fd02 	bl	8006ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80064bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80064c0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80064c2:	2300      	movs	r3, #0
 80064c4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064c6:	2300      	movs	r3, #0
 80064c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80064ca:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80064ce:	4619      	mov	r1, r3
 80064d0:	484b      	ldr	r0, [pc, #300]	@ (8006600 <HAL_UART_MspInit+0x2c4>)
 80064d2:	f000 fcf5 	bl	8006ec0 <HAL_GPIO_Init>
}
 80064d6:	e082      	b.n	80065de <HAL_UART_MspInit+0x2a2>
  else if(huart->Instance==USART2)
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a49      	ldr	r2, [pc, #292]	@ (8006604 <HAL_UART_MspInit+0x2c8>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d13e      	bne.n	8006560 <HAL_UART_MspInit+0x224>
    __HAL_RCC_USART2_CLK_ENABLE();
 80064e2:	4b42      	ldr	r3, [pc, #264]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80064e4:	69db      	ldr	r3, [r3, #28]
 80064e6:	4a41      	ldr	r2, [pc, #260]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80064e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064ec:	61d3      	str	r3, [r2, #28]
 80064ee:	4b3f      	ldr	r3, [pc, #252]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80064f0:	69db      	ldr	r3, [r3, #28]
 80064f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064f6:	617b      	str	r3, [r7, #20]
 80064f8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80064fa:	4b3c      	ldr	r3, [pc, #240]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	4a3b      	ldr	r2, [pc, #236]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006500:	f043 0320 	orr.w	r3, r3, #32
 8006504:	6193      	str	r3, [r2, #24]
 8006506:	4b39      	ldr	r3, [pc, #228]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006508:	699b      	ldr	r3, [r3, #24]
 800650a:	f003 0320 	and.w	r3, r3, #32
 800650e:	613b      	str	r3, [r7, #16]
 8006510:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8006512:	2320      	movs	r3, #32
 8006514:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006516:	2302      	movs	r3, #2
 8006518:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800651a:	2303      	movs	r3, #3
 800651c:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800651e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8006522:	4619      	mov	r1, r3
 8006524:	4834      	ldr	r0, [pc, #208]	@ (80065f8 <HAL_UART_MspInit+0x2bc>)
 8006526:	f000 fccb 	bl	8006ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800652a:	2340      	movs	r3, #64	@ 0x40
 800652c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800652e:	2300      	movs	r3, #0
 8006530:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006532:	2300      	movs	r3, #0
 8006534:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8006536:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800653a:	4619      	mov	r1, r3
 800653c:	482e      	ldr	r0, [pc, #184]	@ (80065f8 <HAL_UART_MspInit+0x2bc>)
 800653e:	f000 fcbf 	bl	8006ec0 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART2_ENABLE();
 8006542:	4b31      	ldr	r3, [pc, #196]	@ (8006608 <HAL_UART_MspInit+0x2cc>)
 8006544:	685b      	ldr	r3, [r3, #4]
 8006546:	647b      	str	r3, [r7, #68]	@ 0x44
 8006548:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800654a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800654e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006552:	f043 0308 	orr.w	r3, r3, #8
 8006556:	647b      	str	r3, [r7, #68]	@ 0x44
 8006558:	4a2b      	ldr	r2, [pc, #172]	@ (8006608 <HAL_UART_MspInit+0x2cc>)
 800655a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800655c:	6053      	str	r3, [r2, #4]
}
 800655e:	e03e      	b.n	80065de <HAL_UART_MspInit+0x2a2>
  else if(huart->Instance==USART3)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4a29      	ldr	r2, [pc, #164]	@ (800660c <HAL_UART_MspInit+0x2d0>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d139      	bne.n	80065de <HAL_UART_MspInit+0x2a2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800656a:	4b20      	ldr	r3, [pc, #128]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 800656c:	69db      	ldr	r3, [r3, #28]
 800656e:	4a1f      	ldr	r2, [pc, #124]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006570:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006574:	61d3      	str	r3, [r2, #28]
 8006576:	4b1d      	ldr	r3, [pc, #116]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006578:	69db      	ldr	r3, [r3, #28]
 800657a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800657e:	60fb      	str	r3, [r7, #12]
 8006580:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006582:	4b1a      	ldr	r3, [pc, #104]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006584:	699b      	ldr	r3, [r3, #24]
 8006586:	4a19      	ldr	r2, [pc, #100]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006588:	f043 0308 	orr.w	r3, r3, #8
 800658c:	6193      	str	r3, [r2, #24]
 800658e:	4b17      	ldr	r3, [pc, #92]	@ (80065ec <HAL_UART_MspInit+0x2b0>)
 8006590:	699b      	ldr	r3, [r3, #24]
 8006592:	f003 0308 	and.w	r3, r3, #8
 8006596:	60bb      	str	r3, [r7, #8]
 8006598:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800659a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800659e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80065a0:	2302      	movs	r3, #2
 80065a2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80065a4:	2303      	movs	r3, #3
 80065a6:	643b      	str	r3, [r7, #64]	@ 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065a8:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80065ac:	4619      	mov	r1, r3
 80065ae:	4818      	ldr	r0, [pc, #96]	@ (8006610 <HAL_UART_MspInit+0x2d4>)
 80065b0:	f000 fc86 	bl	8006ec0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80065b4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80065b8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80065ba:	2300      	movs	r3, #0
 80065bc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80065be:	2300      	movs	r3, #0
 80065c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80065c2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80065c6:	4619      	mov	r1, r3
 80065c8:	4811      	ldr	r0, [pc, #68]	@ (8006610 <HAL_UART_MspInit+0x2d4>)
 80065ca:	f000 fc79 	bl	8006ec0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80065ce:	2200      	movs	r2, #0
 80065d0:	2105      	movs	r1, #5
 80065d2:	2027      	movs	r0, #39	@ 0x27
 80065d4:	f000 fb07 	bl	8006be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80065d8:	2027      	movs	r0, #39	@ 0x27
 80065da:	f000 fb20 	bl	8006c1e <HAL_NVIC_EnableIRQ>
}
 80065de:	bf00      	nop
 80065e0:	3748      	adds	r7, #72	@ 0x48
 80065e2:	46bd      	mov	sp, r7
 80065e4:	bd80      	pop	{r7, pc}
 80065e6:	bf00      	nop
 80065e8:	40004c00 	.word	0x40004c00
 80065ec:	40021000 	.word	0x40021000
 80065f0:	40011000 	.word	0x40011000
 80065f4:	40005000 	.word	0x40005000
 80065f8:	40011400 	.word	0x40011400
 80065fc:	40013800 	.word	0x40013800
 8006600:	40010800 	.word	0x40010800
 8006604:	40004400 	.word	0x40004400
 8006608:	40010000 	.word	0x40010000
 800660c:	40004800 	.word	0x40004800
 8006610:	40010c00 	.word	0x40010c00

08006614 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006614:	b580      	push	{r7, lr}
 8006616:	b08e      	sub	sp, #56	@ 0x38
 8006618:	af00      	add	r7, sp, #0
 800661a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800661c:	2300      	movs	r3, #0
 800661e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8006620:	2300      	movs	r3, #0
 8006622:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8006624:	2300      	movs	r3, #0
 8006626:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800662a:	4b34      	ldr	r3, [pc, #208]	@ (80066fc <HAL_InitTick+0xe8>)
 800662c:	69db      	ldr	r3, [r3, #28]
 800662e:	4a33      	ldr	r2, [pc, #204]	@ (80066fc <HAL_InitTick+0xe8>)
 8006630:	f043 0310 	orr.w	r3, r3, #16
 8006634:	61d3      	str	r3, [r2, #28]
 8006636:	4b31      	ldr	r3, [pc, #196]	@ (80066fc <HAL_InitTick+0xe8>)
 8006638:	69db      	ldr	r3, [r3, #28]
 800663a:	f003 0310 	and.w	r3, r3, #16
 800663e:	60fb      	str	r3, [r7, #12]
 8006640:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8006642:	f107 0210 	add.w	r2, r7, #16
 8006646:	f107 0314 	add.w	r3, r7, #20
 800664a:	4611      	mov	r1, r2
 800664c:	4618      	mov	r0, r3
 800664e:	f001 fa29 	bl	8007aa4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8006652:	6a3b      	ldr	r3, [r7, #32]
 8006654:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8006656:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d103      	bne.n	8006664 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800665c:	f001 f9fa 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
 8006660:	6378      	str	r0, [r7, #52]	@ 0x34
 8006662:	e004      	b.n	800666e <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8006664:	f001 f9f6 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
 8006668:	4603      	mov	r3, r0
 800666a:	005b      	lsls	r3, r3, #1
 800666c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800666e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006670:	4a23      	ldr	r2, [pc, #140]	@ (8006700 <HAL_InitTick+0xec>)
 8006672:	fba2 2303 	umull	r2, r3, r2, r3
 8006676:	0c9b      	lsrs	r3, r3, #18
 8006678:	3b01      	subs	r3, #1
 800667a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800667c:	4b21      	ldr	r3, [pc, #132]	@ (8006704 <HAL_InitTick+0xf0>)
 800667e:	4a22      	ldr	r2, [pc, #136]	@ (8006708 <HAL_InitTick+0xf4>)
 8006680:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8006682:	4b20      	ldr	r3, [pc, #128]	@ (8006704 <HAL_InitTick+0xf0>)
 8006684:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8006688:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800668a:	4a1e      	ldr	r2, [pc, #120]	@ (8006704 <HAL_InitTick+0xf0>)
 800668c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800668e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8006690:	4b1c      	ldr	r3, [pc, #112]	@ (8006704 <HAL_InitTick+0xf0>)
 8006692:	2200      	movs	r2, #0
 8006694:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006696:	4b1b      	ldr	r3, [pc, #108]	@ (8006704 <HAL_InitTick+0xf0>)
 8006698:	2200      	movs	r2, #0
 800669a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800669c:	4b19      	ldr	r3, [pc, #100]	@ (8006704 <HAL_InitTick+0xf0>)
 800669e:	2200      	movs	r2, #0
 80066a0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80066a2:	4818      	ldr	r0, [pc, #96]	@ (8006704 <HAL_InitTick+0xf0>)
 80066a4:	f001 ffd4 	bl	8008650 <HAL_TIM_Base_Init>
 80066a8:	4603      	mov	r3, r0
 80066aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80066ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d11b      	bne.n	80066ee <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80066b6:	4813      	ldr	r0, [pc, #76]	@ (8006704 <HAL_InitTick+0xf0>)
 80066b8:	f002 f822 	bl	8008700 <HAL_TIM_Base_Start_IT>
 80066bc:	4603      	mov	r3, r0
 80066be:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80066c2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d111      	bne.n	80066ee <HAL_InitTick+0xda>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 80066ca:	2036      	movs	r0, #54	@ 0x36
 80066cc:	f000 faa7 	bl	8006c1e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b0f      	cmp	r3, #15
 80066d4:	d808      	bhi.n	80066e8 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 80066d6:	2200      	movs	r2, #0
 80066d8:	6879      	ldr	r1, [r7, #4]
 80066da:	2036      	movs	r0, #54	@ 0x36
 80066dc:	f000 fa83 	bl	8006be6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80066e0:	4a0a      	ldr	r2, [pc, #40]	@ (800670c <HAL_InitTick+0xf8>)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6013      	str	r3, [r2, #0]
 80066e6:	e002      	b.n	80066ee <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80066e8:	2301      	movs	r3, #1
 80066ea:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80066ee:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80066f2:	4618      	mov	r0, r3
 80066f4:	3738      	adds	r7, #56	@ 0x38
 80066f6:	46bd      	mov	sp, r7
 80066f8:	bd80      	pop	{r7, pc}
 80066fa:	bf00      	nop
 80066fc:	40021000 	.word	0x40021000
 8006700:	431bde83 	.word	0x431bde83
 8006704:	20000778 	.word	0x20000778
 8006708:	40001000 	.word	0x40001000
 800670c:	20000024 	.word	0x20000024

08006710 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006710:	b480      	push	{r7}
 8006712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8006714:	bf00      	nop
 8006716:	e7fd      	b.n	8006714 <NMI_Handler+0x4>

08006718 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006718:	b480      	push	{r7}
 800671a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800671c:	bf00      	nop
 800671e:	e7fd      	b.n	800671c <HardFault_Handler+0x4>

08006720 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006720:	b480      	push	{r7}
 8006722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006724:	bf00      	nop
 8006726:	e7fd      	b.n	8006724 <MemManage_Handler+0x4>

08006728 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006728:	b480      	push	{r7}
 800672a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800672c:	bf00      	nop
 800672e:	e7fd      	b.n	800672c <BusFault_Handler+0x4>

08006730 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006730:	b480      	push	{r7}
 8006732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006734:	bf00      	nop
 8006736:	e7fd      	b.n	8006734 <UsageFault_Handler+0x4>

08006738 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006738:	b480      	push	{r7}
 800673a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800673c:	bf00      	nop
 800673e:	46bd      	mov	sp, r7
 8006740:	bc80      	pop	{r7}
 8006742:	4770      	bx	lr

08006744 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_A2_Pin);
 8006748:	2001      	movs	r0, #1
 800674a:	f000 fd7d 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800674e:	bf00      	nop
 8006750:	bd80      	pop	{r7, pc}

08006752 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8006752:	b580      	push	{r7, lr}
 8006754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_A1_Pin);
 8006756:	2002      	movs	r0, #2
 8006758:	f000 fd76 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800675c:	bf00      	nop
 800675e:	bd80      	pop	{r7, pc}

08006760 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_B1_Pin);
 8006764:	2004      	movs	r0, #4
 8006766:	f000 fd6f 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800676a:	bf00      	nop
 800676c:	bd80      	pop	{r7, pc}

0800676e <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LEFT_B2_Pin);
 8006772:	2008      	movs	r0, #8
 8006774:	f000 fd68 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8006778:	bf00      	nop
 800677a:	bd80      	pop	{r7, pc}

0800677c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8006780:	4802      	ldr	r0, [pc, #8]	@ (800678c <USART3_IRQHandler+0x10>)
 8006782:	f002 facd 	bl	8008d20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8006786:	bf00      	nop
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	2000062c 	.word	0x2000062c

08006790 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RIGHT_B1_Pin);
 8006794:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8006798:	f000 fd56 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_B2_Pin);
 800679c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80067a0:	f000 fd52 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_A2_Pin);
 80067a4:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80067a8:	f000 fd4e 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(RIGHT_A1_Pin);
 80067ac:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80067b0:	f000 fd4a 	bl	8007248 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80067b4:	bf00      	nop
 80067b6:	bd80      	pop	{r7, pc}

080067b8 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80067bc:	4802      	ldr	r0, [pc, #8]	@ (80067c8 <UART4_IRQHandler+0x10>)
 80067be:	f002 faaf 	bl	8008d20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80067c2:	bf00      	nop
 80067c4:	bd80      	pop	{r7, pc}
 80067c6:	bf00      	nop
 80067c8:	2000050c 	.word	0x2000050c

080067cc <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 80067d0:	4802      	ldr	r0, [pc, #8]	@ (80067dc <UART5_IRQHandler+0x10>)
 80067d2:	f002 faa5 	bl	8008d20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 80067d6:	bf00      	nop
 80067d8:	bd80      	pop	{r7, pc}
 80067da:	bf00      	nop
 80067dc:	20000554 	.word	0x20000554

080067e0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80067e0:	b580      	push	{r7, lr}
 80067e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80067e4:	4802      	ldr	r0, [pc, #8]	@ (80067f0 <TIM6_IRQHandler+0x10>)
 80067e6:	f001 ffeb 	bl	80087c0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80067ea:	bf00      	nop
 80067ec:	bd80      	pop	{r7, pc}
 80067ee:	bf00      	nop
 80067f0:	20000778 	.word	0x20000778

080067f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
  return 1;
 80067f8:	2301      	movs	r3, #1
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bc80      	pop	{r7}
 8006800:	4770      	bx	lr

08006802 <_kill>:

int _kill(int pid, int sig)
{
 8006802:	b580      	push	{r7, lr}
 8006804:	b082      	sub	sp, #8
 8006806:	af00      	add	r7, sp, #0
 8006808:	6078      	str	r0, [r7, #4]
 800680a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800680c:	f004 ffa4 	bl	800b758 <__errno>
 8006810:	4603      	mov	r3, r0
 8006812:	2216      	movs	r2, #22
 8006814:	601a      	str	r2, [r3, #0]
  return -1;
 8006816:	f04f 33ff 	mov.w	r3, #4294967295
}
 800681a:	4618      	mov	r0, r3
 800681c:	3708      	adds	r7, #8
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}

08006822 <_exit>:

void _exit (int status)
{
 8006822:	b580      	push	{r7, lr}
 8006824:	b082      	sub	sp, #8
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800682a:	f04f 31ff 	mov.w	r1, #4294967295
 800682e:	6878      	ldr	r0, [r7, #4]
 8006830:	f7ff ffe7 	bl	8006802 <_kill>
  while (1) {}    /* Make sure we hang here */
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <_exit+0x12>

08006838 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b086      	sub	sp, #24
 800683c:	af00      	add	r7, sp, #0
 800683e:	60f8      	str	r0, [r7, #12]
 8006840:	60b9      	str	r1, [r7, #8]
 8006842:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006844:	2300      	movs	r3, #0
 8006846:	617b      	str	r3, [r7, #20]
 8006848:	e00a      	b.n	8006860 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800684a:	f3af 8000 	nop.w
 800684e:	4601      	mov	r1, r0
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	1c5a      	adds	r2, r3, #1
 8006854:	60ba      	str	r2, [r7, #8]
 8006856:	b2ca      	uxtb	r2, r1
 8006858:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800685a:	697b      	ldr	r3, [r7, #20]
 800685c:	3301      	adds	r3, #1
 800685e:	617b      	str	r3, [r7, #20]
 8006860:	697a      	ldr	r2, [r7, #20]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	429a      	cmp	r2, r3
 8006866:	dbf0      	blt.n	800684a <_read+0x12>
  }

  return len;
 8006868:	687b      	ldr	r3, [r7, #4]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3718      	adds	r7, #24
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}

08006872 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8006872:	b580      	push	{r7, lr}
 8006874:	b086      	sub	sp, #24
 8006876:	af00      	add	r7, sp, #0
 8006878:	60f8      	str	r0, [r7, #12]
 800687a:	60b9      	str	r1, [r7, #8]
 800687c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800687e:	2300      	movs	r3, #0
 8006880:	617b      	str	r3, [r7, #20]
 8006882:	e009      	b.n	8006898 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	60ba      	str	r2, [r7, #8]
 800688a:	781b      	ldrb	r3, [r3, #0]
 800688c:	4618      	mov	r0, r3
 800688e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	3301      	adds	r3, #1
 8006896:	617b      	str	r3, [r7, #20]
 8006898:	697a      	ldr	r2, [r7, #20]
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	429a      	cmp	r2, r3
 800689e:	dbf1      	blt.n	8006884 <_write+0x12>
  }
  return len;
 80068a0:	687b      	ldr	r3, [r7, #4]
}
 80068a2:	4618      	mov	r0, r3
 80068a4:	3718      	adds	r7, #24
 80068a6:	46bd      	mov	sp, r7
 80068a8:	bd80      	pop	{r7, pc}

080068aa <_close>:

int _close(int file)
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80068b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	370c      	adds	r7, #12
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bc80      	pop	{r7}
 80068be:	4770      	bx	lr

080068c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80068c0:	b480      	push	{r7}
 80068c2:	b083      	sub	sp, #12
 80068c4:	af00      	add	r7, sp, #0
 80068c6:	6078      	str	r0, [r7, #4]
 80068c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80068d0:	605a      	str	r2, [r3, #4]
  return 0;
 80068d2:	2300      	movs	r3, #0
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	370c      	adds	r7, #12
 80068d8:	46bd      	mov	sp, r7
 80068da:	bc80      	pop	{r7}
 80068dc:	4770      	bx	lr

080068de <_isatty>:

int _isatty(int file)
{
 80068de:	b480      	push	{r7}
 80068e0:	b083      	sub	sp, #12
 80068e2:	af00      	add	r7, sp, #0
 80068e4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80068e6:	2301      	movs	r3, #1
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	370c      	adds	r7, #12
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bc80      	pop	{r7}
 80068f0:	4770      	bx	lr

080068f2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80068f2:	b480      	push	{r7}
 80068f4:	b085      	sub	sp, #20
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80068fe:	2300      	movs	r3, #0
}
 8006900:	4618      	mov	r0, r3
 8006902:	3714      	adds	r7, #20
 8006904:	46bd      	mov	sp, r7
 8006906:	bc80      	pop	{r7}
 8006908:	4770      	bx	lr
	...

0800690c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b086      	sub	sp, #24
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006914:	4a14      	ldr	r2, [pc, #80]	@ (8006968 <_sbrk+0x5c>)
 8006916:	4b15      	ldr	r3, [pc, #84]	@ (800696c <_sbrk+0x60>)
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006920:	4b13      	ldr	r3, [pc, #76]	@ (8006970 <_sbrk+0x64>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d102      	bne.n	800692e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006928:	4b11      	ldr	r3, [pc, #68]	@ (8006970 <_sbrk+0x64>)
 800692a:	4a12      	ldr	r2, [pc, #72]	@ (8006974 <_sbrk+0x68>)
 800692c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800692e:	4b10      	ldr	r3, [pc, #64]	@ (8006970 <_sbrk+0x64>)
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	4413      	add	r3, r2
 8006936:	693a      	ldr	r2, [r7, #16]
 8006938:	429a      	cmp	r2, r3
 800693a:	d207      	bcs.n	800694c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800693c:	f004 ff0c 	bl	800b758 <__errno>
 8006940:	4603      	mov	r3, r0
 8006942:	220c      	movs	r2, #12
 8006944:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006946:	f04f 33ff 	mov.w	r3, #4294967295
 800694a:	e009      	b.n	8006960 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800694c:	4b08      	ldr	r3, [pc, #32]	@ (8006970 <_sbrk+0x64>)
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8006952:	4b07      	ldr	r3, [pc, #28]	@ (8006970 <_sbrk+0x64>)
 8006954:	681a      	ldr	r2, [r3, #0]
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	4413      	add	r3, r2
 800695a:	4a05      	ldr	r2, [pc, #20]	@ (8006970 <_sbrk+0x64>)
 800695c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800695e:	68fb      	ldr	r3, [r7, #12]
}
 8006960:	4618      	mov	r0, r3
 8006962:	3718      	adds	r7, #24
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	2000c000 	.word	0x2000c000
 800696c:	00000400 	.word	0x00000400
 8006970:	200007c0 	.word	0x200007c0
 8006974:	20001660 	.word	0x20001660

08006978 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006978:	b480      	push	{r7}
 800697a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800697c:	bf00      	nop
 800697e:	46bd      	mov	sp, r7
 8006980:	bc80      	pop	{r7}
 8006982:	4770      	bx	lr

08006984 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006984:	f7ff fff8 	bl	8006978 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006988:	480b      	ldr	r0, [pc, #44]	@ (80069b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800698a:	490c      	ldr	r1, [pc, #48]	@ (80069bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800698c:	4a0c      	ldr	r2, [pc, #48]	@ (80069c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800698e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006990:	e002      	b.n	8006998 <LoopCopyDataInit>

08006992 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006992:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006994:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006996:	3304      	adds	r3, #4

08006998 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006998:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800699a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800699c:	d3f9      	bcc.n	8006992 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800699e:	4a09      	ldr	r2, [pc, #36]	@ (80069c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80069a0:	4c09      	ldr	r4, [pc, #36]	@ (80069c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80069a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80069a4:	e001      	b.n	80069aa <LoopFillZerobss>

080069a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80069a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80069a8:	3204      	adds	r2, #4

080069aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80069aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80069ac:	d3fb      	bcc.n	80069a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80069ae:	f004 fed9 	bl	800b764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80069b2:	f7fb f9ff 	bl	8001db4 <main>
  bx lr
 80069b6:	4770      	bx	lr
  ldr r0, =_sdata
 80069b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80069bc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80069c0:	0800e650 	.word	0x0800e650
  ldr r2, =_sbss
 80069c4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80069c8:	20001660 	.word	0x20001660

080069cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80069cc:	e7fe      	b.n	80069cc <ADC1_2_IRQHandler>
	...

080069d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80069d4:	4b08      	ldr	r3, [pc, #32]	@ (80069f8 <HAL_Init+0x28>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	4a07      	ldr	r2, [pc, #28]	@ (80069f8 <HAL_Init+0x28>)
 80069da:	f043 0310 	orr.w	r3, r3, #16
 80069de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069e0:	2003      	movs	r0, #3
 80069e2:	f000 f8f5 	bl	8006bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80069e6:	200f      	movs	r0, #15
 80069e8:	f7ff fe14 	bl	8006614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80069ec:	f7ff fc14 	bl	8006218 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80069f0:	2300      	movs	r3, #0
}
 80069f2:	4618      	mov	r0, r3
 80069f4:	bd80      	pop	{r7, pc}
 80069f6:	bf00      	nop
 80069f8:	40022000 	.word	0x40022000

080069fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a00:	4b05      	ldr	r3, [pc, #20]	@ (8006a18 <HAL_IncTick+0x1c>)
 8006a02:	781b      	ldrb	r3, [r3, #0]
 8006a04:	461a      	mov	r2, r3
 8006a06:	4b05      	ldr	r3, [pc, #20]	@ (8006a1c <HAL_IncTick+0x20>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	4a03      	ldr	r2, [pc, #12]	@ (8006a1c <HAL_IncTick+0x20>)
 8006a0e:	6013      	str	r3, [r2, #0]
}
 8006a10:	bf00      	nop
 8006a12:	46bd      	mov	sp, r7
 8006a14:	bc80      	pop	{r7}
 8006a16:	4770      	bx	lr
 8006a18:	20000028 	.word	0x20000028
 8006a1c:	200007c4 	.word	0x200007c4

08006a20 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a20:	b480      	push	{r7}
 8006a22:	af00      	add	r7, sp, #0
  return uwTick;
 8006a24:	4b02      	ldr	r3, [pc, #8]	@ (8006a30 <HAL_GetTick+0x10>)
 8006a26:	681b      	ldr	r3, [r3, #0]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bc80      	pop	{r7}
 8006a2e:	4770      	bx	lr
 8006a30:	200007c4 	.word	0x200007c4

08006a34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a3c:	f7ff fff0 	bl	8006a20 <HAL_GetTick>
 8006a40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4c:	d005      	beq.n	8006a5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006a4e:	4b0a      	ldr	r3, [pc, #40]	@ (8006a78 <HAL_Delay+0x44>)
 8006a50:	781b      	ldrb	r3, [r3, #0]
 8006a52:	461a      	mov	r2, r3
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	4413      	add	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8006a5a:	bf00      	nop
 8006a5c:	f7ff ffe0 	bl	8006a20 <HAL_GetTick>
 8006a60:	4602      	mov	r2, r0
 8006a62:	68bb      	ldr	r3, [r7, #8]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	68fa      	ldr	r2, [r7, #12]
 8006a68:	429a      	cmp	r2, r3
 8006a6a:	d8f7      	bhi.n	8006a5c <HAL_Delay+0x28>
  {
  }
}
 8006a6c:	bf00      	nop
 8006a6e:	bf00      	nop
 8006a70:	3710      	adds	r7, #16
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	20000028 	.word	0x20000028

08006a7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a7c:	b480      	push	{r7}
 8006a7e:	b085      	sub	sp, #20
 8006a80:	af00      	add	r7, sp, #0
 8006a82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	f003 0307 	and.w	r3, r3, #7
 8006a8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006a92:	68ba      	ldr	r2, [r7, #8]
 8006a94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006a98:	4013      	ands	r3, r2
 8006a9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006aa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006aa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006aac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006aae:	4a04      	ldr	r2, [pc, #16]	@ (8006ac0 <__NVIC_SetPriorityGrouping+0x44>)
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	60d3      	str	r3, [r2, #12]
}
 8006ab4:	bf00      	nop
 8006ab6:	3714      	adds	r7, #20
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bc80      	pop	{r7}
 8006abc:	4770      	bx	lr
 8006abe:	bf00      	nop
 8006ac0:	e000ed00 	.word	0xe000ed00

08006ac4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006ac8:	4b04      	ldr	r3, [pc, #16]	@ (8006adc <__NVIC_GetPriorityGrouping+0x18>)
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	0a1b      	lsrs	r3, r3, #8
 8006ace:	f003 0307 	and.w	r3, r3, #7
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bc80      	pop	{r7}
 8006ad8:	4770      	bx	lr
 8006ada:	bf00      	nop
 8006adc:	e000ed00 	.word	0xe000ed00

08006ae0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	db0b      	blt.n	8006b0a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006af2:	79fb      	ldrb	r3, [r7, #7]
 8006af4:	f003 021f 	and.w	r2, r3, #31
 8006af8:	4906      	ldr	r1, [pc, #24]	@ (8006b14 <__NVIC_EnableIRQ+0x34>)
 8006afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006afe:	095b      	lsrs	r3, r3, #5
 8006b00:	2001      	movs	r0, #1
 8006b02:	fa00 f202 	lsl.w	r2, r0, r2
 8006b06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006b0a:	bf00      	nop
 8006b0c:	370c      	adds	r7, #12
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bc80      	pop	{r7}
 8006b12:	4770      	bx	lr
 8006b14:	e000e100 	.word	0xe000e100

08006b18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	4603      	mov	r3, r0
 8006b20:	6039      	str	r1, [r7, #0]
 8006b22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	db0a      	blt.n	8006b42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	b2da      	uxtb	r2, r3
 8006b30:	490c      	ldr	r1, [pc, #48]	@ (8006b64 <__NVIC_SetPriority+0x4c>)
 8006b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b36:	0112      	lsls	r2, r2, #4
 8006b38:	b2d2      	uxtb	r2, r2
 8006b3a:	440b      	add	r3, r1
 8006b3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b40:	e00a      	b.n	8006b58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	b2da      	uxtb	r2, r3
 8006b46:	4908      	ldr	r1, [pc, #32]	@ (8006b68 <__NVIC_SetPriority+0x50>)
 8006b48:	79fb      	ldrb	r3, [r7, #7]
 8006b4a:	f003 030f 	and.w	r3, r3, #15
 8006b4e:	3b04      	subs	r3, #4
 8006b50:	0112      	lsls	r2, r2, #4
 8006b52:	b2d2      	uxtb	r2, r2
 8006b54:	440b      	add	r3, r1
 8006b56:	761a      	strb	r2, [r3, #24]
}
 8006b58:	bf00      	nop
 8006b5a:	370c      	adds	r7, #12
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	bc80      	pop	{r7}
 8006b60:	4770      	bx	lr
 8006b62:	bf00      	nop
 8006b64:	e000e100 	.word	0xe000e100
 8006b68:	e000ed00 	.word	0xe000ed00

08006b6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b089      	sub	sp, #36	@ 0x24
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	60f8      	str	r0, [r7, #12]
 8006b74:	60b9      	str	r1, [r7, #8]
 8006b76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	f003 0307 	and.w	r3, r3, #7
 8006b7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006b80:	69fb      	ldr	r3, [r7, #28]
 8006b82:	f1c3 0307 	rsb	r3, r3, #7
 8006b86:	2b04      	cmp	r3, #4
 8006b88:	bf28      	it	cs
 8006b8a:	2304      	movcs	r3, #4
 8006b8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006b8e:	69fb      	ldr	r3, [r7, #28]
 8006b90:	3304      	adds	r3, #4
 8006b92:	2b06      	cmp	r3, #6
 8006b94:	d902      	bls.n	8006b9c <NVIC_EncodePriority+0x30>
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	3b03      	subs	r3, #3
 8006b9a:	e000      	b.n	8006b9e <NVIC_EncodePriority+0x32>
 8006b9c:	2300      	movs	r3, #0
 8006b9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8006ba4:	69bb      	ldr	r3, [r7, #24]
 8006ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8006baa:	43da      	mvns	r2, r3
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	401a      	ands	r2, r3
 8006bb0:	697b      	ldr	r3, [r7, #20]
 8006bb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	fa01 f303 	lsl.w	r3, r1, r3
 8006bbe:	43d9      	mvns	r1, r3
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006bc4:	4313      	orrs	r3, r2
         );
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3724      	adds	r7, #36	@ 0x24
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bc80      	pop	{r7}
 8006bce:	4770      	bx	lr

08006bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006bd8:	6878      	ldr	r0, [r7, #4]
 8006bda:	f7ff ff4f 	bl	8006a7c <__NVIC_SetPriorityGrouping>
}
 8006bde:	bf00      	nop
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b086      	sub	sp, #24
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	4603      	mov	r3, r0
 8006bee:	60b9      	str	r1, [r7, #8]
 8006bf0:	607a      	str	r2, [r7, #4]
 8006bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006bf8:	f7ff ff64 	bl	8006ac4 <__NVIC_GetPriorityGrouping>
 8006bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006bfe:	687a      	ldr	r2, [r7, #4]
 8006c00:	68b9      	ldr	r1, [r7, #8]
 8006c02:	6978      	ldr	r0, [r7, #20]
 8006c04:	f7ff ffb2 	bl	8006b6c <NVIC_EncodePriority>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c0e:	4611      	mov	r1, r2
 8006c10:	4618      	mov	r0, r3
 8006c12:	f7ff ff81 	bl	8006b18 <__NVIC_SetPriority>
}
 8006c16:	bf00      	nop
 8006c18:	3718      	adds	r7, #24
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bd80      	pop	{r7, pc}

08006c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006c1e:	b580      	push	{r7, lr}
 8006c20:	b082      	sub	sp, #8
 8006c22:	af00      	add	r7, sp, #0
 8006c24:	4603      	mov	r3, r0
 8006c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	f7ff ff57 	bl	8006ae0 <__NVIC_EnableIRQ>
}
 8006c32:	bf00      	nop
 8006c34:	3708      	adds	r7, #8
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b085      	sub	sp, #20
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c42:	2300      	movs	r3, #0
 8006c44:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006c4c:	b2db      	uxtb	r3, r3
 8006c4e:	2b02      	cmp	r3, #2
 8006c50:	d008      	beq.n	8006c64 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2204      	movs	r2, #4
 8006c56:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8006c60:	2301      	movs	r3, #1
 8006c62:	e020      	b.n	8006ca6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f022 020e 	bic.w	r2, r2, #14
 8006c72:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	f022 0201 	bic.w	r2, r2, #1
 8006c82:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c8c:	2101      	movs	r1, #1
 8006c8e:	fa01 f202 	lsl.w	r2, r1, r2
 8006c92:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8006ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3714      	adds	r7, #20
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bc80      	pop	{r7}
 8006cae:	4770      	bx	lr

08006cb0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b084      	sub	sp, #16
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cb8:	2300      	movs	r3, #0
 8006cba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	2b02      	cmp	r3, #2
 8006cc6:	d005      	beq.n	8006cd4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2204      	movs	r2, #4
 8006ccc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8006cce:	2301      	movs	r3, #1
 8006cd0:	73fb      	strb	r3, [r7, #15]
 8006cd2:	e0d6      	b.n	8006e82 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681a      	ldr	r2, [r3, #0]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f022 020e 	bic.w	r2, r2, #14
 8006ce2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f022 0201 	bic.w	r2, r2, #1
 8006cf2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	461a      	mov	r2, r3
 8006cfa:	4b64      	ldr	r3, [pc, #400]	@ (8006e8c <HAL_DMA_Abort_IT+0x1dc>)
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d958      	bls.n	8006db2 <HAL_DMA_Abort_IT+0x102>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a62      	ldr	r2, [pc, #392]	@ (8006e90 <HAL_DMA_Abort_IT+0x1e0>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d04f      	beq.n	8006daa <HAL_DMA_Abort_IT+0xfa>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a61      	ldr	r2, [pc, #388]	@ (8006e94 <HAL_DMA_Abort_IT+0x1e4>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d048      	beq.n	8006da6 <HAL_DMA_Abort_IT+0xf6>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a5f      	ldr	r2, [pc, #380]	@ (8006e98 <HAL_DMA_Abort_IT+0x1e8>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d040      	beq.n	8006da0 <HAL_DMA_Abort_IT+0xf0>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a5e      	ldr	r2, [pc, #376]	@ (8006e9c <HAL_DMA_Abort_IT+0x1ec>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d038      	beq.n	8006d9a <HAL_DMA_Abort_IT+0xea>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a5c      	ldr	r2, [pc, #368]	@ (8006ea0 <HAL_DMA_Abort_IT+0x1f0>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d030      	beq.n	8006d94 <HAL_DMA_Abort_IT+0xe4>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a5b      	ldr	r2, [pc, #364]	@ (8006ea4 <HAL_DMA_Abort_IT+0x1f4>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d028      	beq.n	8006d8e <HAL_DMA_Abort_IT+0xde>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a52      	ldr	r2, [pc, #328]	@ (8006e8c <HAL_DMA_Abort_IT+0x1dc>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d020      	beq.n	8006d88 <HAL_DMA_Abort_IT+0xd8>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a57      	ldr	r2, [pc, #348]	@ (8006ea8 <HAL_DMA_Abort_IT+0x1f8>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d019      	beq.n	8006d84 <HAL_DMA_Abort_IT+0xd4>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a55      	ldr	r2, [pc, #340]	@ (8006eac <HAL_DMA_Abort_IT+0x1fc>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d012      	beq.n	8006d80 <HAL_DMA_Abort_IT+0xd0>
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a54      	ldr	r2, [pc, #336]	@ (8006eb0 <HAL_DMA_Abort_IT+0x200>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d00a      	beq.n	8006d7a <HAL_DMA_Abort_IT+0xca>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a52      	ldr	r2, [pc, #328]	@ (8006eb4 <HAL_DMA_Abort_IT+0x204>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d102      	bne.n	8006d74 <HAL_DMA_Abort_IT+0xc4>
 8006d6e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d72:	e01b      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d74:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d78:	e018      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d7a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d7e:	e015      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d80:	2310      	movs	r3, #16
 8006d82:	e013      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d84:	2301      	movs	r3, #1
 8006d86:	e011      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006d8c:	e00e      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d8e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006d92:	e00b      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d94:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006d98:	e008      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006d9a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006d9e:	e005      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006da0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006da4:	e002      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006da6:	2310      	movs	r3, #16
 8006da8:	e000      	b.n	8006dac <HAL_DMA_Abort_IT+0xfc>
 8006daa:	2301      	movs	r3, #1
 8006dac:	4a42      	ldr	r2, [pc, #264]	@ (8006eb8 <HAL_DMA_Abort_IT+0x208>)
 8006dae:	6053      	str	r3, [r2, #4]
 8006db0:	e057      	b.n	8006e62 <HAL_DMA_Abort_IT+0x1b2>
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	4a36      	ldr	r2, [pc, #216]	@ (8006e90 <HAL_DMA_Abort_IT+0x1e0>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d04f      	beq.n	8006e5c <HAL_DMA_Abort_IT+0x1ac>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a34      	ldr	r2, [pc, #208]	@ (8006e94 <HAL_DMA_Abort_IT+0x1e4>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d048      	beq.n	8006e58 <HAL_DMA_Abort_IT+0x1a8>
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	4a33      	ldr	r2, [pc, #204]	@ (8006e98 <HAL_DMA_Abort_IT+0x1e8>)
 8006dcc:	4293      	cmp	r3, r2
 8006dce:	d040      	beq.n	8006e52 <HAL_DMA_Abort_IT+0x1a2>
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4a31      	ldr	r2, [pc, #196]	@ (8006e9c <HAL_DMA_Abort_IT+0x1ec>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d038      	beq.n	8006e4c <HAL_DMA_Abort_IT+0x19c>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	4a30      	ldr	r2, [pc, #192]	@ (8006ea0 <HAL_DMA_Abort_IT+0x1f0>)
 8006de0:	4293      	cmp	r3, r2
 8006de2:	d030      	beq.n	8006e46 <HAL_DMA_Abort_IT+0x196>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	4a2e      	ldr	r2, [pc, #184]	@ (8006ea4 <HAL_DMA_Abort_IT+0x1f4>)
 8006dea:	4293      	cmp	r3, r2
 8006dec:	d028      	beq.n	8006e40 <HAL_DMA_Abort_IT+0x190>
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a26      	ldr	r2, [pc, #152]	@ (8006e8c <HAL_DMA_Abort_IT+0x1dc>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d020      	beq.n	8006e3a <HAL_DMA_Abort_IT+0x18a>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	4a2a      	ldr	r2, [pc, #168]	@ (8006ea8 <HAL_DMA_Abort_IT+0x1f8>)
 8006dfe:	4293      	cmp	r3, r2
 8006e00:	d019      	beq.n	8006e36 <HAL_DMA_Abort_IT+0x186>
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4a29      	ldr	r2, [pc, #164]	@ (8006eac <HAL_DMA_Abort_IT+0x1fc>)
 8006e08:	4293      	cmp	r3, r2
 8006e0a:	d012      	beq.n	8006e32 <HAL_DMA_Abort_IT+0x182>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a27      	ldr	r2, [pc, #156]	@ (8006eb0 <HAL_DMA_Abort_IT+0x200>)
 8006e12:	4293      	cmp	r3, r2
 8006e14:	d00a      	beq.n	8006e2c <HAL_DMA_Abort_IT+0x17c>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	4a26      	ldr	r2, [pc, #152]	@ (8006eb4 <HAL_DMA_Abort_IT+0x204>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d102      	bne.n	8006e26 <HAL_DMA_Abort_IT+0x176>
 8006e20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e24:	e01b      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e26:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006e2a:	e018      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e2c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e30:	e015      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e32:	2310      	movs	r3, #16
 8006e34:	e013      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e36:	2301      	movs	r3, #1
 8006e38:	e011      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8006e3e:	e00e      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e40:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8006e44:	e00b      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e46:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8006e4a:	e008      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e4c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e50:	e005      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e52:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006e56:	e002      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e58:	2310      	movs	r3, #16
 8006e5a:	e000      	b.n	8006e5e <HAL_DMA_Abort_IT+0x1ae>
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	4a17      	ldr	r2, [pc, #92]	@ (8006ebc <HAL_DMA_Abort_IT+0x20c>)
 8006e60:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2201      	movs	r2, #1
 8006e66:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	4798      	blx	r3
    } 
  }
  return status;
 8006e82:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3710      	adds	r7, #16
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bd80      	pop	{r7, pc}
 8006e8c:	40020080 	.word	0x40020080
 8006e90:	40020008 	.word	0x40020008
 8006e94:	4002001c 	.word	0x4002001c
 8006e98:	40020030 	.word	0x40020030
 8006e9c:	40020044 	.word	0x40020044
 8006ea0:	40020058 	.word	0x40020058
 8006ea4:	4002006c 	.word	0x4002006c
 8006ea8:	40020408 	.word	0x40020408
 8006eac:	4002041c 	.word	0x4002041c
 8006eb0:	40020430 	.word	0x40020430
 8006eb4:	40020444 	.word	0x40020444
 8006eb8:	40020400 	.word	0x40020400
 8006ebc:	40020000 	.word	0x40020000

08006ec0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ec0:	b480      	push	{r7}
 8006ec2:	b08b      	sub	sp, #44	@ 0x2c
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	6078      	str	r0, [r7, #4]
 8006ec8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006eca:	2300      	movs	r3, #0
 8006ecc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006ece:	2300      	movs	r3, #0
 8006ed0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ed2:	e179      	b.n	80071c8 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8006edc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	69fa      	ldr	r2, [r7, #28]
 8006ee4:	4013      	ands	r3, r2
 8006ee6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006ee8:	69ba      	ldr	r2, [r7, #24]
 8006eea:	69fb      	ldr	r3, [r7, #28]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	f040 8168 	bne.w	80071c2 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	4a96      	ldr	r2, [pc, #600]	@ (8007150 <HAL_GPIO_Init+0x290>)
 8006ef8:	4293      	cmp	r3, r2
 8006efa:	d05e      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
 8006efc:	4a94      	ldr	r2, [pc, #592]	@ (8007150 <HAL_GPIO_Init+0x290>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d875      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f02:	4a94      	ldr	r2, [pc, #592]	@ (8007154 <HAL_GPIO_Init+0x294>)
 8006f04:	4293      	cmp	r3, r2
 8006f06:	d058      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
 8006f08:	4a92      	ldr	r2, [pc, #584]	@ (8007154 <HAL_GPIO_Init+0x294>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d86f      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f0e:	4a92      	ldr	r2, [pc, #584]	@ (8007158 <HAL_GPIO_Init+0x298>)
 8006f10:	4293      	cmp	r3, r2
 8006f12:	d052      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
 8006f14:	4a90      	ldr	r2, [pc, #576]	@ (8007158 <HAL_GPIO_Init+0x298>)
 8006f16:	4293      	cmp	r3, r2
 8006f18:	d869      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f1a:	4a90      	ldr	r2, [pc, #576]	@ (800715c <HAL_GPIO_Init+0x29c>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d04c      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
 8006f20:	4a8e      	ldr	r2, [pc, #568]	@ (800715c <HAL_GPIO_Init+0x29c>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d863      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f26:	4a8e      	ldr	r2, [pc, #568]	@ (8007160 <HAL_GPIO_Init+0x2a0>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d046      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
 8006f2c:	4a8c      	ldr	r2, [pc, #560]	@ (8007160 <HAL_GPIO_Init+0x2a0>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d85d      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f32:	2b12      	cmp	r3, #18
 8006f34:	d82a      	bhi.n	8006f8c <HAL_GPIO_Init+0xcc>
 8006f36:	2b12      	cmp	r3, #18
 8006f38:	d859      	bhi.n	8006fee <HAL_GPIO_Init+0x12e>
 8006f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f40 <HAL_GPIO_Init+0x80>)
 8006f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f40:	08006fbb 	.word	0x08006fbb
 8006f44:	08006f95 	.word	0x08006f95
 8006f48:	08006fa7 	.word	0x08006fa7
 8006f4c:	08006fe9 	.word	0x08006fe9
 8006f50:	08006fef 	.word	0x08006fef
 8006f54:	08006fef 	.word	0x08006fef
 8006f58:	08006fef 	.word	0x08006fef
 8006f5c:	08006fef 	.word	0x08006fef
 8006f60:	08006fef 	.word	0x08006fef
 8006f64:	08006fef 	.word	0x08006fef
 8006f68:	08006fef 	.word	0x08006fef
 8006f6c:	08006fef 	.word	0x08006fef
 8006f70:	08006fef 	.word	0x08006fef
 8006f74:	08006fef 	.word	0x08006fef
 8006f78:	08006fef 	.word	0x08006fef
 8006f7c:	08006fef 	.word	0x08006fef
 8006f80:	08006fef 	.word	0x08006fef
 8006f84:	08006f9d 	.word	0x08006f9d
 8006f88:	08006fb1 	.word	0x08006fb1
 8006f8c:	4a75      	ldr	r2, [pc, #468]	@ (8007164 <HAL_GPIO_Init+0x2a4>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d013      	beq.n	8006fba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006f92:	e02c      	b.n	8006fee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006f94:	683b      	ldr	r3, [r7, #0]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	623b      	str	r3, [r7, #32]
          break;
 8006f9a:	e029      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	3304      	adds	r3, #4
 8006fa2:	623b      	str	r3, [r7, #32]
          break;
 8006fa4:	e024      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006fa6:	683b      	ldr	r3, [r7, #0]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	3308      	adds	r3, #8
 8006fac:	623b      	str	r3, [r7, #32]
          break;
 8006fae:	e01f      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	68db      	ldr	r3, [r3, #12]
 8006fb4:	330c      	adds	r3, #12
 8006fb6:	623b      	str	r3, [r7, #32]
          break;
 8006fb8:	e01a      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	689b      	ldr	r3, [r3, #8]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d102      	bne.n	8006fc8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006fc2:	2304      	movs	r3, #4
 8006fc4:	623b      	str	r3, [r7, #32]
          break;
 8006fc6:	e013      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d105      	bne.n	8006fdc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006fd0:	2308      	movs	r3, #8
 8006fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	69fa      	ldr	r2, [r7, #28]
 8006fd8:	611a      	str	r2, [r3, #16]
          break;
 8006fda:	e009      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006fdc:	2308      	movs	r3, #8
 8006fde:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	69fa      	ldr	r2, [r7, #28]
 8006fe4:	615a      	str	r2, [r3, #20]
          break;
 8006fe6:	e003      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	623b      	str	r3, [r7, #32]
          break;
 8006fec:	e000      	b.n	8006ff0 <HAL_GPIO_Init+0x130>
          break;
 8006fee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	2bff      	cmp	r3, #255	@ 0xff
 8006ff4:	d801      	bhi.n	8006ffa <HAL_GPIO_Init+0x13a>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	e001      	b.n	8006ffe <HAL_GPIO_Init+0x13e>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	3304      	adds	r3, #4
 8006ffe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007000:	69bb      	ldr	r3, [r7, #24]
 8007002:	2bff      	cmp	r3, #255	@ 0xff
 8007004:	d802      	bhi.n	800700c <HAL_GPIO_Init+0x14c>
 8007006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007008:	009b      	lsls	r3, r3, #2
 800700a:	e002      	b.n	8007012 <HAL_GPIO_Init+0x152>
 800700c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800700e:	3b08      	subs	r3, #8
 8007010:	009b      	lsls	r3, r3, #2
 8007012:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007014:	697b      	ldr	r3, [r7, #20]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	210f      	movs	r1, #15
 800701a:	693b      	ldr	r3, [r7, #16]
 800701c:	fa01 f303 	lsl.w	r3, r1, r3
 8007020:	43db      	mvns	r3, r3
 8007022:	401a      	ands	r2, r3
 8007024:	6a39      	ldr	r1, [r7, #32]
 8007026:	693b      	ldr	r3, [r7, #16]
 8007028:	fa01 f303 	lsl.w	r3, r1, r3
 800702c:	431a      	orrs	r2, r3
 800702e:	697b      	ldr	r3, [r7, #20]
 8007030:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 80c1 	beq.w	80071c2 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007040:	4b49      	ldr	r3, [pc, #292]	@ (8007168 <HAL_GPIO_Init+0x2a8>)
 8007042:	699b      	ldr	r3, [r3, #24]
 8007044:	4a48      	ldr	r2, [pc, #288]	@ (8007168 <HAL_GPIO_Init+0x2a8>)
 8007046:	f043 0301 	orr.w	r3, r3, #1
 800704a:	6193      	str	r3, [r2, #24]
 800704c:	4b46      	ldr	r3, [pc, #280]	@ (8007168 <HAL_GPIO_Init+0x2a8>)
 800704e:	699b      	ldr	r3, [r3, #24]
 8007050:	f003 0301 	and.w	r3, r3, #1
 8007054:	60bb      	str	r3, [r7, #8]
 8007056:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8007058:	4a44      	ldr	r2, [pc, #272]	@ (800716c <HAL_GPIO_Init+0x2ac>)
 800705a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800705c:	089b      	lsrs	r3, r3, #2
 800705e:	3302      	adds	r3, #2
 8007060:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007064:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	f003 0303 	and.w	r3, r3, #3
 800706c:	009b      	lsls	r3, r3, #2
 800706e:	220f      	movs	r2, #15
 8007070:	fa02 f303 	lsl.w	r3, r2, r3
 8007074:	43db      	mvns	r3, r3
 8007076:	68fa      	ldr	r2, [r7, #12]
 8007078:	4013      	ands	r3, r2
 800707a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	4a3c      	ldr	r2, [pc, #240]	@ (8007170 <HAL_GPIO_Init+0x2b0>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d01f      	beq.n	80070c4 <HAL_GPIO_Init+0x204>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	4a3b      	ldr	r2, [pc, #236]	@ (8007174 <HAL_GPIO_Init+0x2b4>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d019      	beq.n	80070c0 <HAL_GPIO_Init+0x200>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	4a3a      	ldr	r2, [pc, #232]	@ (8007178 <HAL_GPIO_Init+0x2b8>)
 8007090:	4293      	cmp	r3, r2
 8007092:	d013      	beq.n	80070bc <HAL_GPIO_Init+0x1fc>
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	4a39      	ldr	r2, [pc, #228]	@ (800717c <HAL_GPIO_Init+0x2bc>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d00d      	beq.n	80070b8 <HAL_GPIO_Init+0x1f8>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	4a38      	ldr	r2, [pc, #224]	@ (8007180 <HAL_GPIO_Init+0x2c0>)
 80070a0:	4293      	cmp	r3, r2
 80070a2:	d007      	beq.n	80070b4 <HAL_GPIO_Init+0x1f4>
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	4a37      	ldr	r2, [pc, #220]	@ (8007184 <HAL_GPIO_Init+0x2c4>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d101      	bne.n	80070b0 <HAL_GPIO_Init+0x1f0>
 80070ac:	2305      	movs	r3, #5
 80070ae:	e00a      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070b0:	2306      	movs	r3, #6
 80070b2:	e008      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070b4:	2304      	movs	r3, #4
 80070b6:	e006      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070b8:	2303      	movs	r3, #3
 80070ba:	e004      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070bc:	2302      	movs	r3, #2
 80070be:	e002      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070c0:	2301      	movs	r3, #1
 80070c2:	e000      	b.n	80070c6 <HAL_GPIO_Init+0x206>
 80070c4:	2300      	movs	r3, #0
 80070c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070c8:	f002 0203 	and.w	r2, r2, #3
 80070cc:	0092      	lsls	r2, r2, #2
 80070ce:	4093      	lsls	r3, r2
 80070d0:	68fa      	ldr	r2, [r7, #12]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80070d6:	4925      	ldr	r1, [pc, #148]	@ (800716c <HAL_GPIO_Init+0x2ac>)
 80070d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070da:	089b      	lsrs	r3, r3, #2
 80070dc:	3302      	adds	r3, #2
 80070de:	68fa      	ldr	r2, [r7, #12]
 80070e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d006      	beq.n	80070fe <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80070f0:	4b25      	ldr	r3, [pc, #148]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 80070f2:	689a      	ldr	r2, [r3, #8]
 80070f4:	4924      	ldr	r1, [pc, #144]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 80070f6:	69bb      	ldr	r3, [r7, #24]
 80070f8:	4313      	orrs	r3, r2
 80070fa:	608b      	str	r3, [r1, #8]
 80070fc:	e006      	b.n	800710c <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80070fe:	4b22      	ldr	r3, [pc, #136]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007100:	689a      	ldr	r2, [r3, #8]
 8007102:	69bb      	ldr	r3, [r7, #24]
 8007104:	43db      	mvns	r3, r3
 8007106:	4920      	ldr	r1, [pc, #128]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007108:	4013      	ands	r3, r2
 800710a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800710c:	683b      	ldr	r3, [r7, #0]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007114:	2b00      	cmp	r3, #0
 8007116:	d006      	beq.n	8007126 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007118:	4b1b      	ldr	r3, [pc, #108]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 800711a:	68da      	ldr	r2, [r3, #12]
 800711c:	491a      	ldr	r1, [pc, #104]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 800711e:	69bb      	ldr	r3, [r7, #24]
 8007120:	4313      	orrs	r3, r2
 8007122:	60cb      	str	r3, [r1, #12]
 8007124:	e006      	b.n	8007134 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8007126:	4b18      	ldr	r3, [pc, #96]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007128:	68da      	ldr	r2, [r3, #12]
 800712a:	69bb      	ldr	r3, [r7, #24]
 800712c:	43db      	mvns	r3, r3
 800712e:	4916      	ldr	r1, [pc, #88]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007130:	4013      	ands	r3, r2
 8007132:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800713c:	2b00      	cmp	r3, #0
 800713e:	d025      	beq.n	800718c <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007140:	4b11      	ldr	r3, [pc, #68]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007142:	685a      	ldr	r2, [r3, #4]
 8007144:	4910      	ldr	r1, [pc, #64]	@ (8007188 <HAL_GPIO_Init+0x2c8>)
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	4313      	orrs	r3, r2
 800714a:	604b      	str	r3, [r1, #4]
 800714c:	e025      	b.n	800719a <HAL_GPIO_Init+0x2da>
 800714e:	bf00      	nop
 8007150:	10320000 	.word	0x10320000
 8007154:	10310000 	.word	0x10310000
 8007158:	10220000 	.word	0x10220000
 800715c:	10210000 	.word	0x10210000
 8007160:	10120000 	.word	0x10120000
 8007164:	10110000 	.word	0x10110000
 8007168:	40021000 	.word	0x40021000
 800716c:	40010000 	.word	0x40010000
 8007170:	40010800 	.word	0x40010800
 8007174:	40010c00 	.word	0x40010c00
 8007178:	40011000 	.word	0x40011000
 800717c:	40011400 	.word	0x40011400
 8007180:	40011800 	.word	0x40011800
 8007184:	40011c00 	.word	0x40011c00
 8007188:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800718c:	4b15      	ldr	r3, [pc, #84]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 800718e:	685a      	ldr	r2, [r3, #4]
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	43db      	mvns	r3, r3
 8007194:	4913      	ldr	r1, [pc, #76]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 8007196:	4013      	ands	r3, r2
 8007198:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	685b      	ldr	r3, [r3, #4]
 800719e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d006      	beq.n	80071b4 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80071a6:	4b0f      	ldr	r3, [pc, #60]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	490e      	ldr	r1, [pc, #56]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	600b      	str	r3, [r1, #0]
 80071b2:	e006      	b.n	80071c2 <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80071b4:	4b0b      	ldr	r3, [pc, #44]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 80071b6:	681a      	ldr	r2, [r3, #0]
 80071b8:	69bb      	ldr	r3, [r7, #24]
 80071ba:	43db      	mvns	r3, r3
 80071bc:	4909      	ldr	r1, [pc, #36]	@ (80071e4 <HAL_GPIO_Init+0x324>)
 80071be:	4013      	ands	r3, r2
 80071c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80071c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071c4:	3301      	adds	r3, #1
 80071c6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	681a      	ldr	r2, [r3, #0]
 80071cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ce:	fa22 f303 	lsr.w	r3, r2, r3
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	f47f ae7e 	bne.w	8006ed4 <HAL_GPIO_Init+0x14>
  }
}
 80071d8:	bf00      	nop
 80071da:	bf00      	nop
 80071dc:	372c      	adds	r7, #44	@ 0x2c
 80071de:	46bd      	mov	sp, r7
 80071e0:	bc80      	pop	{r7}
 80071e2:	4770      	bx	lr
 80071e4:	40010400 	.word	0x40010400

080071e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b085      	sub	sp, #20
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	460b      	mov	r3, r1
 80071f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	689a      	ldr	r2, [r3, #8]
 80071f8:	887b      	ldrh	r3, [r7, #2]
 80071fa:	4013      	ands	r3, r2
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d002      	beq.n	8007206 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007200:	2301      	movs	r3, #1
 8007202:	73fb      	strb	r3, [r7, #15]
 8007204:	e001      	b.n	800720a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007206:	2300      	movs	r3, #0
 8007208:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800720a:	7bfb      	ldrb	r3, [r7, #15]
}
 800720c:	4618      	mov	r0, r3
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	bc80      	pop	{r7}
 8007214:	4770      	bx	lr

08007216 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007216:	b480      	push	{r7}
 8007218:	b083      	sub	sp, #12
 800721a:	af00      	add	r7, sp, #0
 800721c:	6078      	str	r0, [r7, #4]
 800721e:	460b      	mov	r3, r1
 8007220:	807b      	strh	r3, [r7, #2]
 8007222:	4613      	mov	r3, r2
 8007224:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007226:	787b      	ldrb	r3, [r7, #1]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d003      	beq.n	8007234 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800722c:	887a      	ldrh	r2, [r7, #2]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007232:	e003      	b.n	800723c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007234:	887b      	ldrh	r3, [r7, #2]
 8007236:	041a      	lsls	r2, r3, #16
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	611a      	str	r2, [r3, #16]
}
 800723c:	bf00      	nop
 800723e:	370c      	adds	r7, #12
 8007240:	46bd      	mov	sp, r7
 8007242:	bc80      	pop	{r7}
 8007244:	4770      	bx	lr
	...

08007248 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007248:	b580      	push	{r7, lr}
 800724a:	b082      	sub	sp, #8
 800724c:	af00      	add	r7, sp, #0
 800724e:	4603      	mov	r3, r0
 8007250:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8007252:	4b08      	ldr	r3, [pc, #32]	@ (8007274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007254:	695a      	ldr	r2, [r3, #20]
 8007256:	88fb      	ldrh	r3, [r7, #6]
 8007258:	4013      	ands	r3, r2
 800725a:	2b00      	cmp	r3, #0
 800725c:	d006      	beq.n	800726c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800725e:	4a05      	ldr	r2, [pc, #20]	@ (8007274 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007260:	88fb      	ldrh	r3, [r7, #6]
 8007262:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007264:	88fb      	ldrh	r3, [r7, #6]
 8007266:	4618      	mov	r0, r3
 8007268:	f7fb fd28 	bl	8002cbc <HAL_GPIO_EXTI_Callback>
  }
}
 800726c:	bf00      	nop
 800726e:	3708      	adds	r7, #8
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	40010400 	.word	0x40010400

08007278 <HAL_GPIOEx_ConfigEventout>:
  * @param  GPIO_PinSource Select the pin used to output the Cortex EVENTOUT signal.
  *   This parameter can be a value of @ref GPIOEx_EVENTOUT_PIN.
  * @retval None
  */
void HAL_GPIOEx_ConfigEventout(uint32_t GPIO_PortSource, uint32_t GPIO_PinSource)
{
 8007278:	b480      	push	{r7}
 800727a:	b083      	sub	sp, #12
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	6039      	str	r1, [r7, #0]
  /* Verify the parameters */
  assert_param(IS_AFIO_EVENTOUT_PORT(GPIO_PortSource));
  assert_param(IS_AFIO_EVENTOUT_PIN(GPIO_PinSource));

  /* Apply the new configuration */
  MODIFY_REG(AFIO->EVCR, (AFIO_EVCR_PORT) | (AFIO_EVCR_PIN), (GPIO_PortSource) | (GPIO_PinSource));
 8007282:	4b07      	ldr	r3, [pc, #28]	@ (80072a0 <HAL_GPIOEx_ConfigEventout+0x28>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 800728a:	6879      	ldr	r1, [r7, #4]
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	430b      	orrs	r3, r1
 8007290:	4903      	ldr	r1, [pc, #12]	@ (80072a0 <HAL_GPIOEx_ConfigEventout+0x28>)
 8007292:	4313      	orrs	r3, r2
 8007294:	600b      	str	r3, [r1, #0]
}
 8007296:	bf00      	nop
 8007298:	370c      	adds	r7, #12
 800729a:	46bd      	mov	sp, r7
 800729c:	bc80      	pop	{r7}
 800729e:	4770      	bx	lr
 80072a0:	40010000 	.word	0x40010000

080072a4 <HAL_GPIOEx_EnableEventout>:
/**
  * @brief  Enables the Event Output.
  * @retval None
  */
void HAL_GPIOEx_EnableEventout(void)
{
 80072a4:	b480      	push	{r7}
 80072a6:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->EVCR, AFIO_EVCR_EVOE);
 80072a8:	4b04      	ldr	r3, [pc, #16]	@ (80072bc <HAL_GPIOEx_EnableEventout+0x18>)
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a03      	ldr	r2, [pc, #12]	@ (80072bc <HAL_GPIOEx_EnableEventout+0x18>)
 80072ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072b2:	6013      	str	r3, [r2, #0]
}
 80072b4:	bf00      	nop
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bc80      	pop	{r7}
 80072ba:	4770      	bx	lr
 80072bc:	40010000 	.word	0x40010000

080072c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b086      	sub	sp, #24
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d101      	bne.n	80072d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072ce:	2301      	movs	r3, #1
 80072d0:	e272      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 8087 	beq.w	80073ee <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80072e0:	4b92      	ldr	r3, [pc, #584]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80072e2:	685b      	ldr	r3, [r3, #4]
 80072e4:	f003 030c 	and.w	r3, r3, #12
 80072e8:	2b04      	cmp	r3, #4
 80072ea:	d00c      	beq.n	8007306 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80072ec:	4b8f      	ldr	r3, [pc, #572]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	f003 030c 	and.w	r3, r3, #12
 80072f4:	2b08      	cmp	r3, #8
 80072f6:	d112      	bne.n	800731e <HAL_RCC_OscConfig+0x5e>
 80072f8:	4b8c      	ldr	r3, [pc, #560]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007300:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007304:	d10b      	bne.n	800731e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007306:	4b89      	ldr	r3, [pc, #548]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800730e:	2b00      	cmp	r3, #0
 8007310:	d06c      	beq.n	80073ec <HAL_RCC_OscConfig+0x12c>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d168      	bne.n	80073ec <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800731a:	2301      	movs	r3, #1
 800731c:	e24c      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007326:	d106      	bne.n	8007336 <HAL_RCC_OscConfig+0x76>
 8007328:	4b80      	ldr	r3, [pc, #512]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	4a7f      	ldr	r2, [pc, #508]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800732e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007332:	6013      	str	r3, [r2, #0]
 8007334:	e02e      	b.n	8007394 <HAL_RCC_OscConfig+0xd4>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d10c      	bne.n	8007358 <HAL_RCC_OscConfig+0x98>
 800733e:	4b7b      	ldr	r3, [pc, #492]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a7a      	ldr	r2, [pc, #488]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007344:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	4b78      	ldr	r3, [pc, #480]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a77      	ldr	r2, [pc, #476]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007350:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	e01d      	b.n	8007394 <HAL_RCC_OscConfig+0xd4>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	685b      	ldr	r3, [r3, #4]
 800735c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007360:	d10c      	bne.n	800737c <HAL_RCC_OscConfig+0xbc>
 8007362:	4b72      	ldr	r3, [pc, #456]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	4a71      	ldr	r2, [pc, #452]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007368:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800736c:	6013      	str	r3, [r2, #0]
 800736e:	4b6f      	ldr	r3, [pc, #444]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4a6e      	ldr	r2, [pc, #440]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007378:	6013      	str	r3, [r2, #0]
 800737a:	e00b      	b.n	8007394 <HAL_RCC_OscConfig+0xd4>
 800737c:	4b6b      	ldr	r3, [pc, #428]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a6a      	ldr	r2, [pc, #424]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007382:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007386:	6013      	str	r3, [r2, #0]
 8007388:	4b68      	ldr	r3, [pc, #416]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a67      	ldr	r2, [pc, #412]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 800738e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007392:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	685b      	ldr	r3, [r3, #4]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d013      	beq.n	80073c4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800739c:	f7ff fb40 	bl	8006a20 <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073a2:	e008      	b.n	80073b6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073a4:	f7ff fb3c 	bl	8006a20 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	2b64      	cmp	r3, #100	@ 0x64
 80073b0:	d901      	bls.n	80073b6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e200      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80073b6:	4b5d      	ldr	r3, [pc, #372]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d0f0      	beq.n	80073a4 <HAL_RCC_OscConfig+0xe4>
 80073c2:	e014      	b.n	80073ee <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073c4:	f7ff fb2c 	bl	8006a20 <HAL_GetTick>
 80073c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ca:	e008      	b.n	80073de <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073cc:	f7ff fb28 	bl	8006a20 <HAL_GetTick>
 80073d0:	4602      	mov	r2, r0
 80073d2:	693b      	ldr	r3, [r7, #16]
 80073d4:	1ad3      	subs	r3, r2, r3
 80073d6:	2b64      	cmp	r3, #100	@ 0x64
 80073d8:	d901      	bls.n	80073de <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80073da:	2303      	movs	r3, #3
 80073dc:	e1ec      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073de:	4b53      	ldr	r3, [pc, #332]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d1f0      	bne.n	80073cc <HAL_RCC_OscConfig+0x10c>
 80073ea:	e000      	b.n	80073ee <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 0302 	and.w	r3, r3, #2
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d063      	beq.n	80074c2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073fa:	4b4c      	ldr	r3, [pc, #304]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80073fc:	685b      	ldr	r3, [r3, #4]
 80073fe:	f003 030c 	and.w	r3, r3, #12
 8007402:	2b00      	cmp	r3, #0
 8007404:	d00b      	beq.n	800741e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8007406:	4b49      	ldr	r3, [pc, #292]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	f003 030c 	and.w	r3, r3, #12
 800740e:	2b08      	cmp	r3, #8
 8007410:	d11c      	bne.n	800744c <HAL_RCC_OscConfig+0x18c>
 8007412:	4b46      	ldr	r3, [pc, #280]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007414:	685b      	ldr	r3, [r3, #4]
 8007416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800741a:	2b00      	cmp	r3, #0
 800741c:	d116      	bne.n	800744c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800741e:	4b43      	ldr	r3, [pc, #268]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f003 0302 	and.w	r3, r3, #2
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <HAL_RCC_OscConfig+0x176>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	2b01      	cmp	r3, #1
 8007430:	d001      	beq.n	8007436 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8007432:	2301      	movs	r3, #1
 8007434:	e1c0      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007436:	4b3d      	ldr	r3, [pc, #244]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	695b      	ldr	r3, [r3, #20]
 8007442:	00db      	lsls	r3, r3, #3
 8007444:	4939      	ldr	r1, [pc, #228]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007446:	4313      	orrs	r3, r2
 8007448:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800744a:	e03a      	b.n	80074c2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	691b      	ldr	r3, [r3, #16]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d020      	beq.n	8007496 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007454:	4b36      	ldr	r3, [pc, #216]	@ (8007530 <HAL_RCC_OscConfig+0x270>)
 8007456:	2201      	movs	r2, #1
 8007458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800745a:	f7ff fae1 	bl	8006a20 <HAL_GetTick>
 800745e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007460:	e008      	b.n	8007474 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007462:	f7ff fadd 	bl	8006a20 <HAL_GetTick>
 8007466:	4602      	mov	r2, r0
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	1ad3      	subs	r3, r2, r3
 800746c:	2b02      	cmp	r3, #2
 800746e:	d901      	bls.n	8007474 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8007470:	2303      	movs	r3, #3
 8007472:	e1a1      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007474:	4b2d      	ldr	r3, [pc, #180]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0302 	and.w	r3, r3, #2
 800747c:	2b00      	cmp	r3, #0
 800747e:	d0f0      	beq.n	8007462 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007480:	4b2a      	ldr	r3, [pc, #168]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	695b      	ldr	r3, [r3, #20]
 800748c:	00db      	lsls	r3, r3, #3
 800748e:	4927      	ldr	r1, [pc, #156]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 8007490:	4313      	orrs	r3, r2
 8007492:	600b      	str	r3, [r1, #0]
 8007494:	e015      	b.n	80074c2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007496:	4b26      	ldr	r3, [pc, #152]	@ (8007530 <HAL_RCC_OscConfig+0x270>)
 8007498:	2200      	movs	r2, #0
 800749a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800749c:	f7ff fac0 	bl	8006a20 <HAL_GetTick>
 80074a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074a2:	e008      	b.n	80074b6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80074a4:	f7ff fabc 	bl	8006a20 <HAL_GetTick>
 80074a8:	4602      	mov	r2, r0
 80074aa:	693b      	ldr	r3, [r7, #16]
 80074ac:	1ad3      	subs	r3, r2, r3
 80074ae:	2b02      	cmp	r3, #2
 80074b0:	d901      	bls.n	80074b6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80074b2:	2303      	movs	r3, #3
 80074b4:	e180      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80074b6:	4b1d      	ldr	r3, [pc, #116]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f003 0302 	and.w	r3, r3, #2
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d1f0      	bne.n	80074a4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	f003 0308 	and.w	r3, r3, #8
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d03a      	beq.n	8007544 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	699b      	ldr	r3, [r3, #24]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d019      	beq.n	800750a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074d6:	4b17      	ldr	r3, [pc, #92]	@ (8007534 <HAL_RCC_OscConfig+0x274>)
 80074d8:	2201      	movs	r2, #1
 80074da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074dc:	f7ff faa0 	bl	8006a20 <HAL_GetTick>
 80074e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074e2:	e008      	b.n	80074f6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074e4:	f7ff fa9c 	bl	8006a20 <HAL_GetTick>
 80074e8:	4602      	mov	r2, r0
 80074ea:	693b      	ldr	r3, [r7, #16]
 80074ec:	1ad3      	subs	r3, r2, r3
 80074ee:	2b02      	cmp	r3, #2
 80074f0:	d901      	bls.n	80074f6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80074f2:	2303      	movs	r3, #3
 80074f4:	e160      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074f6:	4b0d      	ldr	r3, [pc, #52]	@ (800752c <HAL_RCC_OscConfig+0x26c>)
 80074f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fa:	f003 0302 	and.w	r3, r3, #2
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d0f0      	beq.n	80074e4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8007502:	2001      	movs	r0, #1
 8007504:	f000 fafe 	bl	8007b04 <RCC_Delay>
 8007508:	e01c      	b.n	8007544 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800750a:	4b0a      	ldr	r3, [pc, #40]	@ (8007534 <HAL_RCC_OscConfig+0x274>)
 800750c:	2200      	movs	r2, #0
 800750e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007510:	f7ff fa86 	bl	8006a20 <HAL_GetTick>
 8007514:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007516:	e00f      	b.n	8007538 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007518:	f7ff fa82 	bl	8006a20 <HAL_GetTick>
 800751c:	4602      	mov	r2, r0
 800751e:	693b      	ldr	r3, [r7, #16]
 8007520:	1ad3      	subs	r3, r2, r3
 8007522:	2b02      	cmp	r3, #2
 8007524:	d908      	bls.n	8007538 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007526:	2303      	movs	r3, #3
 8007528:	e146      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
 800752a:	bf00      	nop
 800752c:	40021000 	.word	0x40021000
 8007530:	42420000 	.word	0x42420000
 8007534:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007538:	4b92      	ldr	r3, [pc, #584]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800753a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753c:	f003 0302 	and.w	r3, r3, #2
 8007540:	2b00      	cmp	r3, #0
 8007542:	d1e9      	bne.n	8007518 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f003 0304 	and.w	r3, r3, #4
 800754c:	2b00      	cmp	r3, #0
 800754e:	f000 80a6 	beq.w	800769e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007552:	2300      	movs	r3, #0
 8007554:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007556:	4b8b      	ldr	r3, [pc, #556]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007558:	69db      	ldr	r3, [r3, #28]
 800755a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800755e:	2b00      	cmp	r3, #0
 8007560:	d10d      	bne.n	800757e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007562:	4b88      	ldr	r3, [pc, #544]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007564:	69db      	ldr	r3, [r3, #28]
 8007566:	4a87      	ldr	r2, [pc, #540]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007568:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800756c:	61d3      	str	r3, [r2, #28]
 800756e:	4b85      	ldr	r3, [pc, #532]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007570:	69db      	ldr	r3, [r3, #28]
 8007572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007576:	60bb      	str	r3, [r7, #8]
 8007578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800757a:	2301      	movs	r3, #1
 800757c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800757e:	4b82      	ldr	r3, [pc, #520]	@ (8007788 <HAL_RCC_OscConfig+0x4c8>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007586:	2b00      	cmp	r3, #0
 8007588:	d118      	bne.n	80075bc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800758a:	4b7f      	ldr	r3, [pc, #508]	@ (8007788 <HAL_RCC_OscConfig+0x4c8>)
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4a7e      	ldr	r2, [pc, #504]	@ (8007788 <HAL_RCC_OscConfig+0x4c8>)
 8007590:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007596:	f7ff fa43 	bl	8006a20 <HAL_GetTick>
 800759a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800759c:	e008      	b.n	80075b0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800759e:	f7ff fa3f 	bl	8006a20 <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	2b64      	cmp	r3, #100	@ 0x64
 80075aa:	d901      	bls.n	80075b0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80075ac:	2303      	movs	r3, #3
 80075ae:	e103      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80075b0:	4b75      	ldr	r3, [pc, #468]	@ (8007788 <HAL_RCC_OscConfig+0x4c8>)
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d0f0      	beq.n	800759e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	68db      	ldr	r3, [r3, #12]
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d106      	bne.n	80075d2 <HAL_RCC_OscConfig+0x312>
 80075c4:	4b6f      	ldr	r3, [pc, #444]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075c6:	6a1b      	ldr	r3, [r3, #32]
 80075c8:	4a6e      	ldr	r2, [pc, #440]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075ca:	f043 0301 	orr.w	r3, r3, #1
 80075ce:	6213      	str	r3, [r2, #32]
 80075d0:	e02d      	b.n	800762e <HAL_RCC_OscConfig+0x36e>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	68db      	ldr	r3, [r3, #12]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d10c      	bne.n	80075f4 <HAL_RCC_OscConfig+0x334>
 80075da:	4b6a      	ldr	r3, [pc, #424]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075dc:	6a1b      	ldr	r3, [r3, #32]
 80075de:	4a69      	ldr	r2, [pc, #420]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075e0:	f023 0301 	bic.w	r3, r3, #1
 80075e4:	6213      	str	r3, [r2, #32]
 80075e6:	4b67      	ldr	r3, [pc, #412]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075e8:	6a1b      	ldr	r3, [r3, #32]
 80075ea:	4a66      	ldr	r2, [pc, #408]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075ec:	f023 0304 	bic.w	r3, r3, #4
 80075f0:	6213      	str	r3, [r2, #32]
 80075f2:	e01c      	b.n	800762e <HAL_RCC_OscConfig+0x36e>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	2b05      	cmp	r3, #5
 80075fa:	d10c      	bne.n	8007616 <HAL_RCC_OscConfig+0x356>
 80075fc:	4b61      	ldr	r3, [pc, #388]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80075fe:	6a1b      	ldr	r3, [r3, #32]
 8007600:	4a60      	ldr	r2, [pc, #384]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007602:	f043 0304 	orr.w	r3, r3, #4
 8007606:	6213      	str	r3, [r2, #32]
 8007608:	4b5e      	ldr	r3, [pc, #376]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800760a:	6a1b      	ldr	r3, [r3, #32]
 800760c:	4a5d      	ldr	r2, [pc, #372]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800760e:	f043 0301 	orr.w	r3, r3, #1
 8007612:	6213      	str	r3, [r2, #32]
 8007614:	e00b      	b.n	800762e <HAL_RCC_OscConfig+0x36e>
 8007616:	4b5b      	ldr	r3, [pc, #364]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	4a5a      	ldr	r2, [pc, #360]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800761c:	f023 0301 	bic.w	r3, r3, #1
 8007620:	6213      	str	r3, [r2, #32]
 8007622:	4b58      	ldr	r3, [pc, #352]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007624:	6a1b      	ldr	r3, [r3, #32]
 8007626:	4a57      	ldr	r2, [pc, #348]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007628:	f023 0304 	bic.w	r3, r3, #4
 800762c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	68db      	ldr	r3, [r3, #12]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d015      	beq.n	8007662 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007636:	f7ff f9f3 	bl	8006a20 <HAL_GetTick>
 800763a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800763c:	e00a      	b.n	8007654 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800763e:	f7ff f9ef 	bl	8006a20 <HAL_GetTick>
 8007642:	4602      	mov	r2, r0
 8007644:	693b      	ldr	r3, [r7, #16]
 8007646:	1ad3      	subs	r3, r2, r3
 8007648:	f241 3288 	movw	r2, #5000	@ 0x1388
 800764c:	4293      	cmp	r3, r2
 800764e:	d901      	bls.n	8007654 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007650:	2303      	movs	r3, #3
 8007652:	e0b1      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007654:	4b4b      	ldr	r3, [pc, #300]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007656:	6a1b      	ldr	r3, [r3, #32]
 8007658:	f003 0302 	and.w	r3, r3, #2
 800765c:	2b00      	cmp	r3, #0
 800765e:	d0ee      	beq.n	800763e <HAL_RCC_OscConfig+0x37e>
 8007660:	e014      	b.n	800768c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007662:	f7ff f9dd 	bl	8006a20 <HAL_GetTick>
 8007666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007668:	e00a      	b.n	8007680 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800766a:	f7ff f9d9 	bl	8006a20 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007678:	4293      	cmp	r3, r2
 800767a:	d901      	bls.n	8007680 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800767c:	2303      	movs	r3, #3
 800767e:	e09b      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007680:	4b40      	ldr	r3, [pc, #256]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	f003 0302 	and.w	r3, r3, #2
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1ee      	bne.n	800766a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800768c:	7dfb      	ldrb	r3, [r7, #23]
 800768e:	2b01      	cmp	r3, #1
 8007690:	d105      	bne.n	800769e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007692:	4b3c      	ldr	r3, [pc, #240]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	4a3b      	ldr	r2, [pc, #236]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007698:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800769c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	f000 8087 	beq.w	80077b6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80076a8:	4b36      	ldr	r3, [pc, #216]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	f003 030c 	and.w	r3, r3, #12
 80076b0:	2b08      	cmp	r3, #8
 80076b2:	d061      	beq.n	8007778 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	69db      	ldr	r3, [r3, #28]
 80076b8:	2b02      	cmp	r3, #2
 80076ba:	d146      	bne.n	800774a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80076bc:	4b33      	ldr	r3, [pc, #204]	@ (800778c <HAL_RCC_OscConfig+0x4cc>)
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076c2:	f7ff f9ad 	bl	8006a20 <HAL_GetTick>
 80076c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076c8:	e008      	b.n	80076dc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076ca:	f7ff f9a9 	bl	8006a20 <HAL_GetTick>
 80076ce:	4602      	mov	r2, r0
 80076d0:	693b      	ldr	r3, [r7, #16]
 80076d2:	1ad3      	subs	r3, r2, r3
 80076d4:	2b02      	cmp	r3, #2
 80076d6:	d901      	bls.n	80076dc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80076d8:	2303      	movs	r3, #3
 80076da:	e06d      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076dc:	4b29      	ldr	r3, [pc, #164]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d1f0      	bne.n	80076ca <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a1b      	ldr	r3, [r3, #32]
 80076ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076f0:	d108      	bne.n	8007704 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80076f2:	4b24      	ldr	r3, [pc, #144]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 80076f4:	685b      	ldr	r3, [r3, #4]
 80076f6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	689b      	ldr	r3, [r3, #8]
 80076fe:	4921      	ldr	r1, [pc, #132]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007700:	4313      	orrs	r3, r2
 8007702:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007704:	4b1f      	ldr	r3, [pc, #124]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007706:	685b      	ldr	r3, [r3, #4]
 8007708:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6a19      	ldr	r1, [r3, #32]
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	430b      	orrs	r3, r1
 8007716:	491b      	ldr	r1, [pc, #108]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 8007718:	4313      	orrs	r3, r2
 800771a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800771c:	4b1b      	ldr	r3, [pc, #108]	@ (800778c <HAL_RCC_OscConfig+0x4cc>)
 800771e:	2201      	movs	r2, #1
 8007720:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007722:	f7ff f97d 	bl	8006a20 <HAL_GetTick>
 8007726:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007728:	e008      	b.n	800773c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800772a:	f7ff f979 	bl	8006a20 <HAL_GetTick>
 800772e:	4602      	mov	r2, r0
 8007730:	693b      	ldr	r3, [r7, #16]
 8007732:	1ad3      	subs	r3, r2, r3
 8007734:	2b02      	cmp	r3, #2
 8007736:	d901      	bls.n	800773c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007738:	2303      	movs	r3, #3
 800773a:	e03d      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800773c:	4b11      	ldr	r3, [pc, #68]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007744:	2b00      	cmp	r3, #0
 8007746:	d0f0      	beq.n	800772a <HAL_RCC_OscConfig+0x46a>
 8007748:	e035      	b.n	80077b6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800774a:	4b10      	ldr	r3, [pc, #64]	@ (800778c <HAL_RCC_OscConfig+0x4cc>)
 800774c:	2200      	movs	r2, #0
 800774e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007750:	f7ff f966 	bl	8006a20 <HAL_GetTick>
 8007754:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007756:	e008      	b.n	800776a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007758:	f7ff f962 	bl	8006a20 <HAL_GetTick>
 800775c:	4602      	mov	r2, r0
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	1ad3      	subs	r3, r2, r3
 8007762:	2b02      	cmp	r3, #2
 8007764:	d901      	bls.n	800776a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e026      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800776a:	4b06      	ldr	r3, [pc, #24]	@ (8007784 <HAL_RCC_OscConfig+0x4c4>)
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007772:	2b00      	cmp	r3, #0
 8007774:	d1f0      	bne.n	8007758 <HAL_RCC_OscConfig+0x498>
 8007776:	e01e      	b.n	80077b6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	69db      	ldr	r3, [r3, #28]
 800777c:	2b01      	cmp	r3, #1
 800777e:	d107      	bne.n	8007790 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007780:	2301      	movs	r3, #1
 8007782:	e019      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
 8007784:	40021000 	.word	0x40021000
 8007788:	40007000 	.word	0x40007000
 800778c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007790:	4b0b      	ldr	r3, [pc, #44]	@ (80077c0 <HAL_RCC_OscConfig+0x500>)
 8007792:	685b      	ldr	r3, [r3, #4]
 8007794:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	6a1b      	ldr	r3, [r3, #32]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d106      	bne.n	80077b2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077ae:	429a      	cmp	r2, r3
 80077b0:	d001      	beq.n	80077b6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3718      	adds	r7, #24
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	40021000 	.word	0x40021000

080077c4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b084      	sub	sp, #16
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d101      	bne.n	80077d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e0d0      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077d8:	4b6a      	ldr	r3, [pc, #424]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	f003 0307 	and.w	r3, r3, #7
 80077e0:	683a      	ldr	r2, [r7, #0]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d910      	bls.n	8007808 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077e6:	4b67      	ldr	r3, [pc, #412]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f023 0207 	bic.w	r2, r3, #7
 80077ee:	4965      	ldr	r1, [pc, #404]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80077f0:	683b      	ldr	r3, [r7, #0]
 80077f2:	4313      	orrs	r3, r2
 80077f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077f6:	4b63      	ldr	r3, [pc, #396]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0307 	and.w	r3, r3, #7
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	429a      	cmp	r2, r3
 8007802:	d001      	beq.n	8007808 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8007804:	2301      	movs	r3, #1
 8007806:	e0b8      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0302 	and.w	r3, r3, #2
 8007810:	2b00      	cmp	r3, #0
 8007812:	d020      	beq.n	8007856 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f003 0304 	and.w	r3, r3, #4
 800781c:	2b00      	cmp	r3, #0
 800781e:	d005      	beq.n	800782c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007820:	4b59      	ldr	r3, [pc, #356]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	4a58      	ldr	r2, [pc, #352]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007826:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800782a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f003 0308 	and.w	r3, r3, #8
 8007834:	2b00      	cmp	r3, #0
 8007836:	d005      	beq.n	8007844 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007838:	4b53      	ldr	r3, [pc, #332]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800783a:	685b      	ldr	r3, [r3, #4]
 800783c:	4a52      	ldr	r2, [pc, #328]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800783e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8007842:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007844:	4b50      	ldr	r3, [pc, #320]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	689b      	ldr	r3, [r3, #8]
 8007850:	494d      	ldr	r1, [pc, #308]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007852:	4313      	orrs	r3, r2
 8007854:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f003 0301 	and.w	r3, r3, #1
 800785e:	2b00      	cmp	r3, #0
 8007860:	d040      	beq.n	80078e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	685b      	ldr	r3, [r3, #4]
 8007866:	2b01      	cmp	r3, #1
 8007868:	d107      	bne.n	800787a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800786a:	4b47      	ldr	r3, [pc, #284]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007872:	2b00      	cmp	r3, #0
 8007874:	d115      	bne.n	80078a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007876:	2301      	movs	r3, #1
 8007878:	e07f      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	2b02      	cmp	r3, #2
 8007880:	d107      	bne.n	8007892 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007882:	4b41      	ldr	r3, [pc, #260]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800788a:	2b00      	cmp	r3, #0
 800788c:	d109      	bne.n	80078a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800788e:	2301      	movs	r3, #1
 8007890:	e073      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007892:	4b3d      	ldr	r3, [pc, #244]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f003 0302 	and.w	r3, r3, #2
 800789a:	2b00      	cmp	r3, #0
 800789c:	d101      	bne.n	80078a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800789e:	2301      	movs	r3, #1
 80078a0:	e06b      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80078a2:	4b39      	ldr	r3, [pc, #228]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 80078a4:	685b      	ldr	r3, [r3, #4]
 80078a6:	f023 0203 	bic.w	r2, r3, #3
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	685b      	ldr	r3, [r3, #4]
 80078ae:	4936      	ldr	r1, [pc, #216]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 80078b0:	4313      	orrs	r3, r2
 80078b2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80078b4:	f7ff f8b4 	bl	8006a20 <HAL_GetTick>
 80078b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ba:	e00a      	b.n	80078d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80078bc:	f7ff f8b0 	bl	8006a20 <HAL_GetTick>
 80078c0:	4602      	mov	r2, r0
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	1ad3      	subs	r3, r2, r3
 80078c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d901      	bls.n	80078d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078ce:	2303      	movs	r3, #3
 80078d0:	e053      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078d2:	4b2d      	ldr	r3, [pc, #180]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f003 020c 	and.w	r2, r3, #12
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	429a      	cmp	r2, r3
 80078e2:	d1eb      	bne.n	80078bc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078e4:	4b27      	ldr	r3, [pc, #156]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f003 0307 	and.w	r3, r3, #7
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d210      	bcs.n	8007914 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078f2:	4b24      	ldr	r3, [pc, #144]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	f023 0207 	bic.w	r2, r3, #7
 80078fa:	4922      	ldr	r1, [pc, #136]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	4313      	orrs	r3, r2
 8007900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007902:	4b20      	ldr	r3, [pc, #128]	@ (8007984 <HAL_RCC_ClockConfig+0x1c0>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	f003 0307 	and.w	r3, r3, #7
 800790a:	683a      	ldr	r2, [r7, #0]
 800790c:	429a      	cmp	r2, r3
 800790e:	d001      	beq.n	8007914 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8007910:	2301      	movs	r3, #1
 8007912:	e032      	b.n	800797a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f003 0304 	and.w	r3, r3, #4
 800791c:	2b00      	cmp	r3, #0
 800791e:	d008      	beq.n	8007932 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007920:	4b19      	ldr	r3, [pc, #100]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007922:	685b      	ldr	r3, [r3, #4]
 8007924:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	4916      	ldr	r1, [pc, #88]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800792e:	4313      	orrs	r3, r2
 8007930:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f003 0308 	and.w	r3, r3, #8
 800793a:	2b00      	cmp	r3, #0
 800793c:	d009      	beq.n	8007952 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800793e:	4b12      	ldr	r3, [pc, #72]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	00db      	lsls	r3, r3, #3
 800794c:	490e      	ldr	r1, [pc, #56]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800794e:	4313      	orrs	r3, r2
 8007950:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007952:	f000 f821 	bl	8007998 <HAL_RCC_GetSysClockFreq>
 8007956:	4602      	mov	r2, r0
 8007958:	4b0b      	ldr	r3, [pc, #44]	@ (8007988 <HAL_RCC_ClockConfig+0x1c4>)
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	091b      	lsrs	r3, r3, #4
 800795e:	f003 030f 	and.w	r3, r3, #15
 8007962:	490a      	ldr	r1, [pc, #40]	@ (800798c <HAL_RCC_ClockConfig+0x1c8>)
 8007964:	5ccb      	ldrb	r3, [r1, r3]
 8007966:	fa22 f303 	lsr.w	r3, r2, r3
 800796a:	4a09      	ldr	r2, [pc, #36]	@ (8007990 <HAL_RCC_ClockConfig+0x1cc>)
 800796c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800796e:	4b09      	ldr	r3, [pc, #36]	@ (8007994 <HAL_RCC_ClockConfig+0x1d0>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4618      	mov	r0, r3
 8007974:	f7fe fe4e 	bl	8006614 <HAL_InitTick>

  return HAL_OK;
 8007978:	2300      	movs	r3, #0
}
 800797a:	4618      	mov	r0, r3
 800797c:	3710      	adds	r7, #16
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	40022000 	.word	0x40022000
 8007988:	40021000 	.word	0x40021000
 800798c:	0800e2a4 	.word	0x0800e2a4
 8007990:	20000020 	.word	0x20000020
 8007994:	20000024 	.word	0x20000024

08007998 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007998:	b480      	push	{r7}
 800799a:	b087      	sub	sp, #28
 800799c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800799e:	2300      	movs	r3, #0
 80079a0:	60fb      	str	r3, [r7, #12]
 80079a2:	2300      	movs	r3, #0
 80079a4:	60bb      	str	r3, [r7, #8]
 80079a6:	2300      	movs	r3, #0
 80079a8:	617b      	str	r3, [r7, #20]
 80079aa:	2300      	movs	r3, #0
 80079ac:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80079ae:	2300      	movs	r3, #0
 80079b0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80079b2:	4b1e      	ldr	r3, [pc, #120]	@ (8007a2c <HAL_RCC_GetSysClockFreq+0x94>)
 80079b4:	685b      	ldr	r3, [r3, #4]
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f003 030c 	and.w	r3, r3, #12
 80079be:	2b04      	cmp	r3, #4
 80079c0:	d002      	beq.n	80079c8 <HAL_RCC_GetSysClockFreq+0x30>
 80079c2:	2b08      	cmp	r3, #8
 80079c4:	d003      	beq.n	80079ce <HAL_RCC_GetSysClockFreq+0x36>
 80079c6:	e027      	b.n	8007a18 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80079c8:	4b19      	ldr	r3, [pc, #100]	@ (8007a30 <HAL_RCC_GetSysClockFreq+0x98>)
 80079ca:	613b      	str	r3, [r7, #16]
      break;
 80079cc:	e027      	b.n	8007a1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	0c9b      	lsrs	r3, r3, #18
 80079d2:	f003 030f 	and.w	r3, r3, #15
 80079d6:	4a17      	ldr	r2, [pc, #92]	@ (8007a34 <HAL_RCC_GetSysClockFreq+0x9c>)
 80079d8:	5cd3      	ldrb	r3, [r2, r3]
 80079da:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d010      	beq.n	8007a08 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80079e6:	4b11      	ldr	r3, [pc, #68]	@ (8007a2c <HAL_RCC_GetSysClockFreq+0x94>)
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	0c5b      	lsrs	r3, r3, #17
 80079ec:	f003 0301 	and.w	r3, r3, #1
 80079f0:	4a11      	ldr	r2, [pc, #68]	@ (8007a38 <HAL_RCC_GetSysClockFreq+0xa0>)
 80079f2:	5cd3      	ldrb	r3, [r2, r3]
 80079f4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a0d      	ldr	r2, [pc, #52]	@ (8007a30 <HAL_RCC_GetSysClockFreq+0x98>)
 80079fa:	fb03 f202 	mul.w	r2, r3, r2
 80079fe:	68bb      	ldr	r3, [r7, #8]
 8007a00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a04:	617b      	str	r3, [r7, #20]
 8007a06:	e004      	b.n	8007a12 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8007a3c <HAL_RCC_GetSysClockFreq+0xa4>)
 8007a0c:	fb02 f303 	mul.w	r3, r2, r3
 8007a10:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	613b      	str	r3, [r7, #16]
      break;
 8007a16:	e002      	b.n	8007a1e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007a18:	4b05      	ldr	r3, [pc, #20]	@ (8007a30 <HAL_RCC_GetSysClockFreq+0x98>)
 8007a1a:	613b      	str	r3, [r7, #16]
      break;
 8007a1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a1e:	693b      	ldr	r3, [r7, #16]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bc80      	pop	{r7}
 8007a28:	4770      	bx	lr
 8007a2a:	bf00      	nop
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	007a1200 	.word	0x007a1200
 8007a34:	0800e2bc 	.word	0x0800e2bc
 8007a38:	0800e2cc 	.word	0x0800e2cc
 8007a3c:	003d0900 	.word	0x003d0900

08007a40 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a40:	b480      	push	{r7}
 8007a42:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a44:	4b02      	ldr	r3, [pc, #8]	@ (8007a50 <HAL_RCC_GetHCLKFreq+0x10>)
 8007a46:	681b      	ldr	r3, [r3, #0]
}
 8007a48:	4618      	mov	r0, r3
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bc80      	pop	{r7}
 8007a4e:	4770      	bx	lr
 8007a50:	20000020 	.word	0x20000020

08007a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a54:	b580      	push	{r7, lr}
 8007a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a58:	f7ff fff2 	bl	8007a40 <HAL_RCC_GetHCLKFreq>
 8007a5c:	4602      	mov	r2, r0
 8007a5e:	4b05      	ldr	r3, [pc, #20]	@ (8007a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a60:	685b      	ldr	r3, [r3, #4]
 8007a62:	0a1b      	lsrs	r3, r3, #8
 8007a64:	f003 0307 	and.w	r3, r3, #7
 8007a68:	4903      	ldr	r1, [pc, #12]	@ (8007a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a6a:	5ccb      	ldrb	r3, [r1, r3]
 8007a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	bd80      	pop	{r7, pc}
 8007a74:	40021000 	.word	0x40021000
 8007a78:	0800e2b4 	.word	0x0800e2b4

08007a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007a80:	f7ff ffde 	bl	8007a40 <HAL_RCC_GetHCLKFreq>
 8007a84:	4602      	mov	r2, r0
 8007a86:	4b05      	ldr	r3, [pc, #20]	@ (8007a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	0adb      	lsrs	r3, r3, #11
 8007a8c:	f003 0307 	and.w	r3, r3, #7
 8007a90:	4903      	ldr	r1, [pc, #12]	@ (8007aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a92:	5ccb      	ldrb	r3, [r1, r3]
 8007a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	40021000 	.word	0x40021000
 8007aa0:	0800e2b4 	.word	0x0800e2b4

08007aa4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b083      	sub	sp, #12
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	220f      	movs	r2, #15
 8007ab2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007ab4:	4b11      	ldr	r3, [pc, #68]	@ (8007afc <HAL_RCC_GetClockConfig+0x58>)
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	f003 0203 	and.w	r2, r3, #3
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007ac0:	4b0e      	ldr	r3, [pc, #56]	@ (8007afc <HAL_RCC_GetClockConfig+0x58>)
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007acc:	4b0b      	ldr	r3, [pc, #44]	@ (8007afc <HAL_RCC_GetClockConfig+0x58>)
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007ad8:	4b08      	ldr	r3, [pc, #32]	@ (8007afc <HAL_RCC_GetClockConfig+0x58>)
 8007ada:	685b      	ldr	r3, [r3, #4]
 8007adc:	08db      	lsrs	r3, r3, #3
 8007ade:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007ae6:	4b06      	ldr	r3, [pc, #24]	@ (8007b00 <HAL_RCC_GetClockConfig+0x5c>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0207 	and.w	r2, r3, #7
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bc80      	pop	{r7}
 8007afa:	4770      	bx	lr
 8007afc:	40021000 	.word	0x40021000
 8007b00:	40022000 	.word	0x40022000

08007b04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8007b38 <RCC_Delay+0x34>)
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	4a0a      	ldr	r2, [pc, #40]	@ (8007b3c <RCC_Delay+0x38>)
 8007b12:	fba2 2303 	umull	r2, r3, r2, r3
 8007b16:	0a5b      	lsrs	r3, r3, #9
 8007b18:	687a      	ldr	r2, [r7, #4]
 8007b1a:	fb02 f303 	mul.w	r3, r2, r3
 8007b1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007b20:	bf00      	nop
  }
  while (Delay --);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	1e5a      	subs	r2, r3, #1
 8007b26:	60fa      	str	r2, [r7, #12]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d1f9      	bne.n	8007b20 <RCC_Delay+0x1c>
}
 8007b2c:	bf00      	nop
 8007b2e:	bf00      	nop
 8007b30:	3714      	adds	r7, #20
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bc80      	pop	{r7}
 8007b36:	4770      	bx	lr
 8007b38:	20000020 	.word	0x20000020
 8007b3c:	10624dd3 	.word	0x10624dd3

08007b40 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d101      	bne.n	8007b52 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007b4e:	2301      	movs	r3, #1
 8007b50:	e076      	b.n	8007c40 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d108      	bne.n	8007b6c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007b62:	d009      	beq.n	8007b78 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2200      	movs	r2, #0
 8007b68:	61da      	str	r2, [r3, #28]
 8007b6a:	e005      	b.n	8007b78 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007b84:	b2db      	uxtb	r3, r3
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d106      	bne.n	8007b98 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007b92:	6878      	ldr	r0, [r7, #4]
 8007b94:	f7fe fb78 	bl	8006288 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2202      	movs	r2, #2
 8007b9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	681a      	ldr	r2, [r3, #0]
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007bae:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	685b      	ldr	r3, [r3, #4]
 8007bb4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bca:	431a      	orrs	r2, r3
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	f003 0302 	and.w	r3, r3, #2
 8007bd4:	431a      	orrs	r2, r3
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	695b      	ldr	r3, [r3, #20]
 8007bda:	f003 0301 	and.w	r3, r3, #1
 8007bde:	431a      	orrs	r2, r3
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007be8:	431a      	orrs	r2, r3
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	69db      	ldr	r3, [r3, #28]
 8007bee:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007bf2:	431a      	orrs	r2, r3
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	6a1b      	ldr	r3, [r3, #32]
 8007bf8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007bfc:	ea42 0103 	orr.w	r1, r2, r3
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c04:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	430a      	orrs	r2, r1
 8007c0e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	699b      	ldr	r3, [r3, #24]
 8007c14:	0c1a      	lsrs	r2, r3, #16
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f002 0204 	and.w	r2, r2, #4
 8007c1e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	69da      	ldr	r2, [r3, #28]
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c2e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	2200      	movs	r2, #0
 8007c34:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	2201      	movs	r2, #1
 8007c3a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007c3e:	2300      	movs	r3, #0
}
 8007c40:	4618      	mov	r0, r3
 8007c42:	3708      	adds	r7, #8
 8007c44:	46bd      	mov	sp, r7
 8007c46:	bd80      	pop	{r7, pc}

08007c48 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b088      	sub	sp, #32
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	603b      	str	r3, [r7, #0]
 8007c54:	4613      	mov	r3, r2
 8007c56:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007c58:	2300      	movs	r3, #0
 8007c5a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007c62:	2b01      	cmp	r3, #1
 8007c64:	d101      	bne.n	8007c6a <HAL_SPI_Transmit+0x22>
 8007c66:	2302      	movs	r3, #2
 8007c68:	e12d      	b.n	8007ec6 <HAL_SPI_Transmit+0x27e>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007c72:	f7fe fed5 	bl	8006a20 <HAL_GetTick>
 8007c76:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007c78:	88fb      	ldrh	r3, [r7, #6]
 8007c7a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007c82:	b2db      	uxtb	r3, r3
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d002      	beq.n	8007c8e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c8c:	e116      	b.n	8007ebc <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <HAL_SPI_Transmit+0x52>
 8007c94:	88fb      	ldrh	r3, [r7, #6]
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d102      	bne.n	8007ca0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007c9a:	2301      	movs	r3, #1
 8007c9c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007c9e:	e10d      	b.n	8007ebc <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2203      	movs	r2, #3
 8007ca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	2200      	movs	r2, #0
 8007cac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	68ba      	ldr	r2, [r7, #8]
 8007cb2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	88fa      	ldrh	r2, [r7, #6]
 8007cb8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	88fa      	ldrh	r2, [r7, #6]
 8007cbe:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ce6:	d10f      	bne.n	8007d08 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	681a      	ldr	r2, [r3, #0]
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cf6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	681a      	ldr	r2, [r3, #0]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d06:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d12:	2b40      	cmp	r3, #64	@ 0x40
 8007d14:	d007      	beq.n	8007d26 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007d24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007d2e:	d14f      	bne.n	8007dd0 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	685b      	ldr	r3, [r3, #4]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d002      	beq.n	8007d3e <HAL_SPI_Transmit+0xf6>
 8007d38:	8afb      	ldrh	r3, [r7, #22]
 8007d3a:	2b01      	cmp	r3, #1
 8007d3c:	d142      	bne.n	8007dc4 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d42:	881a      	ldrh	r2, [r3, #0]
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	681b      	ldr	r3, [r3, #0]
 8007d48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d4e:	1c9a      	adds	r2, r3, #2
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	3b01      	subs	r3, #1
 8007d5c:	b29a      	uxth	r2, r3
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007d62:	e02f      	b.n	8007dc4 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f003 0302 	and.w	r3, r3, #2
 8007d6e:	2b02      	cmp	r3, #2
 8007d70:	d112      	bne.n	8007d98 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d76:	881a      	ldrh	r2, [r3, #0]
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007d82:	1c9a      	adds	r2, r3, #2
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	3b01      	subs	r3, #1
 8007d90:	b29a      	uxth	r2, r3
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007d96:	e015      	b.n	8007dc4 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007d98:	f7fe fe42 	bl	8006a20 <HAL_GetTick>
 8007d9c:	4602      	mov	r2, r0
 8007d9e:	69bb      	ldr	r3, [r7, #24]
 8007da0:	1ad3      	subs	r3, r2, r3
 8007da2:	683a      	ldr	r2, [r7, #0]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d803      	bhi.n	8007db0 <HAL_SPI_Transmit+0x168>
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dae:	d102      	bne.n	8007db6 <HAL_SPI_Transmit+0x16e>
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d106      	bne.n	8007dc4 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8007db6:	2303      	movs	r3, #3
 8007db8:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	2201      	movs	r2, #1
 8007dbe:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007dc2:	e07b      	b.n	8007ebc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d1ca      	bne.n	8007d64 <HAL_SPI_Transmit+0x11c>
 8007dce:	e050      	b.n	8007e72 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	685b      	ldr	r3, [r3, #4]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <HAL_SPI_Transmit+0x196>
 8007dd8:	8afb      	ldrh	r3, [r7, #22]
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d144      	bne.n	8007e68 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	330c      	adds	r3, #12
 8007de8:	7812      	ldrb	r2, [r2, #0]
 8007dea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007df0:	1c5a      	adds	r2, r3, #1
 8007df2:	68fb      	ldr	r3, [r7, #12]
 8007df4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007e04:	e030      	b.n	8007e68 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	689b      	ldr	r3, [r3, #8]
 8007e0c:	f003 0302 	and.w	r3, r3, #2
 8007e10:	2b02      	cmp	r3, #2
 8007e12:	d113      	bne.n	8007e3c <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	330c      	adds	r3, #12
 8007e1e:	7812      	ldrb	r2, [r2, #0]
 8007e20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e26:	1c5a      	adds	r2, r3, #1
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e30:	b29b      	uxth	r3, r3
 8007e32:	3b01      	subs	r3, #1
 8007e34:	b29a      	uxth	r2, r3
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	86da      	strh	r2, [r3, #54]	@ 0x36
 8007e3a:	e015      	b.n	8007e68 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007e3c:	f7fe fdf0 	bl	8006a20 <HAL_GetTick>
 8007e40:	4602      	mov	r2, r0
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	1ad3      	subs	r3, r2, r3
 8007e46:	683a      	ldr	r2, [r7, #0]
 8007e48:	429a      	cmp	r2, r3
 8007e4a:	d803      	bhi.n	8007e54 <HAL_SPI_Transmit+0x20c>
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e52:	d102      	bne.n	8007e5a <HAL_SPI_Transmit+0x212>
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d106      	bne.n	8007e68 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8007e5a:	2303      	movs	r3, #3
 8007e5c:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2201      	movs	r2, #1
 8007e62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8007e66:	e029      	b.n	8007ebc <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d1c9      	bne.n	8007e06 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e72:	69ba      	ldr	r2, [r7, #24]
 8007e74:	6839      	ldr	r1, [r7, #0]
 8007e76:	68f8      	ldr	r0, [r7, #12]
 8007e78:	f000 fbcc 	bl	8008614 <SPI_EndRxTxTransaction>
 8007e7c:	4603      	mov	r3, r0
 8007e7e:	2b00      	cmp	r3, #0
 8007e80:	d002      	beq.n	8007e88 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	2220      	movs	r2, #32
 8007e86:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	689b      	ldr	r3, [r3, #8]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d10a      	bne.n	8007ea6 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e90:	2300      	movs	r3, #0
 8007e92:	613b      	str	r3, [r7, #16]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	613b      	str	r3, [r7, #16]
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	689b      	ldr	r3, [r3, #8]
 8007ea2:	613b      	str	r3, [r7, #16]
 8007ea4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d002      	beq.n	8007eb4 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	77fb      	strb	r3, [r7, #31]
 8007eb2:	e003      	b.n	8007ebc <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8007ec4:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3720      	adds	r7, #32
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ece:	b580      	push	{r7, lr}
 8007ed0:	b088      	sub	sp, #32
 8007ed2:	af02      	add	r7, sp, #8
 8007ed4:	60f8      	str	r0, [r7, #12]
 8007ed6:	60b9      	str	r1, [r7, #8]
 8007ed8:	603b      	str	r3, [r7, #0]
 8007eda:	4613      	mov	r3, r2
 8007edc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007ede:	2300      	movs	r3, #0
 8007ee0:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007ee8:	b2db      	uxtb	r3, r3
 8007eea:	2b01      	cmp	r3, #1
 8007eec:	d002      	beq.n	8007ef4 <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 8007eee:	2302      	movs	r3, #2
 8007ef0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007ef2:	e0fb      	b.n	80080ec <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	685b      	ldr	r3, [r3, #4]
 8007ef8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007efc:	d112      	bne.n	8007f24 <HAL_SPI_Receive+0x56>
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d10e      	bne.n	8007f24 <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	2204      	movs	r2, #4
 8007f0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007f0e:	88fa      	ldrh	r2, [r7, #6]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	9300      	str	r3, [sp, #0]
 8007f14:	4613      	mov	r3, r2
 8007f16:	68ba      	ldr	r2, [r7, #8]
 8007f18:	68b9      	ldr	r1, [r7, #8]
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	f000 f8ef 	bl	80080fe <HAL_SPI_TransmitReceive>
 8007f20:	4603      	mov	r3, r0
 8007f22:	e0e8      	b.n	80080f6 <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d101      	bne.n	8007f32 <HAL_SPI_Receive+0x64>
 8007f2e:	2302      	movs	r3, #2
 8007f30:	e0e1      	b.n	80080f6 <HAL_SPI_Receive+0x228>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	2201      	movs	r2, #1
 8007f36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f3a:	f7fe fd71 	bl	8006a20 <HAL_GetTick>
 8007f3e:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <HAL_SPI_Receive+0x7e>
 8007f46:	88fb      	ldrh	r3, [r7, #6]
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d102      	bne.n	8007f52 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8007f4c:	2301      	movs	r3, #1
 8007f4e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8007f50:	e0cc      	b.n	80080ec <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2204      	movs	r2, #4
 8007f56:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	68ba      	ldr	r2, [r7, #8]
 8007f64:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	88fa      	ldrh	r2, [r7, #6]
 8007f6a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	88fa      	ldrh	r2, [r7, #6]
 8007f70:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2200      	movs	r2, #0
 8007f76:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2200      	movs	r2, #0
 8007f82:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2200      	movs	r2, #0
 8007f88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	689b      	ldr	r3, [r3, #8]
 8007f94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007f98:	d10f      	bne.n	8007fba <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fa8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	681a      	ldr	r2, [r3, #0]
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007fb8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fc4:	2b40      	cmp	r3, #64	@ 0x40
 8007fc6:	d007      	beq.n	8007fd8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	681a      	ldr	r2, [r3, #0]
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007fd6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	68db      	ldr	r3, [r3, #12]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d16a      	bne.n	80080b6 <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007fe0:	e032      	b.n	8008048 <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b01      	cmp	r3, #1
 8007fee:	d115      	bne.n	800801c <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f103 020c 	add.w	r2, r3, #12
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ffc:	7812      	ldrb	r2, [r2, #0]
 8007ffe:	b2d2      	uxtb	r2, r2
 8008000:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008006:	1c5a      	adds	r2, r3, #1
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008010:	b29b      	uxth	r3, r3
 8008012:	3b01      	subs	r3, #1
 8008014:	b29a      	uxth	r2, r3
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800801a:	e015      	b.n	8008048 <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800801c:	f7fe fd00 	bl	8006a20 <HAL_GetTick>
 8008020:	4602      	mov	r2, r0
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	1ad3      	subs	r3, r2, r3
 8008026:	683a      	ldr	r2, [r7, #0]
 8008028:	429a      	cmp	r2, r3
 800802a:	d803      	bhi.n	8008034 <HAL_SPI_Receive+0x166>
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008032:	d102      	bne.n	800803a <HAL_SPI_Receive+0x16c>
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d106      	bne.n	8008048 <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 800803a:	2303      	movs	r3, #3
 800803c:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	2201      	movs	r2, #1
 8008042:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8008046:	e051      	b.n	80080ec <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800804c:	b29b      	uxth	r3, r3
 800804e:	2b00      	cmp	r3, #0
 8008050:	d1c7      	bne.n	8007fe2 <HAL_SPI_Receive+0x114>
 8008052:	e035      	b.n	80080c0 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	f003 0301 	and.w	r3, r3, #1
 800805e:	2b01      	cmp	r3, #1
 8008060:	d113      	bne.n	800808a <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	68da      	ldr	r2, [r3, #12]
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800806c:	b292      	uxth	r2, r2
 800806e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008074:	1c9a      	adds	r2, r3, #2
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800807e:	b29b      	uxth	r3, r3
 8008080:	3b01      	subs	r3, #1
 8008082:	b29a      	uxth	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008088:	e015      	b.n	80080b6 <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800808a:	f7fe fcc9 	bl	8006a20 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	693b      	ldr	r3, [r7, #16]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d803      	bhi.n	80080a2 <HAL_SPI_Receive+0x1d4>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a0:	d102      	bne.n	80080a8 <HAL_SPI_Receive+0x1da>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d106      	bne.n	80080b6 <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80080b4:	e01a      	b.n	80080ec <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080ba:	b29b      	uxth	r3, r3
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d1c9      	bne.n	8008054 <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80080c0:	693a      	ldr	r2, [r7, #16]
 80080c2:	6839      	ldr	r1, [r7, #0]
 80080c4:	68f8      	ldr	r0, [r7, #12]
 80080c6:	f000 fa53 	bl	8008570 <SPI_EndRxTransaction>
 80080ca:	4603      	mov	r3, r0
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	d002      	beq.n	80080d6 <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80080d0:	68fb      	ldr	r3, [r7, #12]
 80080d2:	2220      	movs	r2, #32
 80080d4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d002      	beq.n	80080e4 <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	75fb      	strb	r3, [r7, #23]
 80080e2:	e003      	b.n	80080ec <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	2201      	movs	r2, #1
 80080e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	2200      	movs	r2, #0
 80080f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80080f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80080f6:	4618      	mov	r0, r3
 80080f8:	3718      	adds	r7, #24
 80080fa:	46bd      	mov	sp, r7
 80080fc:	bd80      	pop	{r7, pc}

080080fe <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80080fe:	b580      	push	{r7, lr}
 8008100:	b08c      	sub	sp, #48	@ 0x30
 8008102:	af00      	add	r7, sp, #0
 8008104:	60f8      	str	r0, [r7, #12]
 8008106:	60b9      	str	r1, [r7, #8]
 8008108:	607a      	str	r2, [r7, #4]
 800810a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800810c:	2301      	movs	r3, #1
 800810e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8008110:	2300      	movs	r3, #0
 8008112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800811c:	2b01      	cmp	r3, #1
 800811e:	d101      	bne.n	8008124 <HAL_SPI_TransmitReceive+0x26>
 8008120:	2302      	movs	r3, #2
 8008122:	e198      	b.n	8008456 <HAL_SPI_TransmitReceive+0x358>
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	2201      	movs	r2, #1
 8008128:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800812c:	f7fe fc78 	bl	8006a20 <HAL_GetTick>
 8008130:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008138:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008142:	887b      	ldrh	r3, [r7, #2]
 8008144:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008146:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800814a:	2b01      	cmp	r3, #1
 800814c:	d00f      	beq.n	800816e <HAL_SPI_TransmitReceive+0x70>
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008154:	d107      	bne.n	8008166 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	689b      	ldr	r3, [r3, #8]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d103      	bne.n	8008166 <HAL_SPI_TransmitReceive+0x68>
 800815e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008162:	2b04      	cmp	r3, #4
 8008164:	d003      	beq.n	800816e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8008166:	2302      	movs	r3, #2
 8008168:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 800816c:	e16d      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	2b00      	cmp	r3, #0
 8008172:	d005      	beq.n	8008180 <HAL_SPI_TransmitReceive+0x82>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d002      	beq.n	8008180 <HAL_SPI_TransmitReceive+0x82>
 800817a:	887b      	ldrh	r3, [r7, #2]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d103      	bne.n	8008188 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8008186:	e160      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800818e:	b2db      	uxtb	r3, r3
 8008190:	2b04      	cmp	r3, #4
 8008192:	d003      	beq.n	800819c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2205      	movs	r2, #5
 8008198:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2200      	movs	r2, #0
 80081a0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	687a      	ldr	r2, [r7, #4]
 80081a6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	887a      	ldrh	r2, [r7, #2]
 80081ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	887a      	ldrh	r2, [r7, #2]
 80081b2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	887a      	ldrh	r2, [r7, #2]
 80081be:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	887a      	ldrh	r2, [r7, #2]
 80081c4:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081dc:	2b40      	cmp	r3, #64	@ 0x40
 80081de:	d007      	beq.n	80081f0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80081ee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081f8:	d17c      	bne.n	80082f4 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d002      	beq.n	8008208 <HAL_SPI_TransmitReceive+0x10a>
 8008202:	8b7b      	ldrh	r3, [r7, #26]
 8008204:	2b01      	cmp	r3, #1
 8008206:	d16a      	bne.n	80082de <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800820c:	881a      	ldrh	r2, [r3, #0]
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008218:	1c9a      	adds	r2, r3, #2
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008222:	b29b      	uxth	r3, r3
 8008224:	3b01      	subs	r3, #1
 8008226:	b29a      	uxth	r2, r3
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800822c:	e057      	b.n	80082de <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	f003 0302 	and.w	r3, r3, #2
 8008238:	2b02      	cmp	r3, #2
 800823a:	d11b      	bne.n	8008274 <HAL_SPI_TransmitReceive+0x176>
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008240:	b29b      	uxth	r3, r3
 8008242:	2b00      	cmp	r3, #0
 8008244:	d016      	beq.n	8008274 <HAL_SPI_TransmitReceive+0x176>
 8008246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008248:	2b01      	cmp	r3, #1
 800824a:	d113      	bne.n	8008274 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008250:	881a      	ldrh	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800825c:	1c9a      	adds	r2, r3, #2
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008266:	b29b      	uxth	r3, r3
 8008268:	3b01      	subs	r3, #1
 800826a:	b29a      	uxth	r2, r3
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008270:	2300      	movs	r3, #0
 8008272:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689b      	ldr	r3, [r3, #8]
 800827a:	f003 0301 	and.w	r3, r3, #1
 800827e:	2b01      	cmp	r3, #1
 8008280:	d119      	bne.n	80082b6 <HAL_SPI_TransmitReceive+0x1b8>
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008286:	b29b      	uxth	r3, r3
 8008288:	2b00      	cmp	r3, #0
 800828a:	d014      	beq.n	80082b6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	68da      	ldr	r2, [r3, #12]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008296:	b292      	uxth	r2, r2
 8008298:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800829e:	1c9a      	adds	r2, r3, #2
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082a8:	b29b      	uxth	r3, r3
 80082aa:	3b01      	subs	r3, #1
 80082ac:	b29a      	uxth	r2, r3
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80082b2:	2301      	movs	r3, #1
 80082b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80082b6:	f7fe fbb3 	bl	8006a20 <HAL_GetTick>
 80082ba:	4602      	mov	r2, r0
 80082bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082be:	1ad3      	subs	r3, r2, r3
 80082c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d80b      	bhi.n	80082de <HAL_SPI_TransmitReceive+0x1e0>
 80082c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082cc:	d007      	beq.n	80082de <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 80082ce:	2303      	movs	r3, #3
 80082d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2201      	movs	r2, #1
 80082d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80082dc:	e0b5      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80082e2:	b29b      	uxth	r3, r3
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d1a2      	bne.n	800822e <HAL_SPI_TransmitReceive+0x130>
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80082ec:	b29b      	uxth	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d19d      	bne.n	800822e <HAL_SPI_TransmitReceive+0x130>
 80082f2:	e080      	b.n	80083f6 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <HAL_SPI_TransmitReceive+0x204>
 80082fc:	8b7b      	ldrh	r3, [r7, #26]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d16f      	bne.n	80083e2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	330c      	adds	r3, #12
 800830c:	7812      	ldrb	r2, [r2, #0]
 800830e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008314:	1c5a      	adds	r2, r3, #1
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800831e:	b29b      	uxth	r3, r3
 8008320:	3b01      	subs	r3, #1
 8008322:	b29a      	uxth	r2, r3
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008328:	e05b      	b.n	80083e2 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	689b      	ldr	r3, [r3, #8]
 8008330:	f003 0302 	and.w	r3, r3, #2
 8008334:	2b02      	cmp	r3, #2
 8008336:	d11c      	bne.n	8008372 <HAL_SPI_TransmitReceive+0x274>
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800833c:	b29b      	uxth	r3, r3
 800833e:	2b00      	cmp	r3, #0
 8008340:	d017      	beq.n	8008372 <HAL_SPI_TransmitReceive+0x274>
 8008342:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008344:	2b01      	cmp	r3, #1
 8008346:	d114      	bne.n	8008372 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	330c      	adds	r3, #12
 8008352:	7812      	ldrb	r2, [r2, #0]
 8008354:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800835a:	1c5a      	adds	r2, r3, #1
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008364:	b29b      	uxth	r3, r3
 8008366:	3b01      	subs	r3, #1
 8008368:	b29a      	uxth	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800836e:	2300      	movs	r3, #0
 8008370:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	f003 0301 	and.w	r3, r3, #1
 800837c:	2b01      	cmp	r3, #1
 800837e:	d119      	bne.n	80083b4 <HAL_SPI_TransmitReceive+0x2b6>
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008384:	b29b      	uxth	r3, r3
 8008386:	2b00      	cmp	r3, #0
 8008388:	d014      	beq.n	80083b4 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	68da      	ldr	r2, [r3, #12]
 8008390:	68fb      	ldr	r3, [r7, #12]
 8008392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008394:	b2d2      	uxtb	r2, r2
 8008396:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800839c:	1c5a      	adds	r2, r3, #1
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083a6:	b29b      	uxth	r3, r3
 80083a8:	3b01      	subs	r3, #1
 80083aa:	b29a      	uxth	r2, r3
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80083b0:	2301      	movs	r3, #1
 80083b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80083b4:	f7fe fb34 	bl	8006a20 <HAL_GetTick>
 80083b8:	4602      	mov	r2, r0
 80083ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083bc:	1ad3      	subs	r3, r2, r3
 80083be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083c0:	429a      	cmp	r2, r3
 80083c2:	d803      	bhi.n	80083cc <HAL_SPI_TransmitReceive+0x2ce>
 80083c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ca:	d102      	bne.n	80083d2 <HAL_SPI_TransmitReceive+0x2d4>
 80083cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d107      	bne.n	80083e2 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 80083d2:	2303      	movs	r3, #3
 80083d4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 80083e0:	e033      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d19e      	bne.n	800832a <HAL_SPI_TransmitReceive+0x22c>
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80083f0:	b29b      	uxth	r3, r3
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d199      	bne.n	800832a <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80083f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80083f8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80083fa:	68f8      	ldr	r0, [r7, #12]
 80083fc:	f000 f90a 	bl	8008614 <SPI_EndRxTxTransaction>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d006      	beq.n	8008414 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2220      	movs	r2, #32
 8008410:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8008412:	e01a      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	689b      	ldr	r3, [r3, #8]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d10a      	bne.n	8008432 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800841c:	2300      	movs	r3, #0
 800841e:	617b      	str	r3, [r7, #20]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68db      	ldr	r3, [r3, #12]
 8008426:	617b      	str	r3, [r7, #20]
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	617b      	str	r3, [r7, #20]
 8008430:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008436:	2b00      	cmp	r3, #0
 8008438:	d003      	beq.n	8008442 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008440:	e003      	b.n	800844a <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	2201      	movs	r2, #1
 8008446:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	2200      	movs	r2, #0
 800844e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8008452:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8008456:	4618      	mov	r0, r3
 8008458:	3730      	adds	r7, #48	@ 0x30
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b088      	sub	sp, #32
 8008464:	af00      	add	r7, sp, #0
 8008466:	60f8      	str	r0, [r7, #12]
 8008468:	60b9      	str	r1, [r7, #8]
 800846a:	603b      	str	r3, [r7, #0]
 800846c:	4613      	mov	r3, r2
 800846e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008470:	f7fe fad6 	bl	8006a20 <HAL_GetTick>
 8008474:	4602      	mov	r2, r0
 8008476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008478:	1a9b      	subs	r3, r3, r2
 800847a:	683a      	ldr	r2, [r7, #0]
 800847c:	4413      	add	r3, r2
 800847e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008480:	f7fe face 	bl	8006a20 <HAL_GetTick>
 8008484:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008486:	4b39      	ldr	r3, [pc, #228]	@ (800856c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	015b      	lsls	r3, r3, #5
 800848c:	0d1b      	lsrs	r3, r3, #20
 800848e:	69fa      	ldr	r2, [r7, #28]
 8008490:	fb02 f303 	mul.w	r3, r2, r3
 8008494:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008496:	e054      	b.n	8008542 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800849e:	d050      	beq.n	8008542 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80084a0:	f7fe fabe 	bl	8006a20 <HAL_GetTick>
 80084a4:	4602      	mov	r2, r0
 80084a6:	69bb      	ldr	r3, [r7, #24]
 80084a8:	1ad3      	subs	r3, r2, r3
 80084aa:	69fa      	ldr	r2, [r7, #28]
 80084ac:	429a      	cmp	r2, r3
 80084ae:	d902      	bls.n	80084b6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80084b0:	69fb      	ldr	r3, [r7, #28]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d13d      	bne.n	8008532 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	685a      	ldr	r2, [r3, #4]
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80084c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	685b      	ldr	r3, [r3, #4]
 80084ca:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80084ce:	d111      	bne.n	80084f4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084d8:	d004      	beq.n	80084e4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80084e2:	d107      	bne.n	80084f4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	681a      	ldr	r2, [r3, #0]
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80084f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80084fc:	d10f      	bne.n	800851e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	681a      	ldr	r2, [r3, #0]
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800850c:	601a      	str	r2, [r3, #0]
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	681a      	ldr	r2, [r3, #0]
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800851c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2201      	movs	r2, #1
 8008522:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	2200      	movs	r2, #0
 800852a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800852e:	2303      	movs	r3, #3
 8008530:	e017      	b.n	8008562 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008532:	697b      	ldr	r3, [r7, #20]
 8008534:	2b00      	cmp	r3, #0
 8008536:	d101      	bne.n	800853c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8008538:	2300      	movs	r3, #0
 800853a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800853c:	697b      	ldr	r3, [r7, #20]
 800853e:	3b01      	subs	r3, #1
 8008540:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	689a      	ldr	r2, [r3, #8]
 8008548:	68bb      	ldr	r3, [r7, #8]
 800854a:	4013      	ands	r3, r2
 800854c:	68ba      	ldr	r2, [r7, #8]
 800854e:	429a      	cmp	r2, r3
 8008550:	bf0c      	ite	eq
 8008552:	2301      	moveq	r3, #1
 8008554:	2300      	movne	r3, #0
 8008556:	b2db      	uxtb	r3, r3
 8008558:	461a      	mov	r2, r3
 800855a:	79fb      	ldrb	r3, [r7, #7]
 800855c:	429a      	cmp	r2, r3
 800855e:	d19b      	bne.n	8008498 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008560:	2300      	movs	r3, #0
}
 8008562:	4618      	mov	r0, r3
 8008564:	3720      	adds	r7, #32
 8008566:	46bd      	mov	sp, r7
 8008568:	bd80      	pop	{r7, pc}
 800856a:	bf00      	nop
 800856c:	20000020 	.word	0x20000020

08008570 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008570:	b580      	push	{r7, lr}
 8008572:	b086      	sub	sp, #24
 8008574:	af02      	add	r7, sp, #8
 8008576:	60f8      	str	r0, [r7, #12]
 8008578:	60b9      	str	r1, [r7, #8]
 800857a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008584:	d111      	bne.n	80085aa <SPI_EndRxTransaction+0x3a>
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800858e:	d004      	beq.n	800859a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	689b      	ldr	r3, [r3, #8]
 8008594:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008598:	d107      	bne.n	80085aa <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681a      	ldr	r2, [r3, #0]
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80085a8:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80085b2:	d117      	bne.n	80085e4 <SPI_EndRxTransaction+0x74>
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80085bc:	d112      	bne.n	80085e4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	9300      	str	r3, [sp, #0]
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	2200      	movs	r2, #0
 80085c6:	2101      	movs	r1, #1
 80085c8:	68f8      	ldr	r0, [r7, #12]
 80085ca:	f7ff ff49 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 80085ce:	4603      	mov	r3, r0
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d01a      	beq.n	800860a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085d8:	f043 0220 	orr.w	r2, r3, #32
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80085e0:	2303      	movs	r3, #3
 80085e2:	e013      	b.n	800860c <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	9300      	str	r3, [sp, #0]
 80085e8:	68bb      	ldr	r3, [r7, #8]
 80085ea:	2200      	movs	r2, #0
 80085ec:	2180      	movs	r1, #128	@ 0x80
 80085ee:	68f8      	ldr	r0, [r7, #12]
 80085f0:	f7ff ff36 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 80085f4:	4603      	mov	r3, r0
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d007      	beq.n	800860a <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085fe:	f043 0220 	orr.w	r2, r3, #32
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8008606:	2303      	movs	r3, #3
 8008608:	e000      	b.n	800860c <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800860a:	2300      	movs	r3, #0
}
 800860c:	4618      	mov	r0, r3
 800860e:	3710      	adds	r7, #16
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}

08008614 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b086      	sub	sp, #24
 8008618:	af02      	add	r7, sp, #8
 800861a:	60f8      	str	r0, [r7, #12]
 800861c:	60b9      	str	r1, [r7, #8]
 800861e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	9300      	str	r3, [sp, #0]
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	2200      	movs	r2, #0
 8008628:	2180      	movs	r1, #128	@ 0x80
 800862a:	68f8      	ldr	r0, [r7, #12]
 800862c:	f7ff ff18 	bl	8008460 <SPI_WaitFlagStateUntilTimeout>
 8008630:	4603      	mov	r3, r0
 8008632:	2b00      	cmp	r3, #0
 8008634:	d007      	beq.n	8008646 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800863a:	f043 0220 	orr.w	r2, r3, #32
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e000      	b.n	8008648 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8008646:	2300      	movs	r3, #0
}
 8008648:	4618      	mov	r0, r3
 800864a:	3710      	adds	r7, #16
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2b00      	cmp	r3, #0
 800865c:	d101      	bne.n	8008662 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800865e:	2301      	movs	r3, #1
 8008660:	e041      	b.n	80086e6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008668:	b2db      	uxtb	r3, r3
 800866a:	2b00      	cmp	r3, #0
 800866c:	d106      	bne.n	800867c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008676:	6878      	ldr	r0, [r7, #4]
 8008678:	f000 f839 	bl	80086ee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2202      	movs	r2, #2
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	3304      	adds	r3, #4
 800868c:	4619      	mov	r1, r3
 800868e:	4610      	mov	r0, r2
 8008690:	f000 f9c2 	bl	8008a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2201      	movs	r2, #1
 8008698:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2201      	movs	r2, #1
 80086a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2201      	movs	r2, #1
 80086b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2201      	movs	r2, #1
 80086b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2201      	movs	r2, #1
 80086c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2201      	movs	r2, #1
 80086c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	2201      	movs	r2, #1
 80086d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2201      	movs	r2, #1
 80086e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3708      	adds	r7, #8
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80086ee:	b480      	push	{r7}
 80086f0:	b083      	sub	sp, #12
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80086f6:	bf00      	nop
 80086f8:	370c      	adds	r7, #12
 80086fa:	46bd      	mov	sp, r7
 80086fc:	bc80      	pop	{r7}
 80086fe:	4770      	bx	lr

08008700 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008700:	b480      	push	{r7}
 8008702:	b085      	sub	sp, #20
 8008704:	af00      	add	r7, sp, #0
 8008706:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800870e:	b2db      	uxtb	r3, r3
 8008710:	2b01      	cmp	r3, #1
 8008712:	d001      	beq.n	8008718 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008714:	2301      	movs	r3, #1
 8008716:	e044      	b.n	80087a2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	2202      	movs	r2, #2
 800871c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	68da      	ldr	r2, [r3, #12]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	f042 0201 	orr.w	r2, r2, #1
 800872e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	4a1d      	ldr	r2, [pc, #116]	@ (80087ac <HAL_TIM_Base_Start_IT+0xac>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d018      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x6c>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a1c      	ldr	r2, [pc, #112]	@ (80087b0 <HAL_TIM_Base_Start_IT+0xb0>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d013      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x6c>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800874c:	d00e      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x6c>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a18      	ldr	r2, [pc, #96]	@ (80087b4 <HAL_TIM_Base_Start_IT+0xb4>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d009      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x6c>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a16      	ldr	r2, [pc, #88]	@ (80087b8 <HAL_TIM_Base_Start_IT+0xb8>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d004      	beq.n	800876c <HAL_TIM_Base_Start_IT+0x6c>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a15      	ldr	r2, [pc, #84]	@ (80087bc <HAL_TIM_Base_Start_IT+0xbc>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d111      	bne.n	8008790 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f003 0307 	and.w	r3, r3, #7
 8008776:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2b06      	cmp	r3, #6
 800877c:	d010      	beq.n	80087a0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	681a      	ldr	r2, [r3, #0]
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f042 0201 	orr.w	r2, r2, #1
 800878c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800878e:	e007      	b.n	80087a0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	681a      	ldr	r2, [r3, #0]
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f042 0201 	orr.w	r2, r2, #1
 800879e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bc80      	pop	{r7}
 80087aa:	4770      	bx	lr
 80087ac:	40012c00 	.word	0x40012c00
 80087b0:	40013400 	.word	0x40013400
 80087b4:	40000400 	.word	0x40000400
 80087b8:	40000800 	.word	0x40000800
 80087bc:	40000c00 	.word	0x40000c00

080087c0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b082      	sub	sp, #8
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	691b      	ldr	r3, [r3, #16]
 80087ce:	f003 0302 	and.w	r3, r3, #2
 80087d2:	2b02      	cmp	r3, #2
 80087d4:	d122      	bne.n	800881c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	f003 0302 	and.w	r3, r3, #2
 80087e0:	2b02      	cmp	r3, #2
 80087e2:	d11b      	bne.n	800881c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f06f 0202 	mvn.w	r2, #2
 80087ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2201      	movs	r2, #1
 80087f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	699b      	ldr	r3, [r3, #24]
 80087fa:	f003 0303 	and.w	r3, r3, #3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d003      	beq.n	800880a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008802:	6878      	ldr	r0, [r7, #4]
 8008804:	f000 f8ed 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 8008808:	e005      	b.n	8008816 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800880a:	6878      	ldr	r0, [r7, #4]
 800880c:	f000 f8e0 	bl	80089d0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f8ef 	bl	80089f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	691b      	ldr	r3, [r3, #16]
 8008822:	f003 0304 	and.w	r3, r3, #4
 8008826:	2b04      	cmp	r3, #4
 8008828:	d122      	bne.n	8008870 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	68db      	ldr	r3, [r3, #12]
 8008830:	f003 0304 	and.w	r3, r3, #4
 8008834:	2b04      	cmp	r3, #4
 8008836:	d11b      	bne.n	8008870 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f06f 0204 	mvn.w	r2, #4
 8008840:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2202      	movs	r2, #2
 8008846:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008852:	2b00      	cmp	r3, #0
 8008854:	d003      	beq.n	800885e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f8c3 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 800885c:	e005      	b.n	800886a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 f8b6 	bl	80089d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 f8c5 	bl	80089f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	2200      	movs	r2, #0
 800886e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	691b      	ldr	r3, [r3, #16]
 8008876:	f003 0308 	and.w	r3, r3, #8
 800887a:	2b08      	cmp	r3, #8
 800887c:	d122      	bne.n	80088c4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	68db      	ldr	r3, [r3, #12]
 8008884:	f003 0308 	and.w	r3, r3, #8
 8008888:	2b08      	cmp	r3, #8
 800888a:	d11b      	bne.n	80088c4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f06f 0208 	mvn.w	r2, #8
 8008894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2204      	movs	r2, #4
 800889a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	69db      	ldr	r3, [r3, #28]
 80088a2:	f003 0303 	and.w	r3, r3, #3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d003      	beq.n	80088b2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f000 f899 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 80088b0:	e005      	b.n	80088be <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088b2:	6878      	ldr	r0, [r7, #4]
 80088b4:	f000 f88c 	bl	80089d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088b8:	6878      	ldr	r0, [r7, #4]
 80088ba:	f000 f89b 	bl	80089f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	691b      	ldr	r3, [r3, #16]
 80088ca:	f003 0310 	and.w	r3, r3, #16
 80088ce:	2b10      	cmp	r3, #16
 80088d0:	d122      	bne.n	8008918 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	68db      	ldr	r3, [r3, #12]
 80088d8:	f003 0310 	and.w	r3, r3, #16
 80088dc:	2b10      	cmp	r3, #16
 80088de:	d11b      	bne.n	8008918 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f06f 0210 	mvn.w	r2, #16
 80088e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2208      	movs	r2, #8
 80088ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	69db      	ldr	r3, [r3, #28]
 80088f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d003      	beq.n	8008906 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80088fe:	6878      	ldr	r0, [r7, #4]
 8008900:	f000 f86f 	bl	80089e2 <HAL_TIM_IC_CaptureCallback>
 8008904:	e005      	b.n	8008912 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 f862 	bl	80089d0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 f871 	bl	80089f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	2200      	movs	r2, #0
 8008916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	691b      	ldr	r3, [r3, #16]
 800891e:	f003 0301 	and.w	r3, r3, #1
 8008922:	2b01      	cmp	r3, #1
 8008924:	d10e      	bne.n	8008944 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	68db      	ldr	r3, [r3, #12]
 800892c:	f003 0301 	and.w	r3, r3, #1
 8008930:	2b01      	cmp	r3, #1
 8008932:	d107      	bne.n	8008944 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	f06f 0201 	mvn.w	r2, #1
 800893c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800893e:	6878      	ldr	r0, [r7, #4]
 8008940:	f7fc fce8 	bl	8005314 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	691b      	ldr	r3, [r3, #16]
 800894a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800894e:	2b80      	cmp	r3, #128	@ 0x80
 8008950:	d10e      	bne.n	8008970 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800895c:	2b80      	cmp	r3, #128	@ 0x80
 800895e:	d107      	bne.n	8008970 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8008968:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 f8d7 	bl	8008b1e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	691b      	ldr	r3, [r3, #16]
 8008976:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800897a:	2b40      	cmp	r3, #64	@ 0x40
 800897c:	d10e      	bne.n	800899c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	68db      	ldr	r3, [r3, #12]
 8008984:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008988:	2b40      	cmp	r3, #64	@ 0x40
 800898a:	d107      	bne.n	800899c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008994:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008996:	6878      	ldr	r0, [r7, #4]
 8008998:	f000 f835 	bl	8008a06 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	691b      	ldr	r3, [r3, #16]
 80089a2:	f003 0320 	and.w	r3, r3, #32
 80089a6:	2b20      	cmp	r3, #32
 80089a8:	d10e      	bne.n	80089c8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	68db      	ldr	r3, [r3, #12]
 80089b0:	f003 0320 	and.w	r3, r3, #32
 80089b4:	2b20      	cmp	r3, #32
 80089b6:	d107      	bne.n	80089c8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f06f 0220 	mvn.w	r2, #32
 80089c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80089c2:	6878      	ldr	r0, [r7, #4]
 80089c4:	f000 f8a2 	bl	8008b0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80089c8:	bf00      	nop
 80089ca:	3708      	adds	r7, #8
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089d0:	b480      	push	{r7}
 80089d2:	b083      	sub	sp, #12
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089d8:	bf00      	nop
 80089da:	370c      	adds	r7, #12
 80089dc:	46bd      	mov	sp, r7
 80089de:	bc80      	pop	{r7}
 80089e0:	4770      	bx	lr

080089e2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b083      	sub	sp, #12
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089ea:	bf00      	nop
 80089ec:	370c      	adds	r7, #12
 80089ee:	46bd      	mov	sp, r7
 80089f0:	bc80      	pop	{r7}
 80089f2:	4770      	bx	lr

080089f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089f4:	b480      	push	{r7}
 80089f6:	b083      	sub	sp, #12
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089fc:	bf00      	nop
 80089fe:	370c      	adds	r7, #12
 8008a00:	46bd      	mov	sp, r7
 8008a02:	bc80      	pop	{r7}
 8008a04:	4770      	bx	lr

08008a06 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a06:	b480      	push	{r7}
 8008a08:	b083      	sub	sp, #12
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a0e:	bf00      	nop
 8008a10:	370c      	adds	r7, #12
 8008a12:	46bd      	mov	sp, r7
 8008a14:	bc80      	pop	{r7}
 8008a16:	4770      	bx	lr

08008a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a18:	b480      	push	{r7}
 8008a1a:	b085      	sub	sp, #20
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	6078      	str	r0, [r7, #4]
 8008a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	4a33      	ldr	r2, [pc, #204]	@ (8008af8 <TIM_Base_SetConfig+0xe0>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d013      	beq.n	8008a58 <TIM_Base_SetConfig+0x40>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	4a32      	ldr	r2, [pc, #200]	@ (8008afc <TIM_Base_SetConfig+0xe4>)
 8008a34:	4293      	cmp	r3, r2
 8008a36:	d00f      	beq.n	8008a58 <TIM_Base_SetConfig+0x40>
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a3e:	d00b      	beq.n	8008a58 <TIM_Base_SetConfig+0x40>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	4a2f      	ldr	r2, [pc, #188]	@ (8008b00 <TIM_Base_SetConfig+0xe8>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d007      	beq.n	8008a58 <TIM_Base_SetConfig+0x40>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8008b04 <TIM_Base_SetConfig+0xec>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d003      	beq.n	8008a58 <TIM_Base_SetConfig+0x40>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	4a2d      	ldr	r2, [pc, #180]	@ (8008b08 <TIM_Base_SetConfig+0xf0>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d108      	bne.n	8008a6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a60:	683b      	ldr	r3, [r7, #0]
 8008a62:	685b      	ldr	r3, [r3, #4]
 8008a64:	68fa      	ldr	r2, [r7, #12]
 8008a66:	4313      	orrs	r3, r2
 8008a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	4a22      	ldr	r2, [pc, #136]	@ (8008af8 <TIM_Base_SetConfig+0xe0>)
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d013      	beq.n	8008a9a <TIM_Base_SetConfig+0x82>
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	4a21      	ldr	r2, [pc, #132]	@ (8008afc <TIM_Base_SetConfig+0xe4>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d00f      	beq.n	8008a9a <TIM_Base_SetConfig+0x82>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a80:	d00b      	beq.n	8008a9a <TIM_Base_SetConfig+0x82>
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	4a1e      	ldr	r2, [pc, #120]	@ (8008b00 <TIM_Base_SetConfig+0xe8>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d007      	beq.n	8008a9a <TIM_Base_SetConfig+0x82>
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8008b04 <TIM_Base_SetConfig+0xec>)
 8008a8e:	4293      	cmp	r3, r2
 8008a90:	d003      	beq.n	8008a9a <TIM_Base_SetConfig+0x82>
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	4a1c      	ldr	r2, [pc, #112]	@ (8008b08 <TIM_Base_SetConfig+0xf0>)
 8008a96:	4293      	cmp	r3, r2
 8008a98:	d108      	bne.n	8008aac <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008aa0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	68db      	ldr	r3, [r3, #12]
 8008aa6:	68fa      	ldr	r2, [r7, #12]
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008ab2:	683b      	ldr	r3, [r7, #0]
 8008ab4:	695b      	ldr	r3, [r3, #20]
 8008ab6:	4313      	orrs	r3, r2
 8008ab8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	68fa      	ldr	r2, [r7, #12]
 8008abe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	689a      	ldr	r2, [r3, #8]
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008ac8:	683b      	ldr	r3, [r7, #0]
 8008aca:	681a      	ldr	r2, [r3, #0]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	4a09      	ldr	r2, [pc, #36]	@ (8008af8 <TIM_Base_SetConfig+0xe0>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d003      	beq.n	8008ae0 <TIM_Base_SetConfig+0xc8>
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	4a08      	ldr	r2, [pc, #32]	@ (8008afc <TIM_Base_SetConfig+0xe4>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d103      	bne.n	8008ae8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	691a      	ldr	r2, [r3, #16]
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	615a      	str	r2, [r3, #20]
}
 8008aee:	bf00      	nop
 8008af0:	3714      	adds	r7, #20
 8008af2:	46bd      	mov	sp, r7
 8008af4:	bc80      	pop	{r7}
 8008af6:	4770      	bx	lr
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40013400 	.word	0x40013400
 8008b00:	40000400 	.word	0x40000400
 8008b04:	40000800 	.word	0x40000800
 8008b08:	40000c00 	.word	0x40000c00

08008b0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b0c:	b480      	push	{r7}
 8008b0e:	b083      	sub	sp, #12
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b14:	bf00      	nop
 8008b16:	370c      	adds	r7, #12
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bc80      	pop	{r7}
 8008b1c:	4770      	bx	lr

08008b1e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008b1e:	b480      	push	{r7}
 8008b20:	b083      	sub	sp, #12
 8008b22:	af00      	add	r7, sp, #0
 8008b24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008b26:	bf00      	nop
 8008b28:	370c      	adds	r7, #12
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	bc80      	pop	{r7}
 8008b2e:	4770      	bx	lr

08008b30 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b082      	sub	sp, #8
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d101      	bne.n	8008b42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008b3e:	2301      	movs	r3, #1
 8008b40:	e042      	b.n	8008bc8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008b48:	b2db      	uxtb	r3, r3
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d106      	bne.n	8008b5c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2200      	movs	r2, #0
 8008b52:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008b56:	6878      	ldr	r0, [r7, #4]
 8008b58:	f7fd fbf0 	bl	800633c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	2224      	movs	r2, #36	@ 0x24
 8008b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68da      	ldr	r2, [r3, #12]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008b72:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008b74:	6878      	ldr	r0, [r7, #4]
 8008b76:	f000 fdc5 	bl	8009704 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	691a      	ldr	r2, [r3, #16]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b88:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	695a      	ldr	r2, [r3, #20]
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b98:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008b9a:	687b      	ldr	r3, [r7, #4]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	68da      	ldr	r2, [r3, #12]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008ba8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2220      	movs	r2, #32
 8008bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008bc6:	2300      	movs	r3, #0
}
 8008bc8:	4618      	mov	r0, r3
 8008bca:	3708      	adds	r7, #8
 8008bcc:	46bd      	mov	sp, r7
 8008bce:	bd80      	pop	{r7, pc}

08008bd0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008bd0:	b580      	push	{r7, lr}
 8008bd2:	b08a      	sub	sp, #40	@ 0x28
 8008bd4:	af02      	add	r7, sp, #8
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	603b      	str	r3, [r7, #0]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008be0:	2300      	movs	r3, #0
 8008be2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008bea:	b2db      	uxtb	r3, r3
 8008bec:	2b20      	cmp	r3, #32
 8008bee:	d16d      	bne.n	8008ccc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d002      	beq.n	8008bfc <HAL_UART_Transmit+0x2c>
 8008bf6:	88fb      	ldrh	r3, [r7, #6]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d101      	bne.n	8008c00 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e066      	b.n	8008cce <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	2200      	movs	r2, #0
 8008c04:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	2221      	movs	r2, #33	@ 0x21
 8008c0a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008c0e:	f7fd ff07 	bl	8006a20 <HAL_GetTick>
 8008c12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	88fa      	ldrh	r2, [r7, #6]
 8008c18:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	88fa      	ldrh	r2, [r7, #6]
 8008c1e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008c28:	d108      	bne.n	8008c3c <HAL_UART_Transmit+0x6c>
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d104      	bne.n	8008c3c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008c32:	2300      	movs	r3, #0
 8008c34:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	61bb      	str	r3, [r7, #24]
 8008c3a:	e003      	b.n	8008c44 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008c40:	2300      	movs	r3, #0
 8008c42:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008c44:	e02a      	b.n	8008c9c <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	697b      	ldr	r3, [r7, #20]
 8008c4c:	2200      	movs	r2, #0
 8008c4e:	2180      	movs	r1, #128	@ 0x80
 8008c50:	68f8      	ldr	r0, [r7, #12]
 8008c52:	f000 fb14 	bl	800927e <UART_WaitOnFlagUntilTimeout>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d001      	beq.n	8008c60 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8008c5c:	2303      	movs	r3, #3
 8008c5e:	e036      	b.n	8008cce <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8008c60:	69fb      	ldr	r3, [r7, #28]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d10b      	bne.n	8008c7e <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008c66:	69bb      	ldr	r3, [r7, #24]
 8008c68:	881b      	ldrh	r3, [r3, #0]
 8008c6a:	461a      	mov	r2, r3
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008c76:	69bb      	ldr	r3, [r7, #24]
 8008c78:	3302      	adds	r3, #2
 8008c7a:	61bb      	str	r3, [r7, #24]
 8008c7c:	e007      	b.n	8008c8e <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c7e:	69fb      	ldr	r3, [r7, #28]
 8008c80:	781a      	ldrb	r2, [r3, #0]
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008c88:	69fb      	ldr	r3, [r7, #28]
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	3b01      	subs	r3, #1
 8008c96:	b29a      	uxth	r2, r3
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008ca0:	b29b      	uxth	r3, r3
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d1cf      	bne.n	8008c46 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	9300      	str	r3, [sp, #0]
 8008caa:	697b      	ldr	r3, [r7, #20]
 8008cac:	2200      	movs	r2, #0
 8008cae:	2140      	movs	r1, #64	@ 0x40
 8008cb0:	68f8      	ldr	r0, [r7, #12]
 8008cb2:	f000 fae4 	bl	800927e <UART_WaitOnFlagUntilTimeout>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d001      	beq.n	8008cc0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8008cbc:	2303      	movs	r3, #3
 8008cbe:	e006      	b.n	8008cce <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	2220      	movs	r2, #32
 8008cc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	e000      	b.n	8008cce <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8008ccc:	2302      	movs	r3, #2
  }
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3720      	adds	r7, #32
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	bd80      	pop	{r7, pc}

08008cd6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cd6:	b580      	push	{r7, lr}
 8008cd8:	b084      	sub	sp, #16
 8008cda:	af00      	add	r7, sp, #0
 8008cdc:	60f8      	str	r0, [r7, #12]
 8008cde:	60b9      	str	r1, [r7, #8]
 8008ce0:	4613      	mov	r3, r2
 8008ce2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008cea:	b2db      	uxtb	r3, r3
 8008cec:	2b20      	cmp	r3, #32
 8008cee:	d112      	bne.n	8008d16 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d002      	beq.n	8008cfc <HAL_UART_Receive_IT+0x26>
 8008cf6:	88fb      	ldrh	r3, [r7, #6]
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d101      	bne.n	8008d00 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008cfc:	2301      	movs	r3, #1
 8008cfe:	e00b      	b.n	8008d18 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2200      	movs	r2, #0
 8008d04:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008d06:	88fb      	ldrh	r3, [r7, #6]
 8008d08:	461a      	mov	r2, r3
 8008d0a:	68b9      	ldr	r1, [r7, #8]
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f000 fb24 	bl	800935a <UART_Start_Receive_IT>
 8008d12:	4603      	mov	r3, r0
 8008d14:	e000      	b.n	8008d18 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8008d16:	2302      	movs	r3, #2
  }
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b0ba      	sub	sp, #232	@ 0xe8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	68db      	ldr	r3, [r3, #12]
 8008d38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	695b      	ldr	r3, [r3, #20]
 8008d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008d46:	2300      	movs	r3, #0
 8008d48:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008d4c:	2300      	movs	r3, #0
 8008d4e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008d52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d56:	f003 030f 	and.w	r3, r3, #15
 8008d5a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008d5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d10f      	bne.n	8008d86 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008d66:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008d6a:	f003 0320 	and.w	r3, r3, #32
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d009      	beq.n	8008d86 <HAL_UART_IRQHandler+0x66>
 8008d72:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008d76:	f003 0320 	and.w	r3, r3, #32
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d003      	beq.n	8008d86 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008d7e:	6878      	ldr	r0, [r7, #4]
 8008d80:	f000 fc01 	bl	8009586 <UART_Receive_IT>
      return;
 8008d84:	e25b      	b.n	800923e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008d86:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	f000 80de 	beq.w	8008f4c <HAL_UART_IRQHandler+0x22c>
 8008d90:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008d94:	f003 0301 	and.w	r3, r3, #1
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d106      	bne.n	8008daa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008d9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008da0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	f000 80d1 	beq.w	8008f4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008daa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dae:	f003 0301 	and.w	r3, r3, #1
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00b      	beq.n	8008dce <HAL_UART_IRQHandler+0xae>
 8008db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008dba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d005      	beq.n	8008dce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dc6:	f043 0201 	orr.w	r2, r3, #1
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008dd2:	f003 0304 	and.w	r3, r3, #4
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d00b      	beq.n	8008df2 <HAL_UART_IRQHandler+0xd2>
 8008dda:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008dde:	f003 0301 	and.w	r3, r3, #1
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d005      	beq.n	8008df2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dea:	f043 0202 	orr.w	r2, r3, #2
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008df6:	f003 0302 	and.w	r3, r3, #2
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00b      	beq.n	8008e16 <HAL_UART_IRQHandler+0xf6>
 8008dfe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e02:	f003 0301 	and.w	r3, r3, #1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d005      	beq.n	8008e16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e0e:	f043 0204 	orr.w	r2, r3, #4
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e1a:	f003 0308 	and.w	r3, r3, #8
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d011      	beq.n	8008e46 <HAL_UART_IRQHandler+0x126>
 8008e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e26:	f003 0320 	and.w	r3, r3, #32
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d105      	bne.n	8008e3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008e2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008e32:	f003 0301 	and.w	r3, r3, #1
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d005      	beq.n	8008e46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e3e:	f043 0208 	orr.w	r2, r3, #8
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	f000 81f2 	beq.w	8009234 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008e50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008e54:	f003 0320 	and.w	r3, r3, #32
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d008      	beq.n	8008e6e <HAL_UART_IRQHandler+0x14e>
 8008e5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008e60:	f003 0320 	and.w	r3, r3, #32
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d002      	beq.n	8008e6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	f000 fb8c 	bl	8009586 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	695b      	ldr	r3, [r3, #20]
 8008e74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	bf14      	ite	ne
 8008e7c:	2301      	movne	r3, #1
 8008e7e:	2300      	moveq	r3, #0
 8008e80:	b2db      	uxtb	r3, r3
 8008e82:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008e8a:	f003 0308 	and.w	r3, r3, #8
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d103      	bne.n	8008e9a <HAL_UART_IRQHandler+0x17a>
 8008e92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d04f      	beq.n	8008f3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	f000 fa96 	bl	80093cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	695b      	ldr	r3, [r3, #20]
 8008ea6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d041      	beq.n	8008f32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	3314      	adds	r3, #20
 8008eb4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008ebc:	e853 3f00 	ldrex	r3, [r3]
 8008ec0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008ec4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008ec8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ecc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	3314      	adds	r3, #20
 8008ed6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008eda:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008ede:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008ee6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008ef2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1d9      	bne.n	8008eae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d013      	beq.n	8008f2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f06:	4a7e      	ldr	r2, [pc, #504]	@ (8009100 <HAL_UART_IRQHandler+0x3e0>)
 8008f08:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f7fd fece 	bl	8006cb0 <HAL_DMA_Abort_IT>
 8008f14:	4603      	mov	r3, r0
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d016      	beq.n	8008f48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008f24:	4610      	mov	r0, r2
 8008f26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f28:	e00e      	b.n	8008f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008f2a:	6878      	ldr	r0, [r7, #4]
 8008f2c:	f000 f993 	bl	8009256 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f30:	e00a      	b.n	8008f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008f32:	6878      	ldr	r0, [r7, #4]
 8008f34:	f000 f98f 	bl	8009256 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f38:	e006      	b.n	8008f48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 f98b 	bl	8009256 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2200      	movs	r2, #0
 8008f44:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008f46:	e175      	b.n	8009234 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f48:	bf00      	nop
    return;
 8008f4a:	e173      	b.n	8009234 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f50:	2b01      	cmp	r3, #1
 8008f52:	f040 814f 	bne.w	80091f4 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f5a:	f003 0310 	and.w	r3, r3, #16
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f000 8148 	beq.w	80091f4 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008f64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f68:	f003 0310 	and.w	r3, r3, #16
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	f000 8141 	beq.w	80091f4 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f72:	2300      	movs	r3, #0
 8008f74:	60bb      	str	r3, [r7, #8]
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	60bb      	str	r3, [r7, #8]
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	685b      	ldr	r3, [r3, #4]
 8008f84:	60bb      	str	r3, [r7, #8]
 8008f86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	695b      	ldr	r3, [r3, #20]
 8008f8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	f000 80b6 	beq.w	8009104 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008fa4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 8145 	beq.w	8009238 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008fb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	f080 813e 	bcs.w	8009238 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008fc2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc8:	699b      	ldr	r3, [r3, #24]
 8008fca:	2b20      	cmp	r3, #32
 8008fcc:	f000 8088 	beq.w	80090e0 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	330c      	adds	r3, #12
 8008fd6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fda:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008fde:	e853 3f00 	ldrex	r3, [r3]
 8008fe2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008fe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008fea:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008fee:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	330c      	adds	r3, #12
 8008ff8:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008ffc:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009000:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009004:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009008:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800900c:	e841 2300 	strex	r3, r2, [r1]
 8009010:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009014:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1d9      	bne.n	8008fd0 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	3314      	adds	r3, #20
 8009022:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009024:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009026:	e853 3f00 	ldrex	r3, [r3]
 800902a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800902c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800902e:	f023 0301 	bic.w	r3, r3, #1
 8009032:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	3314      	adds	r3, #20
 800903c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009040:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009044:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009046:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009048:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800904c:	e841 2300 	strex	r3, r2, [r1]
 8009050:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009052:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009054:	2b00      	cmp	r3, #0
 8009056:	d1e1      	bne.n	800901c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	3314      	adds	r3, #20
 800905e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009060:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009062:	e853 3f00 	ldrex	r3, [r3]
 8009066:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009068:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800906a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800906e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	3314      	adds	r3, #20
 8009078:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800907c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800907e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009080:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009082:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009084:	e841 2300 	strex	r3, r2, [r1]
 8009088:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800908a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800908c:	2b00      	cmp	r3, #0
 800908e:	d1e3      	bne.n	8009058 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	2220      	movs	r2, #32
 8009094:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	330c      	adds	r3, #12
 80090a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80090a8:	e853 3f00 	ldrex	r3, [r3]
 80090ac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80090ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80090b0:	f023 0310 	bic.w	r3, r3, #16
 80090b4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	330c      	adds	r3, #12
 80090be:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80090c2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80090c4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80090c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80090ca:	e841 2300 	strex	r3, r2, [r1]
 80090ce:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80090d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d1e3      	bne.n	800909e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090da:	4618      	mov	r0, r3
 80090dc:	f7fd fdad 	bl	8006c3a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80090e0:	687b      	ldr	r3, [r7, #4]
 80090e2:	2202      	movs	r2, #2
 80090e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80090ee:	b29b      	uxth	r3, r3
 80090f0:	1ad3      	subs	r3, r2, r3
 80090f2:	b29b      	uxth	r3, r3
 80090f4:	4619      	mov	r1, r3
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f8b6 	bl	8009268 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80090fc:	e09c      	b.n	8009238 <HAL_UART_IRQHandler+0x518>
 80090fe:	bf00      	nop
 8009100:	08009491 	.word	0x08009491
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800910c:	b29b      	uxth	r3, r3
 800910e:	1ad3      	subs	r3, r2, r3
 8009110:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009118:	b29b      	uxth	r3, r3
 800911a:	2b00      	cmp	r3, #0
 800911c:	f000 808e 	beq.w	800923c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009120:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009124:	2b00      	cmp	r3, #0
 8009126:	f000 8089 	beq.w	800923c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	330c      	adds	r3, #12
 8009130:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009134:	e853 3f00 	ldrex	r3, [r3]
 8009138:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800913a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800913c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009140:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	330c      	adds	r3, #12
 800914a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800914e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009150:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009152:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009154:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009156:	e841 2300 	strex	r3, r2, [r1]
 800915a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800915c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1e3      	bne.n	800912a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	3314      	adds	r3, #20
 8009168:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800916a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800916c:	e853 3f00 	ldrex	r3, [r3]
 8009170:	623b      	str	r3, [r7, #32]
   return(result);
 8009172:	6a3b      	ldr	r3, [r7, #32]
 8009174:	f023 0301 	bic.w	r3, r3, #1
 8009178:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	3314      	adds	r3, #20
 8009182:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009186:	633a      	str	r2, [r7, #48]	@ 0x30
 8009188:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800918a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800918c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800918e:	e841 2300 	strex	r3, r2, [r1]
 8009192:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009196:	2b00      	cmp	r3, #0
 8009198:	d1e3      	bne.n	8009162 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	2220      	movs	r2, #32
 800919e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2200      	movs	r2, #0
 80091a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	330c      	adds	r3, #12
 80091ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	e853 3f00 	ldrex	r3, [r3]
 80091b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f023 0310 	bic.w	r3, r3, #16
 80091be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	330c      	adds	r3, #12
 80091c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80091cc:	61fa      	str	r2, [r7, #28]
 80091ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091d0:	69b9      	ldr	r1, [r7, #24]
 80091d2:	69fa      	ldr	r2, [r7, #28]
 80091d4:	e841 2300 	strex	r3, r2, [r1]
 80091d8:	617b      	str	r3, [r7, #20]
   return(result);
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d1e3      	bne.n	80091a8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2202      	movs	r2, #2
 80091e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80091ea:	4619      	mov	r1, r3
 80091ec:	6878      	ldr	r0, [r7, #4]
 80091ee:	f000 f83b 	bl	8009268 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80091f2:	e023      	b.n	800923c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80091f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80091f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d009      	beq.n	8009214 <HAL_UART_IRQHandler+0x4f4>
 8009200:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009208:	2b00      	cmp	r3, #0
 800920a:	d003      	beq.n	8009214 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800920c:	6878      	ldr	r0, [r7, #4]
 800920e:	f000 f953 	bl	80094b8 <UART_Transmit_IT>
    return;
 8009212:	e014      	b.n	800923e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009218:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00e      	beq.n	800923e <HAL_UART_IRQHandler+0x51e>
 8009220:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009228:	2b00      	cmp	r3, #0
 800922a:	d008      	beq.n	800923e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800922c:	6878      	ldr	r0, [r7, #4]
 800922e:	f000 f992 	bl	8009556 <UART_EndTransmit_IT>
    return;
 8009232:	e004      	b.n	800923e <HAL_UART_IRQHandler+0x51e>
    return;
 8009234:	bf00      	nop
 8009236:	e002      	b.n	800923e <HAL_UART_IRQHandler+0x51e>
      return;
 8009238:	bf00      	nop
 800923a:	e000      	b.n	800923e <HAL_UART_IRQHandler+0x51e>
      return;
 800923c:	bf00      	nop
  }
}
 800923e:	37e8      	adds	r7, #232	@ 0xe8
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}

08009244 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	bc80      	pop	{r7}
 8009254:	4770      	bx	lr

08009256 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009256:	b480      	push	{r7}
 8009258:	b083      	sub	sp, #12
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800925e:	bf00      	nop
 8009260:	370c      	adds	r7, #12
 8009262:	46bd      	mov	sp, r7
 8009264:	bc80      	pop	{r7}
 8009266:	4770      	bx	lr

08009268 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
 8009270:	460b      	mov	r3, r1
 8009272:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009274:	bf00      	nop
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	bc80      	pop	{r7}
 800927c:	4770      	bx	lr

0800927e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800927e:	b580      	push	{r7, lr}
 8009280:	b090      	sub	sp, #64	@ 0x40
 8009282:	af00      	add	r7, sp, #0
 8009284:	60f8      	str	r0, [r7, #12]
 8009286:	60b9      	str	r1, [r7, #8]
 8009288:	603b      	str	r3, [r7, #0]
 800928a:	4613      	mov	r3, r2
 800928c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800928e:	e050      	b.n	8009332 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009290:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009296:	d04c      	beq.n	8009332 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8009298:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800929a:	2b00      	cmp	r3, #0
 800929c:	d007      	beq.n	80092ae <UART_WaitOnFlagUntilTimeout+0x30>
 800929e:	f7fd fbbf 	bl	8006a20 <HAL_GetTick>
 80092a2:	4602      	mov	r2, r0
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	1ad3      	subs	r3, r2, r3
 80092a8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80092aa:	429a      	cmp	r2, r3
 80092ac:	d241      	bcs.n	8009332 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	330c      	adds	r3, #12
 80092b4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092b8:	e853 3f00 	ldrex	r3, [r3]
 80092bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092c0:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80092c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	330c      	adds	r3, #12
 80092cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80092ce:	637a      	str	r2, [r7, #52]	@ 0x34
 80092d0:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80092d4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80092d6:	e841 2300 	strex	r3, r2, [r1]
 80092da:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80092dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1e5      	bne.n	80092ae <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3314      	adds	r3, #20
 80092e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ea:	697b      	ldr	r3, [r7, #20]
 80092ec:	e853 3f00 	ldrex	r3, [r3]
 80092f0:	613b      	str	r3, [r7, #16]
   return(result);
 80092f2:	693b      	ldr	r3, [r7, #16]
 80092f4:	f023 0301 	bic.w	r3, r3, #1
 80092f8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3314      	adds	r3, #20
 8009300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009302:	623a      	str	r2, [r7, #32]
 8009304:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009306:	69f9      	ldr	r1, [r7, #28]
 8009308:	6a3a      	ldr	r2, [r7, #32]
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	61bb      	str	r3, [r7, #24]
   return(result);
 8009310:	69bb      	ldr	r3, [r7, #24]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1e5      	bne.n	80092e2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2220      	movs	r2, #32
 800931a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800931e:	68fb      	ldr	r3, [r7, #12]
 8009320:	2220      	movs	r2, #32
 8009322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	2200      	movs	r2, #0
 800932a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	e00f      	b.n	8009352 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	681a      	ldr	r2, [r3, #0]
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	4013      	ands	r3, r2
 800933c:	68ba      	ldr	r2, [r7, #8]
 800933e:	429a      	cmp	r2, r3
 8009340:	bf0c      	ite	eq
 8009342:	2301      	moveq	r3, #1
 8009344:	2300      	movne	r3, #0
 8009346:	b2db      	uxtb	r3, r3
 8009348:	461a      	mov	r2, r3
 800934a:	79fb      	ldrb	r3, [r7, #7]
 800934c:	429a      	cmp	r2, r3
 800934e:	d09f      	beq.n	8009290 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009350:	2300      	movs	r3, #0
}
 8009352:	4618      	mov	r0, r3
 8009354:	3740      	adds	r7, #64	@ 0x40
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800935a:	b480      	push	{r7}
 800935c:	b085      	sub	sp, #20
 800935e:	af00      	add	r7, sp, #0
 8009360:	60f8      	str	r0, [r7, #12]
 8009362:	60b9      	str	r1, [r7, #8]
 8009364:	4613      	mov	r3, r2
 8009366:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	68ba      	ldr	r2, [r7, #8]
 800936c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	88fa      	ldrh	r2, [r7, #6]
 8009372:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	88fa      	ldrh	r2, [r7, #6]
 8009378:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	2200      	movs	r2, #0
 800937e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	2222      	movs	r2, #34	@ 0x22
 8009384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	691b      	ldr	r3, [r3, #16]
 800938c:	2b00      	cmp	r3, #0
 800938e:	d007      	beq.n	80093a0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	68da      	ldr	r2, [r3, #12]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800939e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	695a      	ldr	r2, [r3, #20]
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	f042 0201 	orr.w	r2, r2, #1
 80093ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	68da      	ldr	r2, [r3, #12]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	f042 0220 	orr.w	r2, r2, #32
 80093be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80093c0:	2300      	movs	r3, #0
}
 80093c2:	4618      	mov	r0, r3
 80093c4:	3714      	adds	r7, #20
 80093c6:	46bd      	mov	sp, r7
 80093c8:	bc80      	pop	{r7}
 80093ca:	4770      	bx	lr

080093cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b095      	sub	sp, #84	@ 0x54
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	330c      	adds	r3, #12
 80093da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093de:	e853 3f00 	ldrex	r3, [r3]
 80093e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80093e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80093e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	330c      	adds	r3, #12
 80093f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80093f4:	643a      	str	r2, [r7, #64]	@ 0x40
 80093f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80093fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80093fc:	e841 2300 	strex	r3, r2, [r1]
 8009400:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009404:	2b00      	cmp	r3, #0
 8009406:	d1e5      	bne.n	80093d4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	3314      	adds	r3, #20
 800940e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009410:	6a3b      	ldr	r3, [r7, #32]
 8009412:	e853 3f00 	ldrex	r3, [r3]
 8009416:	61fb      	str	r3, [r7, #28]
   return(result);
 8009418:	69fb      	ldr	r3, [r7, #28]
 800941a:	f023 0301 	bic.w	r3, r3, #1
 800941e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	3314      	adds	r3, #20
 8009426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009428:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800942a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800942e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009430:	e841 2300 	strex	r3, r2, [r1]
 8009434:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009438:	2b00      	cmp	r3, #0
 800943a:	d1e5      	bne.n	8009408 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009440:	2b01      	cmp	r3, #1
 8009442:	d119      	bne.n	8009478 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	330c      	adds	r3, #12
 800944a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	e853 3f00 	ldrex	r3, [r3]
 8009452:	60bb      	str	r3, [r7, #8]
   return(result);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	f023 0310 	bic.w	r3, r3, #16
 800945a:	647b      	str	r3, [r7, #68]	@ 0x44
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	330c      	adds	r3, #12
 8009462:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009464:	61ba      	str	r2, [r7, #24]
 8009466:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009468:	6979      	ldr	r1, [r7, #20]
 800946a:	69ba      	ldr	r2, [r7, #24]
 800946c:	e841 2300 	strex	r3, r2, [r1]
 8009470:	613b      	str	r3, [r7, #16]
   return(result);
 8009472:	693b      	ldr	r3, [r7, #16]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d1e5      	bne.n	8009444 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2220      	movs	r2, #32
 800947c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2200      	movs	r2, #0
 8009484:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009486:	bf00      	nop
 8009488:	3754      	adds	r7, #84	@ 0x54
 800948a:	46bd      	mov	sp, r7
 800948c:	bc80      	pop	{r7}
 800948e:	4770      	bx	lr

08009490 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b084      	sub	sp, #16
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	2200      	movs	r2, #0
 80094a2:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2200      	movs	r2, #0
 80094a8:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094aa:	68f8      	ldr	r0, [r7, #12]
 80094ac:	f7ff fed3 	bl	8009256 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094b0:	bf00      	nop
 80094b2:	3710      	adds	r7, #16
 80094b4:	46bd      	mov	sp, r7
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80094b8:	b480      	push	{r7}
 80094ba:	b085      	sub	sp, #20
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2b21      	cmp	r3, #33	@ 0x21
 80094ca:	d13e      	bne.n	800954a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	689b      	ldr	r3, [r3, #8]
 80094d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80094d4:	d114      	bne.n	8009500 <UART_Transmit_IT+0x48>
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	691b      	ldr	r3, [r3, #16]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d110      	bne.n	8009500 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6a1b      	ldr	r3, [r3, #32]
 80094e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	881b      	ldrh	r3, [r3, #0]
 80094e8:	461a      	mov	r2, r3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80094f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6a1b      	ldr	r3, [r3, #32]
 80094f8:	1c9a      	adds	r2, r3, #2
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	621a      	str	r2, [r3, #32]
 80094fe:	e008      	b.n	8009512 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	6a1b      	ldr	r3, [r3, #32]
 8009504:	1c59      	adds	r1, r3, #1
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	6211      	str	r1, [r2, #32]
 800950a:	781a      	ldrb	r2, [r3, #0]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009516:	b29b      	uxth	r3, r3
 8009518:	3b01      	subs	r3, #1
 800951a:	b29b      	uxth	r3, r3
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	4619      	mov	r1, r3
 8009520:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009522:	2b00      	cmp	r3, #0
 8009524:	d10f      	bne.n	8009546 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68da      	ldr	r2, [r3, #12]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009534:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	68da      	ldr	r2, [r3, #12]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009544:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009546:	2300      	movs	r3, #0
 8009548:	e000      	b.n	800954c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800954a:	2302      	movs	r3, #2
  }
}
 800954c:	4618      	mov	r0, r3
 800954e:	3714      	adds	r7, #20
 8009550:	46bd      	mov	sp, r7
 8009552:	bc80      	pop	{r7}
 8009554:	4770      	bx	lr

08009556 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009556:	b580      	push	{r7, lr}
 8009558:	b082      	sub	sp, #8
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	68da      	ldr	r2, [r3, #12]
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	681b      	ldr	r3, [r3, #0]
 8009568:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800956c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2220      	movs	r2, #32
 8009572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f7ff fe64 	bl	8009244 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3708      	adds	r7, #8
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}

08009586 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009586:	b580      	push	{r7, lr}
 8009588:	b08c      	sub	sp, #48	@ 0x30
 800958a:	af00      	add	r7, sp, #0
 800958c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009594:	b2db      	uxtb	r3, r3
 8009596:	2b22      	cmp	r3, #34	@ 0x22
 8009598:	f040 80ae 	bne.w	80096f8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095a4:	d117      	bne.n	80095d6 <UART_Receive_IT+0x50>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	691b      	ldr	r3, [r3, #16]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d113      	bne.n	80095d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80095ae:	2300      	movs	r3, #0
 80095b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095b6:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	685b      	ldr	r3, [r3, #4]
 80095be:	b29b      	uxth	r3, r3
 80095c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095ce:	1c9a      	adds	r2, r3, #2
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80095d4:	e026      	b.n	8009624 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095da:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80095dc:	2300      	movs	r3, #0
 80095de:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	689b      	ldr	r3, [r3, #8]
 80095e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80095e8:	d007      	beq.n	80095fa <UART_Receive_IT+0x74>
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	689b      	ldr	r3, [r3, #8]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	d10a      	bne.n	8009608 <UART_Receive_IT+0x82>
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	691b      	ldr	r3, [r3, #16]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d106      	bne.n	8009608 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	685b      	ldr	r3, [r3, #4]
 8009600:	b2da      	uxtb	r2, r3
 8009602:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009604:	701a      	strb	r2, [r3, #0]
 8009606:	e008      	b.n	800961a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	b2db      	uxtb	r3, r3
 8009610:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009614:	b2da      	uxtb	r2, r3
 8009616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009618:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800961e:	1c5a      	adds	r2, r3, #1
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009628:	b29b      	uxth	r3, r3
 800962a:	3b01      	subs	r3, #1
 800962c:	b29b      	uxth	r3, r3
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	4619      	mov	r1, r3
 8009632:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009634:	2b00      	cmp	r3, #0
 8009636:	d15d      	bne.n	80096f4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	68da      	ldr	r2, [r3, #12]
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	f022 0220 	bic.w	r2, r2, #32
 8009646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	68da      	ldr	r2, [r3, #12]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009656:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	695a      	ldr	r2, [r3, #20]
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	f022 0201 	bic.w	r2, r2, #1
 8009666:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	2220      	movs	r2, #32
 800966c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2200      	movs	r2, #0
 8009674:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800967a:	2b01      	cmp	r3, #1
 800967c:	d135      	bne.n	80096ea <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	2200      	movs	r2, #0
 8009682:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	330c      	adds	r3, #12
 800968a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	e853 3f00 	ldrex	r3, [r3]
 8009692:	613b      	str	r3, [r7, #16]
   return(result);
 8009694:	693b      	ldr	r3, [r7, #16]
 8009696:	f023 0310 	bic.w	r3, r3, #16
 800969a:	627b      	str	r3, [r7, #36]	@ 0x24
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	330c      	adds	r3, #12
 80096a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096a4:	623a      	str	r2, [r7, #32]
 80096a6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096a8:	69f9      	ldr	r1, [r7, #28]
 80096aa:	6a3a      	ldr	r2, [r7, #32]
 80096ac:	e841 2300 	strex	r3, r2, [r1]
 80096b0:	61bb      	str	r3, [r7, #24]
   return(result);
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1e5      	bne.n	8009684 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	f003 0310 	and.w	r3, r3, #16
 80096c2:	2b10      	cmp	r3, #16
 80096c4:	d10a      	bne.n	80096dc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80096c6:	2300      	movs	r3, #0
 80096c8:	60fb      	str	r3, [r7, #12]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	60fb      	str	r3, [r7, #12]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	685b      	ldr	r3, [r3, #4]
 80096d8:	60fb      	str	r3, [r7, #12]
 80096da:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80096e0:	4619      	mov	r1, r3
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f7ff fdc0 	bl	8009268 <HAL_UARTEx_RxEventCallback>
 80096e8:	e002      	b.n	80096f0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80096ea:	6878      	ldr	r0, [r7, #4]
 80096ec:	f7f8 fb34 	bl	8001d58 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80096f0:	2300      	movs	r3, #0
 80096f2:	e002      	b.n	80096fa <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80096f4:	2300      	movs	r3, #0
 80096f6:	e000      	b.n	80096fa <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80096f8:	2302      	movs	r3, #2
  }
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3730      	adds	r7, #48	@ 0x30
 80096fe:	46bd      	mov	sp, r7
 8009700:	bd80      	pop	{r7, pc}
	...

08009704 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009704:	b580      	push	{r7, lr}
 8009706:	b084      	sub	sp, #16
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	691b      	ldr	r3, [r3, #16]
 8009712:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	68da      	ldr	r2, [r3, #12]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	430a      	orrs	r2, r1
 8009720:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	689a      	ldr	r2, [r3, #8]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	691b      	ldr	r3, [r3, #16]
 800972a:	431a      	orrs	r2, r3
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	695b      	ldr	r3, [r3, #20]
 8009730:	4313      	orrs	r3, r2
 8009732:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	68db      	ldr	r3, [r3, #12]
 800973a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800973e:	f023 030c 	bic.w	r3, r3, #12
 8009742:	687a      	ldr	r2, [r7, #4]
 8009744:	6812      	ldr	r2, [r2, #0]
 8009746:	68b9      	ldr	r1, [r7, #8]
 8009748:	430b      	orrs	r3, r1
 800974a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	695b      	ldr	r3, [r3, #20]
 8009752:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	699a      	ldr	r2, [r3, #24]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	430a      	orrs	r2, r1
 8009760:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a2c      	ldr	r2, [pc, #176]	@ (8009818 <UART_SetConfig+0x114>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d103      	bne.n	8009774 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800976c:	f7fe f986 	bl	8007a7c <HAL_RCC_GetPCLK2Freq>
 8009770:	60f8      	str	r0, [r7, #12]
 8009772:	e002      	b.n	800977a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8009774:	f7fe f96e 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
 8009778:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	4613      	mov	r3, r2
 800977e:	009b      	lsls	r3, r3, #2
 8009780:	4413      	add	r3, r2
 8009782:	009a      	lsls	r2, r3, #2
 8009784:	441a      	add	r2, r3
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	685b      	ldr	r3, [r3, #4]
 800978a:	009b      	lsls	r3, r3, #2
 800978c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009790:	4a22      	ldr	r2, [pc, #136]	@ (800981c <UART_SetConfig+0x118>)
 8009792:	fba2 2303 	umull	r2, r3, r2, r3
 8009796:	095b      	lsrs	r3, r3, #5
 8009798:	0119      	lsls	r1, r3, #4
 800979a:	68fa      	ldr	r2, [r7, #12]
 800979c:	4613      	mov	r3, r2
 800979e:	009b      	lsls	r3, r3, #2
 80097a0:	4413      	add	r3, r2
 80097a2:	009a      	lsls	r2, r3, #2
 80097a4:	441a      	add	r2, r3
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	685b      	ldr	r3, [r3, #4]
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	fbb2 f2f3 	udiv	r2, r2, r3
 80097b0:	4b1a      	ldr	r3, [pc, #104]	@ (800981c <UART_SetConfig+0x118>)
 80097b2:	fba3 0302 	umull	r0, r3, r3, r2
 80097b6:	095b      	lsrs	r3, r3, #5
 80097b8:	2064      	movs	r0, #100	@ 0x64
 80097ba:	fb00 f303 	mul.w	r3, r0, r3
 80097be:	1ad3      	subs	r3, r2, r3
 80097c0:	011b      	lsls	r3, r3, #4
 80097c2:	3332      	adds	r3, #50	@ 0x32
 80097c4:	4a15      	ldr	r2, [pc, #84]	@ (800981c <UART_SetConfig+0x118>)
 80097c6:	fba2 2303 	umull	r2, r3, r2, r3
 80097ca:	095b      	lsrs	r3, r3, #5
 80097cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80097d0:	4419      	add	r1, r3
 80097d2:	68fa      	ldr	r2, [r7, #12]
 80097d4:	4613      	mov	r3, r2
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	4413      	add	r3, r2
 80097da:	009a      	lsls	r2, r3, #2
 80097dc:	441a      	add	r2, r3
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	685b      	ldr	r3, [r3, #4]
 80097e2:	009b      	lsls	r3, r3, #2
 80097e4:	fbb2 f2f3 	udiv	r2, r2, r3
 80097e8:	4b0c      	ldr	r3, [pc, #48]	@ (800981c <UART_SetConfig+0x118>)
 80097ea:	fba3 0302 	umull	r0, r3, r3, r2
 80097ee:	095b      	lsrs	r3, r3, #5
 80097f0:	2064      	movs	r0, #100	@ 0x64
 80097f2:	fb00 f303 	mul.w	r3, r0, r3
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	011b      	lsls	r3, r3, #4
 80097fa:	3332      	adds	r3, #50	@ 0x32
 80097fc:	4a07      	ldr	r2, [pc, #28]	@ (800981c <UART_SetConfig+0x118>)
 80097fe:	fba2 2303 	umull	r2, r3, r2, r3
 8009802:	095b      	lsrs	r3, r3, #5
 8009804:	f003 020f 	and.w	r2, r3, #15
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	440a      	add	r2, r1
 800980e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8009810:	bf00      	nop
 8009812:	3710      	adds	r7, #16
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}
 8009818:	40013800 	.word	0x40013800
 800981c:	51eb851f 	.word	0x51eb851f

08009820 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8009820:	b480      	push	{r7}
 8009822:	b085      	sub	sp, #20
 8009824:	af00      	add	r7, sp, #0
 8009826:	4603      	mov	r3, r0
 8009828:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800982a:	2300      	movs	r3, #0
 800982c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800982e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009832:	2b84      	cmp	r3, #132	@ 0x84
 8009834:	d005      	beq.n	8009842 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8009836:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	4413      	add	r3, r2
 800983e:	3303      	adds	r3, #3
 8009840:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8009842:	68fb      	ldr	r3, [r7, #12]
}
 8009844:	4618      	mov	r0, r3
 8009846:	3714      	adds	r7, #20
 8009848:	46bd      	mov	sp, r7
 800984a:	bc80      	pop	{r7}
 800984c:	4770      	bx	lr

0800984e <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800984e:	b580      	push	{r7, lr}
 8009850:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8009852:	f000 fa6d 	bl	8009d30 <vTaskStartScheduler>
  
  return osOK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	bd80      	pop	{r7, pc}

0800985c <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800985c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800985e:	b089      	sub	sp, #36	@ 0x24
 8009860:	af04      	add	r7, sp, #16
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	695b      	ldr	r3, [r3, #20]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d020      	beq.n	80098b0 <osThreadCreate+0x54>
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	699b      	ldr	r3, [r3, #24]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d01c      	beq.n	80098b0 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	685c      	ldr	r4, [r3, #4]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	691e      	ldr	r6, [r3, #16]
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009888:	4618      	mov	r0, r3
 800988a:	f7ff ffc9 	bl	8009820 <makeFreeRtosPriority>
 800988e:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	695b      	ldr	r3, [r3, #20]
 8009894:	687a      	ldr	r2, [r7, #4]
 8009896:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8009898:	9202      	str	r2, [sp, #8]
 800989a:	9301      	str	r3, [sp, #4]
 800989c:	9100      	str	r1, [sp, #0]
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	4632      	mov	r2, r6
 80098a2:	4629      	mov	r1, r5
 80098a4:	4620      	mov	r0, r4
 80098a6:	f000 f89c 	bl	80099e2 <xTaskCreateStatic>
 80098aa:	4603      	mov	r3, r0
 80098ac:	60fb      	str	r3, [r7, #12]
 80098ae:	e01c      	b.n	80098ea <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098b0:	687b      	ldr	r3, [r7, #4]
 80098b2:	685c      	ldr	r4, [r3, #4]
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098bc:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80098c4:	4618      	mov	r0, r3
 80098c6:	f7ff ffab 	bl	8009820 <makeFreeRtosPriority>
 80098ca:	4602      	mov	r2, r0
 80098cc:	f107 030c 	add.w	r3, r7, #12
 80098d0:	9301      	str	r3, [sp, #4]
 80098d2:	9200      	str	r2, [sp, #0]
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	4632      	mov	r2, r6
 80098d8:	4629      	mov	r1, r5
 80098da:	4620      	mov	r0, r4
 80098dc:	f000 f8e0 	bl	8009aa0 <xTaskCreate>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d001      	beq.n	80098ea <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80098e6:	2300      	movs	r3, #0
 80098e8:	e000      	b.n	80098ec <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80098ea:	68fb      	ldr	r3, [r7, #12]
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	3714      	adds	r7, #20
 80098f0:	46bd      	mov	sp, r7
 80098f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080098f4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80098f4:	b480      	push	{r7}
 80098f6:	b083      	sub	sp, #12
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	f103 0208 	add.w	r2, r3, #8
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	f04f 32ff 	mov.w	r2, #4294967295
 800990c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	f103 0208 	add.w	r2, r3, #8
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	f103 0208 	add.w	r2, r3, #8
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009928:	bf00      	nop
 800992a:	370c      	adds	r7, #12
 800992c:	46bd      	mov	sp, r7
 800992e:	bc80      	pop	{r7}
 8009930:	4770      	bx	lr

08009932 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009932:	b480      	push	{r7}
 8009934:	b083      	sub	sp, #12
 8009936:	af00      	add	r7, sp, #0
 8009938:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	2200      	movs	r2, #0
 800993e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009940:	bf00      	nop
 8009942:	370c      	adds	r7, #12
 8009944:	46bd      	mov	sp, r7
 8009946:	bc80      	pop	{r7}
 8009948:	4770      	bx	lr

0800994a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800994a:	b480      	push	{r7}
 800994c:	b085      	sub	sp, #20
 800994e:	af00      	add	r7, sp, #0
 8009950:	6078      	str	r0, [r7, #4]
 8009952:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	685b      	ldr	r3, [r3, #4]
 8009958:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800995a:	683b      	ldr	r3, [r7, #0]
 800995c:	68fa      	ldr	r2, [r7, #12]
 800995e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	689a      	ldr	r2, [r3, #8]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	689b      	ldr	r3, [r3, #8]
 800996c:	683a      	ldr	r2, [r7, #0]
 800996e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	683a      	ldr	r2, [r7, #0]
 8009974:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8009976:	683b      	ldr	r3, [r7, #0]
 8009978:	687a      	ldr	r2, [r7, #4]
 800997a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	1c5a      	adds	r2, r3, #1
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	601a      	str	r2, [r3, #0]
}
 8009986:	bf00      	nop
 8009988:	3714      	adds	r7, #20
 800998a:	46bd      	mov	sp, r7
 800998c:	bc80      	pop	{r7}
 800998e:	4770      	bx	lr

08009990 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009990:	b480      	push	{r7}
 8009992:	b085      	sub	sp, #20
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	691b      	ldr	r3, [r3, #16]
 800999c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	685b      	ldr	r3, [r3, #4]
 80099a2:	687a      	ldr	r2, [r7, #4]
 80099a4:	6892      	ldr	r2, [r2, #8]
 80099a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	689b      	ldr	r3, [r3, #8]
 80099ac:	687a      	ldr	r2, [r7, #4]
 80099ae:	6852      	ldr	r2, [r2, #4]
 80099b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	685b      	ldr	r3, [r3, #4]
 80099b6:	687a      	ldr	r2, [r7, #4]
 80099b8:	429a      	cmp	r2, r3
 80099ba:	d103      	bne.n	80099c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	689a      	ldr	r2, [r3, #8]
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	2200      	movs	r2, #0
 80099c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	1e5a      	subs	r2, r3, #1
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3714      	adds	r7, #20
 80099dc:	46bd      	mov	sp, r7
 80099de:	bc80      	pop	{r7}
 80099e0:	4770      	bx	lr

080099e2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b08e      	sub	sp, #56	@ 0x38
 80099e6:	af04      	add	r7, sp, #16
 80099e8:	60f8      	str	r0, [r7, #12]
 80099ea:	60b9      	str	r1, [r7, #8]
 80099ec:	607a      	str	r2, [r7, #4]
 80099ee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80099f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10b      	bne.n	8009a0e <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80099f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099fa:	f383 8811 	msr	BASEPRI, r3
 80099fe:	f3bf 8f6f 	isb	sy
 8009a02:	f3bf 8f4f 	dsb	sy
 8009a06:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009a08:	bf00      	nop
 8009a0a:	bf00      	nop
 8009a0c:	e7fd      	b.n	8009a0a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009a0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a10:	2b00      	cmp	r3, #0
 8009a12:	d10b      	bne.n	8009a2c <xTaskCreateStatic+0x4a>
	__asm volatile
 8009a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a18:	f383 8811 	msr	BASEPRI, r3
 8009a1c:	f3bf 8f6f 	isb	sy
 8009a20:	f3bf 8f4f 	dsb	sy
 8009a24:	61fb      	str	r3, [r7, #28]
}
 8009a26:	bf00      	nop
 8009a28:	bf00      	nop
 8009a2a:	e7fd      	b.n	8009a28 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009a2c:	23a0      	movs	r3, #160	@ 0xa0
 8009a2e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	2ba0      	cmp	r3, #160	@ 0xa0
 8009a34:	d00b      	beq.n	8009a4e <xTaskCreateStatic+0x6c>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	61bb      	str	r3, [r7, #24]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009a4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d01e      	beq.n	8009a92 <xTaskCreateStatic+0xb0>
 8009a54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d01b      	beq.n	8009a92 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009a5c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009a62:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a66:	2202      	movs	r2, #2
 8009a68:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	9303      	str	r3, [sp, #12]
 8009a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a72:	9302      	str	r3, [sp, #8]
 8009a74:	f107 0314 	add.w	r3, r7, #20
 8009a78:	9301      	str	r3, [sp, #4]
 8009a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7c:	9300      	str	r3, [sp, #0]
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	687a      	ldr	r2, [r7, #4]
 8009a82:	68b9      	ldr	r1, [r7, #8]
 8009a84:	68f8      	ldr	r0, [r7, #12]
 8009a86:	f000 f851 	bl	8009b2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009a8a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009a8c:	f000 f8e6 	bl	8009c5c <prvAddNewTaskToReadyList>
 8009a90:	e001      	b.n	8009a96 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8009a92:	2300      	movs	r3, #0
 8009a94:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009a96:	697b      	ldr	r3, [r7, #20]
	}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3728      	adds	r7, #40	@ 0x28
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	bd80      	pop	{r7, pc}

08009aa0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009aa0:	b580      	push	{r7, lr}
 8009aa2:	b08c      	sub	sp, #48	@ 0x30
 8009aa4:	af04      	add	r7, sp, #16
 8009aa6:	60f8      	str	r0, [r7, #12]
 8009aa8:	60b9      	str	r1, [r7, #8]
 8009aaa:	603b      	str	r3, [r7, #0]
 8009aac:	4613      	mov	r3, r2
 8009aae:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009ab0:	88fb      	ldrh	r3, [r7, #6]
 8009ab2:	009b      	lsls	r3, r3, #2
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	f000 fe13 	bl	800a6e0 <pvPortMalloc>
 8009aba:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009abc:	697b      	ldr	r3, [r7, #20]
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d00e      	beq.n	8009ae0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8009ac2:	20a0      	movs	r0, #160	@ 0xa0
 8009ac4:	f000 fe0c 	bl	800a6e0 <pvPortMalloc>
 8009ac8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009aca:	69fb      	ldr	r3, [r7, #28]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d003      	beq.n	8009ad8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009ad0:	69fb      	ldr	r3, [r7, #28]
 8009ad2:	697a      	ldr	r2, [r7, #20]
 8009ad4:	631a      	str	r2, [r3, #48]	@ 0x30
 8009ad6:	e005      	b.n	8009ae4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009ad8:	6978      	ldr	r0, [r7, #20]
 8009ada:	f000 fec9 	bl	800a870 <vPortFree>
 8009ade:	e001      	b.n	8009ae4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009ae4:	69fb      	ldr	r3, [r7, #28]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d017      	beq.n	8009b1a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009aea:	69fb      	ldr	r3, [r7, #28]
 8009aec:	2200      	movs	r2, #0
 8009aee:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009af2:	88fa      	ldrh	r2, [r7, #6]
 8009af4:	2300      	movs	r3, #0
 8009af6:	9303      	str	r3, [sp, #12]
 8009af8:	69fb      	ldr	r3, [r7, #28]
 8009afa:	9302      	str	r3, [sp, #8]
 8009afc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009afe:	9301      	str	r3, [sp, #4]
 8009b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b02:	9300      	str	r3, [sp, #0]
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	68b9      	ldr	r1, [r7, #8]
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	f000 f80f 	bl	8009b2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009b0e:	69f8      	ldr	r0, [r7, #28]
 8009b10:	f000 f8a4 	bl	8009c5c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009b14:	2301      	movs	r3, #1
 8009b16:	61bb      	str	r3, [r7, #24]
 8009b18:	e002      	b.n	8009b20 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8009b1e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009b20:	69bb      	ldr	r3, [r7, #24]
	}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3720      	adds	r7, #32
 8009b26:	46bd      	mov	sp, r7
 8009b28:	bd80      	pop	{r7, pc}
	...

08009b2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b088      	sub	sp, #32
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	607a      	str	r2, [r7, #4]
 8009b38:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8009b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b3c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009b44:	3b01      	subs	r3, #1
 8009b46:	009b      	lsls	r3, r3, #2
 8009b48:	4413      	add	r3, r2
 8009b4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8009b4c:	69bb      	ldr	r3, [r7, #24]
 8009b4e:	f023 0307 	bic.w	r3, r3, #7
 8009b52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009b54:	69bb      	ldr	r3, [r7, #24]
 8009b56:	f003 0307 	and.w	r3, r3, #7
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00b      	beq.n	8009b76 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b62:	f383 8811 	msr	BASEPRI, r3
 8009b66:	f3bf 8f6f 	isb	sy
 8009b6a:	f3bf 8f4f 	dsb	sy
 8009b6e:	617b      	str	r3, [r7, #20]
}
 8009b70:	bf00      	nop
 8009b72:	bf00      	nop
 8009b74:	e7fd      	b.n	8009b72 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b76:	2300      	movs	r3, #0
 8009b78:	61fb      	str	r3, [r7, #28]
 8009b7a:	e012      	b.n	8009ba2 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009b7c:	68ba      	ldr	r2, [r7, #8]
 8009b7e:	69fb      	ldr	r3, [r7, #28]
 8009b80:	4413      	add	r3, r2
 8009b82:	7819      	ldrb	r1, [r3, #0]
 8009b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b86:	69fb      	ldr	r3, [r7, #28]
 8009b88:	4413      	add	r3, r2
 8009b8a:	3334      	adds	r3, #52	@ 0x34
 8009b8c:	460a      	mov	r2, r1
 8009b8e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8009b90:	68ba      	ldr	r2, [r7, #8]
 8009b92:	69fb      	ldr	r3, [r7, #28]
 8009b94:	4413      	add	r3, r2
 8009b96:	781b      	ldrb	r3, [r3, #0]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d006      	beq.n	8009baa <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009b9c:	69fb      	ldr	r3, [r7, #28]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	61fb      	str	r3, [r7, #28]
 8009ba2:	69fb      	ldr	r3, [r7, #28]
 8009ba4:	2b0f      	cmp	r3, #15
 8009ba6:	d9e9      	bls.n	8009b7c <prvInitialiseNewTask+0x50>
 8009ba8:	e000      	b.n	8009bac <prvInitialiseNewTask+0x80>
		{
			break;
 8009baa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bae:	2200      	movs	r2, #0
 8009bb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bb6:	2b06      	cmp	r3, #6
 8009bb8:	d901      	bls.n	8009bbe <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009bba:	2306      	movs	r3, #6
 8009bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bc2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009bc8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009bca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bcc:	2200      	movs	r2, #0
 8009bce:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009bd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	4618      	mov	r0, r3
 8009bd6:	f7ff feac 	bl	8009932 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009bda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bdc:	3318      	adds	r3, #24
 8009bde:	4618      	mov	r0, r3
 8009be0:	f7ff fea7 	bl	8009932 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009be6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009be8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bec:	f1c3 0207 	rsb	r2, r3, #7
 8009bf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009bf8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c0c:	334c      	adds	r3, #76	@ 0x4c
 8009c0e:	224c      	movs	r2, #76	@ 0x4c
 8009c10:	2100      	movs	r1, #0
 8009c12:	4618      	mov	r0, r3
 8009c14:	f001 fcf7 	bl	800b606 <memset>
 8009c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c1a:	4a0d      	ldr	r2, [pc, #52]	@ (8009c50 <prvInitialiseNewTask+0x124>)
 8009c1c:	651a      	str	r2, [r3, #80]	@ 0x50
 8009c1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c20:	4a0c      	ldr	r2, [pc, #48]	@ (8009c54 <prvInitialiseNewTask+0x128>)
 8009c22:	655a      	str	r2, [r3, #84]	@ 0x54
 8009c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c26:	4a0c      	ldr	r2, [pc, #48]	@ (8009c58 <prvInitialiseNewTask+0x12c>)
 8009c28:	659a      	str	r2, [r3, #88]	@ 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009c2a:	683a      	ldr	r2, [r7, #0]
 8009c2c:	68f9      	ldr	r1, [r7, #12]
 8009c2e:	69b8      	ldr	r0, [r7, #24]
 8009c30:	f000 fba2 	bl	800a378 <pxPortInitialiseStack>
 8009c34:	4602      	mov	r2, r0
 8009c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c38:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8009c3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d002      	beq.n	8009c46 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009c40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c44:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009c46:	bf00      	nop
 8009c48:	3720      	adds	r7, #32
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	bd80      	pop	{r7, pc}
 8009c4e:	bf00      	nop
 8009c50:	20001514 	.word	0x20001514
 8009c54:	2000157c 	.word	0x2000157c
 8009c58:	200015e4 	.word	0x200015e4

08009c5c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009c5c:	b580      	push	{r7, lr}
 8009c5e:	b082      	sub	sp, #8
 8009c60:	af00      	add	r7, sp, #0
 8009c62:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009c64:	f000 fc7a 	bl	800a55c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009c68:	4b2a      	ldr	r3, [pc, #168]	@ (8009d14 <prvAddNewTaskToReadyList+0xb8>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	4a29      	ldr	r2, [pc, #164]	@ (8009d14 <prvAddNewTaskToReadyList+0xb8>)
 8009c70:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009c72:	4b29      	ldr	r3, [pc, #164]	@ (8009d18 <prvAddNewTaskToReadyList+0xbc>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d109      	bne.n	8009c8e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009c7a:	4a27      	ldr	r2, [pc, #156]	@ (8009d18 <prvAddNewTaskToReadyList+0xbc>)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009c80:	4b24      	ldr	r3, [pc, #144]	@ (8009d14 <prvAddNewTaskToReadyList+0xb8>)
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	2b01      	cmp	r3, #1
 8009c86:	d110      	bne.n	8009caa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009c88:	f000 faae 	bl	800a1e8 <prvInitialiseTaskLists>
 8009c8c:	e00d      	b.n	8009caa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009c8e:	4b23      	ldr	r3, [pc, #140]	@ (8009d1c <prvAddNewTaskToReadyList+0xc0>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d109      	bne.n	8009caa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009c96:	4b20      	ldr	r3, [pc, #128]	@ (8009d18 <prvAddNewTaskToReadyList+0xbc>)
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d802      	bhi.n	8009caa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009ca4:	4a1c      	ldr	r2, [pc, #112]	@ (8009d18 <prvAddNewTaskToReadyList+0xbc>)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009caa:	4b1d      	ldr	r3, [pc, #116]	@ (8009d20 <prvAddNewTaskToReadyList+0xc4>)
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	3301      	adds	r3, #1
 8009cb0:	4a1b      	ldr	r2, [pc, #108]	@ (8009d20 <prvAddNewTaskToReadyList+0xc4>)
 8009cb2:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cb8:	2201      	movs	r2, #1
 8009cba:	409a      	lsls	r2, r3
 8009cbc:	4b19      	ldr	r3, [pc, #100]	@ (8009d24 <prvAddNewTaskToReadyList+0xc8>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	4313      	orrs	r3, r2
 8009cc2:	4a18      	ldr	r2, [pc, #96]	@ (8009d24 <prvAddNewTaskToReadyList+0xc8>)
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cca:	4613      	mov	r3, r2
 8009ccc:	009b      	lsls	r3, r3, #2
 8009cce:	4413      	add	r3, r2
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	4a15      	ldr	r2, [pc, #84]	@ (8009d28 <prvAddNewTaskToReadyList+0xcc>)
 8009cd4:	441a      	add	r2, r3
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	3304      	adds	r3, #4
 8009cda:	4619      	mov	r1, r3
 8009cdc:	4610      	mov	r0, r2
 8009cde:	f7ff fe34 	bl	800994a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009ce2:	f000 fc6b 	bl	800a5bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009ce6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d1c <prvAddNewTaskToReadyList+0xc0>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d00e      	beq.n	8009d0c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009cee:	4b0a      	ldr	r3, [pc, #40]	@ (8009d18 <prvAddNewTaskToReadyList+0xbc>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cf8:	429a      	cmp	r2, r3
 8009cfa:	d207      	bcs.n	8009d0c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8009d2c <prvAddNewTaskToReadyList+0xd0>)
 8009cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d02:	601a      	str	r2, [r3, #0]
 8009d04:	f3bf 8f4f 	dsb	sy
 8009d08:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009d0c:	bf00      	nop
 8009d0e:	3708      	adds	r7, #8
 8009d10:	46bd      	mov	sp, r7
 8009d12:	bd80      	pop	{r7, pc}
 8009d14:	200008c8 	.word	0x200008c8
 8009d18:	200007c8 	.word	0x200007c8
 8009d1c:	200008d4 	.word	0x200008d4
 8009d20:	200008e4 	.word	0x200008e4
 8009d24:	200008d0 	.word	0x200008d0
 8009d28:	200007cc 	.word	0x200007cc
 8009d2c:	e000ed04 	.word	0xe000ed04

08009d30 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b08a      	sub	sp, #40	@ 0x28
 8009d34:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009d36:	2300      	movs	r3, #0
 8009d38:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009d3e:	463a      	mov	r2, r7
 8009d40:	1d39      	adds	r1, r7, #4
 8009d42:	f107 0308 	add.w	r3, r7, #8
 8009d46:	4618      	mov	r0, r3
 8009d48:	f7f6 ffd4 	bl	8000cf4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009d4c:	6839      	ldr	r1, [r7, #0]
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	68ba      	ldr	r2, [r7, #8]
 8009d52:	9202      	str	r2, [sp, #8]
 8009d54:	9301      	str	r3, [sp, #4]
 8009d56:	2300      	movs	r3, #0
 8009d58:	9300      	str	r3, [sp, #0]
 8009d5a:	2300      	movs	r3, #0
 8009d5c:	460a      	mov	r2, r1
 8009d5e:	4921      	ldr	r1, [pc, #132]	@ (8009de4 <vTaskStartScheduler+0xb4>)
 8009d60:	4821      	ldr	r0, [pc, #132]	@ (8009de8 <vTaskStartScheduler+0xb8>)
 8009d62:	f7ff fe3e 	bl	80099e2 <xTaskCreateStatic>
 8009d66:	4603      	mov	r3, r0
 8009d68:	4a20      	ldr	r2, [pc, #128]	@ (8009dec <vTaskStartScheduler+0xbc>)
 8009d6a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8009dec <vTaskStartScheduler+0xbc>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d002      	beq.n	8009d7a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009d74:	2301      	movs	r3, #1
 8009d76:	617b      	str	r3, [r7, #20]
 8009d78:	e001      	b.n	8009d7e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009d7e:	697b      	ldr	r3, [r7, #20]
 8009d80:	2b01      	cmp	r3, #1
 8009d82:	d11b      	bne.n	8009dbc <vTaskStartScheduler+0x8c>
	__asm volatile
 8009d84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d88:	f383 8811 	msr	BASEPRI, r3
 8009d8c:	f3bf 8f6f 	isb	sy
 8009d90:	f3bf 8f4f 	dsb	sy
 8009d94:	613b      	str	r3, [r7, #16]
}
 8009d96:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d98:	4b15      	ldr	r3, [pc, #84]	@ (8009df0 <vTaskStartScheduler+0xc0>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	334c      	adds	r3, #76	@ 0x4c
 8009d9e:	4a15      	ldr	r2, [pc, #84]	@ (8009df4 <vTaskStartScheduler+0xc4>)
 8009da0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009da2:	4b15      	ldr	r3, [pc, #84]	@ (8009df8 <vTaskStartScheduler+0xc8>)
 8009da4:	f04f 32ff 	mov.w	r2, #4294967295
 8009da8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009daa:	4b14      	ldr	r3, [pc, #80]	@ (8009dfc <vTaskStartScheduler+0xcc>)
 8009dac:	2201      	movs	r2, #1
 8009dae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8009db0:	4b13      	ldr	r3, [pc, #76]	@ (8009e00 <vTaskStartScheduler+0xd0>)
 8009db2:	2200      	movs	r2, #0
 8009db4:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009db6:	f000 fb5f 	bl	800a478 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009dba:	e00f      	b.n	8009ddc <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dc2:	d10b      	bne.n	8009ddc <vTaskStartScheduler+0xac>
	__asm volatile
 8009dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dc8:	f383 8811 	msr	BASEPRI, r3
 8009dcc:	f3bf 8f6f 	isb	sy
 8009dd0:	f3bf 8f4f 	dsb	sy
 8009dd4:	60fb      	str	r3, [r7, #12]
}
 8009dd6:	bf00      	nop
 8009dd8:	bf00      	nop
 8009dda:	e7fd      	b.n	8009dd8 <vTaskStartScheduler+0xa8>
}
 8009ddc:	bf00      	nop
 8009dde:	3718      	adds	r7, #24
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	0800da0c 	.word	0x0800da0c
 8009de8:	0800a1b9 	.word	0x0800a1b9
 8009dec:	200008ec 	.word	0x200008ec
 8009df0:	200007c8 	.word	0x200007c8
 8009df4:	2000003c 	.word	0x2000003c
 8009df8:	200008e8 	.word	0x200008e8
 8009dfc:	200008d4 	.word	0x200008d4
 8009e00:	200008cc 	.word	0x200008cc

08009e04 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009e04:	b480      	push	{r7}
 8009e06:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009e08:	4b04      	ldr	r3, [pc, #16]	@ (8009e1c <vTaskSuspendAll+0x18>)
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	3301      	adds	r3, #1
 8009e0e:	4a03      	ldr	r2, [pc, #12]	@ (8009e1c <vTaskSuspendAll+0x18>)
 8009e10:	6013      	str	r3, [r2, #0]
}
 8009e12:	bf00      	nop
 8009e14:	46bd      	mov	sp, r7
 8009e16:	bc80      	pop	{r7}
 8009e18:	4770      	bx	lr
 8009e1a:	bf00      	nop
 8009e1c:	200008f0 	.word	0x200008f0

08009e20 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009e20:	b580      	push	{r7, lr}
 8009e22:	b084      	sub	sp, #16
 8009e24:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009e26:	2300      	movs	r3, #0
 8009e28:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009e2e:	4b42      	ldr	r3, [pc, #264]	@ (8009f38 <xTaskResumeAll+0x118>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d10b      	bne.n	8009e4e <xTaskResumeAll+0x2e>
	__asm volatile
 8009e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	603b      	str	r3, [r7, #0]
}
 8009e48:	bf00      	nop
 8009e4a:	bf00      	nop
 8009e4c:	e7fd      	b.n	8009e4a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009e4e:	f000 fb85 	bl	800a55c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009e52:	4b39      	ldr	r3, [pc, #228]	@ (8009f38 <xTaskResumeAll+0x118>)
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	3b01      	subs	r3, #1
 8009e58:	4a37      	ldr	r2, [pc, #220]	@ (8009f38 <xTaskResumeAll+0x118>)
 8009e5a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e5c:	4b36      	ldr	r3, [pc, #216]	@ (8009f38 <xTaskResumeAll+0x118>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d161      	bne.n	8009f28 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009e64:	4b35      	ldr	r3, [pc, #212]	@ (8009f3c <xTaskResumeAll+0x11c>)
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d05d      	beq.n	8009f28 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009e6c:	e02e      	b.n	8009ecc <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8009e6e:	4b34      	ldr	r3, [pc, #208]	@ (8009f40 <xTaskResumeAll+0x120>)
 8009e70:	68db      	ldr	r3, [r3, #12]
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	3318      	adds	r3, #24
 8009e7a:	4618      	mov	r0, r3
 8009e7c:	f7ff fd88 	bl	8009990 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	3304      	adds	r3, #4
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7ff fd83 	bl	8009990 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e8e:	2201      	movs	r2, #1
 8009e90:	409a      	lsls	r2, r3
 8009e92:	4b2c      	ldr	r3, [pc, #176]	@ (8009f44 <xTaskResumeAll+0x124>)
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	4313      	orrs	r3, r2
 8009e98:	4a2a      	ldr	r2, [pc, #168]	@ (8009f44 <xTaskResumeAll+0x124>)
 8009e9a:	6013      	str	r3, [r2, #0]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	009b      	lsls	r3, r3, #2
 8009ea4:	4413      	add	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	4a27      	ldr	r2, [pc, #156]	@ (8009f48 <xTaskResumeAll+0x128>)
 8009eaa:	441a      	add	r2, r3
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	3304      	adds	r3, #4
 8009eb0:	4619      	mov	r1, r3
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f7ff fd49 	bl	800994a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ebc:	4b23      	ldr	r3, [pc, #140]	@ (8009f4c <xTaskResumeAll+0x12c>)
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ec2:	429a      	cmp	r2, r3
 8009ec4:	d302      	bcc.n	8009ecc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009ec6:	4b22      	ldr	r3, [pc, #136]	@ (8009f50 <xTaskResumeAll+0x130>)
 8009ec8:	2201      	movs	r2, #1
 8009eca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ecc:	4b1c      	ldr	r3, [pc, #112]	@ (8009f40 <xTaskResumeAll+0x120>)
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d1cc      	bne.n	8009e6e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	2b00      	cmp	r3, #0
 8009ed8:	d001      	beq.n	8009ede <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009eda:	f000 fa29 	bl	800a330 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8009ede:	4b1d      	ldr	r3, [pc, #116]	@ (8009f54 <xTaskResumeAll+0x134>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d010      	beq.n	8009f0c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009eea:	f000 f845 	bl	8009f78 <xTaskIncrementTick>
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	d002      	beq.n	8009efa <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009ef4:	4b16      	ldr	r3, [pc, #88]	@ (8009f50 <xTaskResumeAll+0x130>)
 8009ef6:	2201      	movs	r2, #1
 8009ef8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d1f1      	bne.n	8009eea <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8009f06:	4b13      	ldr	r3, [pc, #76]	@ (8009f54 <xTaskResumeAll+0x134>)
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009f0c:	4b10      	ldr	r3, [pc, #64]	@ (8009f50 <xTaskResumeAll+0x130>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d009      	beq.n	8009f28 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009f14:	2301      	movs	r3, #1
 8009f16:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009f18:	4b0f      	ldr	r3, [pc, #60]	@ (8009f58 <xTaskResumeAll+0x138>)
 8009f1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f1e:	601a      	str	r2, [r3, #0]
 8009f20:	f3bf 8f4f 	dsb	sy
 8009f24:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009f28:	f000 fb48 	bl	800a5bc <vPortExitCritical>

	return xAlreadyYielded;
 8009f2c:	68bb      	ldr	r3, [r7, #8]
}
 8009f2e:	4618      	mov	r0, r3
 8009f30:	3710      	adds	r7, #16
 8009f32:	46bd      	mov	sp, r7
 8009f34:	bd80      	pop	{r7, pc}
 8009f36:	bf00      	nop
 8009f38:	200008f0 	.word	0x200008f0
 8009f3c:	200008c8 	.word	0x200008c8
 8009f40:	20000888 	.word	0x20000888
 8009f44:	200008d0 	.word	0x200008d0
 8009f48:	200007cc 	.word	0x200007cc
 8009f4c:	200007c8 	.word	0x200007c8
 8009f50:	200008dc 	.word	0x200008dc
 8009f54:	200008d8 	.word	0x200008d8
 8009f58:	e000ed04 	.word	0xe000ed04

08009f5c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009f5c:	b480      	push	{r7}
 8009f5e:	b083      	sub	sp, #12
 8009f60:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009f62:	4b04      	ldr	r3, [pc, #16]	@ (8009f74 <xTaskGetTickCount+0x18>)
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009f68:	687b      	ldr	r3, [r7, #4]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	370c      	adds	r7, #12
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bc80      	pop	{r7}
 8009f72:	4770      	bx	lr
 8009f74:	200008cc 	.word	0x200008cc

08009f78 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b086      	sub	sp, #24
 8009f7c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f82:	4b51      	ldr	r3, [pc, #324]	@ (800a0c8 <xTaskIncrementTick+0x150>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	f040 808e 	bne.w	800a0a8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009f8c:	4b4f      	ldr	r3, [pc, #316]	@ (800a0cc <xTaskIncrementTick+0x154>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	3301      	adds	r3, #1
 8009f92:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009f94:	4a4d      	ldr	r2, [pc, #308]	@ (800a0cc <xTaskIncrementTick+0x154>)
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d121      	bne.n	8009fe4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009fa0:	4b4b      	ldr	r3, [pc, #300]	@ (800a0d0 <xTaskIncrementTick+0x158>)
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	681b      	ldr	r3, [r3, #0]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d00b      	beq.n	8009fc2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fae:	f383 8811 	msr	BASEPRI, r3
 8009fb2:	f3bf 8f6f 	isb	sy
 8009fb6:	f3bf 8f4f 	dsb	sy
 8009fba:	603b      	str	r3, [r7, #0]
}
 8009fbc:	bf00      	nop
 8009fbe:	bf00      	nop
 8009fc0:	e7fd      	b.n	8009fbe <xTaskIncrementTick+0x46>
 8009fc2:	4b43      	ldr	r3, [pc, #268]	@ (800a0d0 <xTaskIncrementTick+0x158>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	60fb      	str	r3, [r7, #12]
 8009fc8:	4b42      	ldr	r3, [pc, #264]	@ (800a0d4 <xTaskIncrementTick+0x15c>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	4a40      	ldr	r2, [pc, #256]	@ (800a0d0 <xTaskIncrementTick+0x158>)
 8009fce:	6013      	str	r3, [r2, #0]
 8009fd0:	4a40      	ldr	r2, [pc, #256]	@ (800a0d4 <xTaskIncrementTick+0x15c>)
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	6013      	str	r3, [r2, #0]
 8009fd6:	4b40      	ldr	r3, [pc, #256]	@ (800a0d8 <xTaskIncrementTick+0x160>)
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	4a3e      	ldr	r2, [pc, #248]	@ (800a0d8 <xTaskIncrementTick+0x160>)
 8009fde:	6013      	str	r3, [r2, #0]
 8009fe0:	f000 f9a6 	bl	800a330 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009fe4:	4b3d      	ldr	r3, [pc, #244]	@ (800a0dc <xTaskIncrementTick+0x164>)
 8009fe6:	681b      	ldr	r3, [r3, #0]
 8009fe8:	693a      	ldr	r2, [r7, #16]
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d34d      	bcc.n	800a08a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009fee:	4b38      	ldr	r3, [pc, #224]	@ (800a0d0 <xTaskIncrementTick+0x158>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d101      	bne.n	8009ffc <xTaskIncrementTick+0x84>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e000      	b.n	8009ffe <xTaskIncrementTick+0x86>
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d004      	beq.n	800a00c <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a002:	4b36      	ldr	r3, [pc, #216]	@ (800a0dc <xTaskIncrementTick+0x164>)
 800a004:	f04f 32ff 	mov.w	r2, #4294967295
 800a008:	601a      	str	r2, [r3, #0]
					break;
 800a00a:	e03e      	b.n	800a08a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a00c:	4b30      	ldr	r3, [pc, #192]	@ (800a0d0 <xTaskIncrementTick+0x158>)
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	68db      	ldr	r3, [r3, #12]
 800a012:	68db      	ldr	r3, [r3, #12]
 800a014:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a01c:	693a      	ldr	r2, [r7, #16]
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	429a      	cmp	r2, r3
 800a022:	d203      	bcs.n	800a02c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a024:	4a2d      	ldr	r2, [pc, #180]	@ (800a0dc <xTaskIncrementTick+0x164>)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	6013      	str	r3, [r2, #0]
						break;
 800a02a:	e02e      	b.n	800a08a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a02c:	68bb      	ldr	r3, [r7, #8]
 800a02e:	3304      	adds	r3, #4
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff fcad 	bl	8009990 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d004      	beq.n	800a048 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a03e:	68bb      	ldr	r3, [r7, #8]
 800a040:	3318      	adds	r3, #24
 800a042:	4618      	mov	r0, r3
 800a044:	f7ff fca4 	bl	8009990 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a048:	68bb      	ldr	r3, [r7, #8]
 800a04a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a04c:	2201      	movs	r2, #1
 800a04e:	409a      	lsls	r2, r3
 800a050:	4b23      	ldr	r3, [pc, #140]	@ (800a0e0 <xTaskIncrementTick+0x168>)
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	4313      	orrs	r3, r2
 800a056:	4a22      	ldr	r2, [pc, #136]	@ (800a0e0 <xTaskIncrementTick+0x168>)
 800a058:	6013      	str	r3, [r2, #0]
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a05e:	4613      	mov	r3, r2
 800a060:	009b      	lsls	r3, r3, #2
 800a062:	4413      	add	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4a1f      	ldr	r2, [pc, #124]	@ (800a0e4 <xTaskIncrementTick+0x16c>)
 800a068:	441a      	add	r2, r3
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	3304      	adds	r3, #4
 800a06e:	4619      	mov	r1, r3
 800a070:	4610      	mov	r0, r2
 800a072:	f7ff fc6a 	bl	800994a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a07a:	4b1b      	ldr	r3, [pc, #108]	@ (800a0e8 <xTaskIncrementTick+0x170>)
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a080:	429a      	cmp	r2, r3
 800a082:	d3b4      	bcc.n	8009fee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800a084:	2301      	movs	r3, #1
 800a086:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a088:	e7b1      	b.n	8009fee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a08a:	4b17      	ldr	r3, [pc, #92]	@ (800a0e8 <xTaskIncrementTick+0x170>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a090:	4914      	ldr	r1, [pc, #80]	@ (800a0e4 <xTaskIncrementTick+0x16c>)
 800a092:	4613      	mov	r3, r2
 800a094:	009b      	lsls	r3, r3, #2
 800a096:	4413      	add	r3, r2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	440b      	add	r3, r1
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d907      	bls.n	800a0b2 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	617b      	str	r3, [r7, #20]
 800a0a6:	e004      	b.n	800a0b2 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800a0a8:	4b10      	ldr	r3, [pc, #64]	@ (800a0ec <xTaskIncrementTick+0x174>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	3301      	adds	r3, #1
 800a0ae:	4a0f      	ldr	r2, [pc, #60]	@ (800a0ec <xTaskIncrementTick+0x174>)
 800a0b0:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800a0b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a0f0 <xTaskIncrementTick+0x178>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d001      	beq.n	800a0be <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800a0ba:	2301      	movs	r3, #1
 800a0bc:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800a0be:	697b      	ldr	r3, [r7, #20]
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3718      	adds	r7, #24
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}
 800a0c8:	200008f0 	.word	0x200008f0
 800a0cc:	200008cc 	.word	0x200008cc
 800a0d0:	20000880 	.word	0x20000880
 800a0d4:	20000884 	.word	0x20000884
 800a0d8:	200008e0 	.word	0x200008e0
 800a0dc:	200008e8 	.word	0x200008e8
 800a0e0:	200008d0 	.word	0x200008d0
 800a0e4:	200007cc 	.word	0x200007cc
 800a0e8:	200007c8 	.word	0x200007c8
 800a0ec:	200008d8 	.word	0x200008d8
 800a0f0:	200008dc 	.word	0x200008dc

0800a0f4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a0f4:	b480      	push	{r7}
 800a0f6:	b087      	sub	sp, #28
 800a0f8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a0fa:	4b29      	ldr	r3, [pc, #164]	@ (800a1a0 <vTaskSwitchContext+0xac>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d003      	beq.n	800a10a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a102:	4b28      	ldr	r3, [pc, #160]	@ (800a1a4 <vTaskSwitchContext+0xb0>)
 800a104:	2201      	movs	r2, #1
 800a106:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a108:	e045      	b.n	800a196 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800a10a:	4b26      	ldr	r3, [pc, #152]	@ (800a1a4 <vTaskSwitchContext+0xb0>)
 800a10c:	2200      	movs	r2, #0
 800a10e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800a110:	4b25      	ldr	r3, [pc, #148]	@ (800a1a8 <vTaskSwitchContext+0xb4>)
 800a112:	681b      	ldr	r3, [r3, #0]
 800a114:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	fab3 f383 	clz	r3, r3
 800a11c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800a11e:	7afb      	ldrb	r3, [r7, #11]
 800a120:	f1c3 031f 	rsb	r3, r3, #31
 800a124:	617b      	str	r3, [r7, #20]
 800a126:	4921      	ldr	r1, [pc, #132]	@ (800a1ac <vTaskSwitchContext+0xb8>)
 800a128:	697a      	ldr	r2, [r7, #20]
 800a12a:	4613      	mov	r3, r2
 800a12c:	009b      	lsls	r3, r3, #2
 800a12e:	4413      	add	r3, r2
 800a130:	009b      	lsls	r3, r3, #2
 800a132:	440b      	add	r3, r1
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2b00      	cmp	r3, #0
 800a138:	d10b      	bne.n	800a152 <vTaskSwitchContext+0x5e>
	__asm volatile
 800a13a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a13e:	f383 8811 	msr	BASEPRI, r3
 800a142:	f3bf 8f6f 	isb	sy
 800a146:	f3bf 8f4f 	dsb	sy
 800a14a:	607b      	str	r3, [r7, #4]
}
 800a14c:	bf00      	nop
 800a14e:	bf00      	nop
 800a150:	e7fd      	b.n	800a14e <vTaskSwitchContext+0x5a>
 800a152:	697a      	ldr	r2, [r7, #20]
 800a154:	4613      	mov	r3, r2
 800a156:	009b      	lsls	r3, r3, #2
 800a158:	4413      	add	r3, r2
 800a15a:	009b      	lsls	r3, r3, #2
 800a15c:	4a13      	ldr	r2, [pc, #76]	@ (800a1ac <vTaskSwitchContext+0xb8>)
 800a15e:	4413      	add	r3, r2
 800a160:	613b      	str	r3, [r7, #16]
 800a162:	693b      	ldr	r3, [r7, #16]
 800a164:	685b      	ldr	r3, [r3, #4]
 800a166:	685a      	ldr	r2, [r3, #4]
 800a168:	693b      	ldr	r3, [r7, #16]
 800a16a:	605a      	str	r2, [r3, #4]
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	685a      	ldr	r2, [r3, #4]
 800a170:	693b      	ldr	r3, [r7, #16]
 800a172:	3308      	adds	r3, #8
 800a174:	429a      	cmp	r2, r3
 800a176:	d104      	bne.n	800a182 <vTaskSwitchContext+0x8e>
 800a178:	693b      	ldr	r3, [r7, #16]
 800a17a:	685b      	ldr	r3, [r3, #4]
 800a17c:	685a      	ldr	r2, [r3, #4]
 800a17e:	693b      	ldr	r3, [r7, #16]
 800a180:	605a      	str	r2, [r3, #4]
 800a182:	693b      	ldr	r3, [r7, #16]
 800a184:	685b      	ldr	r3, [r3, #4]
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	4a09      	ldr	r2, [pc, #36]	@ (800a1b0 <vTaskSwitchContext+0xbc>)
 800a18a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a18c:	4b08      	ldr	r3, [pc, #32]	@ (800a1b0 <vTaskSwitchContext+0xbc>)
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	334c      	adds	r3, #76	@ 0x4c
 800a192:	4a08      	ldr	r2, [pc, #32]	@ (800a1b4 <vTaskSwitchContext+0xc0>)
 800a194:	6013      	str	r3, [r2, #0]
}
 800a196:	bf00      	nop
 800a198:	371c      	adds	r7, #28
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bc80      	pop	{r7}
 800a19e:	4770      	bx	lr
 800a1a0:	200008f0 	.word	0x200008f0
 800a1a4:	200008dc 	.word	0x200008dc
 800a1a8:	200008d0 	.word	0x200008d0
 800a1ac:	200007cc 	.word	0x200007cc
 800a1b0:	200007c8 	.word	0x200007c8
 800a1b4:	2000003c 	.word	0x2000003c

0800a1b8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b082      	sub	sp, #8
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a1c0:	f000 f852 	bl	800a268 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a1c4:	4b06      	ldr	r3, [pc, #24]	@ (800a1e0 <prvIdleTask+0x28>)
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d9f9      	bls.n	800a1c0 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a1cc:	4b05      	ldr	r3, [pc, #20]	@ (800a1e4 <prvIdleTask+0x2c>)
 800a1ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a1d2:	601a      	str	r2, [r3, #0]
 800a1d4:	f3bf 8f4f 	dsb	sy
 800a1d8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a1dc:	e7f0      	b.n	800a1c0 <prvIdleTask+0x8>
 800a1de:	bf00      	nop
 800a1e0:	200007cc 	.word	0x200007cc
 800a1e4:	e000ed04 	.word	0xe000ed04

0800a1e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b082      	sub	sp, #8
 800a1ec:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	607b      	str	r3, [r7, #4]
 800a1f2:	e00c      	b.n	800a20e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a1f4:	687a      	ldr	r2, [r7, #4]
 800a1f6:	4613      	mov	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	4413      	add	r3, r2
 800a1fc:	009b      	lsls	r3, r3, #2
 800a1fe:	4a12      	ldr	r2, [pc, #72]	@ (800a248 <prvInitialiseTaskLists+0x60>)
 800a200:	4413      	add	r3, r2
 800a202:	4618      	mov	r0, r3
 800a204:	f7ff fb76 	bl	80098f4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	3301      	adds	r3, #1
 800a20c:	607b      	str	r3, [r7, #4]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	2b06      	cmp	r3, #6
 800a212:	d9ef      	bls.n	800a1f4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a214:	480d      	ldr	r0, [pc, #52]	@ (800a24c <prvInitialiseTaskLists+0x64>)
 800a216:	f7ff fb6d 	bl	80098f4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a21a:	480d      	ldr	r0, [pc, #52]	@ (800a250 <prvInitialiseTaskLists+0x68>)
 800a21c:	f7ff fb6a 	bl	80098f4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a220:	480c      	ldr	r0, [pc, #48]	@ (800a254 <prvInitialiseTaskLists+0x6c>)
 800a222:	f7ff fb67 	bl	80098f4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a226:	480c      	ldr	r0, [pc, #48]	@ (800a258 <prvInitialiseTaskLists+0x70>)
 800a228:	f7ff fb64 	bl	80098f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a22c:	480b      	ldr	r0, [pc, #44]	@ (800a25c <prvInitialiseTaskLists+0x74>)
 800a22e:	f7ff fb61 	bl	80098f4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a232:	4b0b      	ldr	r3, [pc, #44]	@ (800a260 <prvInitialiseTaskLists+0x78>)
 800a234:	4a05      	ldr	r2, [pc, #20]	@ (800a24c <prvInitialiseTaskLists+0x64>)
 800a236:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a238:	4b0a      	ldr	r3, [pc, #40]	@ (800a264 <prvInitialiseTaskLists+0x7c>)
 800a23a:	4a05      	ldr	r2, [pc, #20]	@ (800a250 <prvInitialiseTaskLists+0x68>)
 800a23c:	601a      	str	r2, [r3, #0]
}
 800a23e:	bf00      	nop
 800a240:	3708      	adds	r7, #8
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}
 800a246:	bf00      	nop
 800a248:	200007cc 	.word	0x200007cc
 800a24c:	20000858 	.word	0x20000858
 800a250:	2000086c 	.word	0x2000086c
 800a254:	20000888 	.word	0x20000888
 800a258:	2000089c 	.word	0x2000089c
 800a25c:	200008b4 	.word	0x200008b4
 800a260:	20000880 	.word	0x20000880
 800a264:	20000884 	.word	0x20000884

0800a268 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b082      	sub	sp, #8
 800a26c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a26e:	e019      	b.n	800a2a4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a270:	f000 f974 	bl	800a55c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800a274:	4b10      	ldr	r3, [pc, #64]	@ (800a2b8 <prvCheckTasksWaitingTermination+0x50>)
 800a276:	68db      	ldr	r3, [r3, #12]
 800a278:	68db      	ldr	r3, [r3, #12]
 800a27a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	3304      	adds	r3, #4
 800a280:	4618      	mov	r0, r3
 800a282:	f7ff fb85 	bl	8009990 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a286:	4b0d      	ldr	r3, [pc, #52]	@ (800a2bc <prvCheckTasksWaitingTermination+0x54>)
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	3b01      	subs	r3, #1
 800a28c:	4a0b      	ldr	r2, [pc, #44]	@ (800a2bc <prvCheckTasksWaitingTermination+0x54>)
 800a28e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a290:	4b0b      	ldr	r3, [pc, #44]	@ (800a2c0 <prvCheckTasksWaitingTermination+0x58>)
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	3b01      	subs	r3, #1
 800a296:	4a0a      	ldr	r2, [pc, #40]	@ (800a2c0 <prvCheckTasksWaitingTermination+0x58>)
 800a298:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a29a:	f000 f98f 	bl	800a5bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a29e:	6878      	ldr	r0, [r7, #4]
 800a2a0:	f000 f810 	bl	800a2c4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a2a4:	4b06      	ldr	r3, [pc, #24]	@ (800a2c0 <prvCheckTasksWaitingTermination+0x58>)
 800a2a6:	681b      	ldr	r3, [r3, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1e1      	bne.n	800a270 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a2ac:	bf00      	nop
 800a2ae:	bf00      	nop
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}
 800a2b6:	bf00      	nop
 800a2b8:	2000089c 	.word	0x2000089c
 800a2bc:	200008c8 	.word	0x200008c8
 800a2c0:	200008b0 	.word	0x200008b0

0800a2c4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b084      	sub	sp, #16
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	334c      	adds	r3, #76	@ 0x4c
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	f001 f9b5 	bl	800b640 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d108      	bne.n	800a2f2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a2e4:	4618      	mov	r0, r3
 800a2e6:	f000 fac3 	bl	800a870 <vPortFree>
				vPortFree( pxTCB );
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 fac0 	bl	800a870 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a2f0:	e019      	b.n	800a326 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a2f8:	2b01      	cmp	r3, #1
 800a2fa:	d103      	bne.n	800a304 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a2fc:	6878      	ldr	r0, [r7, #4]
 800a2fe:	f000 fab7 	bl	800a870 <vPortFree>
	}
 800a302:	e010      	b.n	800a326 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a30a:	2b02      	cmp	r3, #2
 800a30c:	d00b      	beq.n	800a326 <prvDeleteTCB+0x62>
	__asm volatile
 800a30e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a312:	f383 8811 	msr	BASEPRI, r3
 800a316:	f3bf 8f6f 	isb	sy
 800a31a:	f3bf 8f4f 	dsb	sy
 800a31e:	60fb      	str	r3, [r7, #12]
}
 800a320:	bf00      	nop
 800a322:	bf00      	nop
 800a324:	e7fd      	b.n	800a322 <prvDeleteTCB+0x5e>
	}
 800a326:	bf00      	nop
 800a328:	3710      	adds	r7, #16
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}
	...

0800a330 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a330:	b480      	push	{r7}
 800a332:	b083      	sub	sp, #12
 800a334:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a336:	4b0e      	ldr	r3, [pc, #56]	@ (800a370 <prvResetNextTaskUnblockTime+0x40>)
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d101      	bne.n	800a344 <prvResetNextTaskUnblockTime+0x14>
 800a340:	2301      	movs	r3, #1
 800a342:	e000      	b.n	800a346 <prvResetNextTaskUnblockTime+0x16>
 800a344:	2300      	movs	r3, #0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d004      	beq.n	800a354 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a34a:	4b0a      	ldr	r3, [pc, #40]	@ (800a374 <prvResetNextTaskUnblockTime+0x44>)
 800a34c:	f04f 32ff 	mov.w	r2, #4294967295
 800a350:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a352:	e008      	b.n	800a366 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800a354:	4b06      	ldr	r3, [pc, #24]	@ (800a370 <prvResetNextTaskUnblockTime+0x40>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	68db      	ldr	r3, [r3, #12]
 800a35c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	685b      	ldr	r3, [r3, #4]
 800a362:	4a04      	ldr	r2, [pc, #16]	@ (800a374 <prvResetNextTaskUnblockTime+0x44>)
 800a364:	6013      	str	r3, [r2, #0]
}
 800a366:	bf00      	nop
 800a368:	370c      	adds	r7, #12
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bc80      	pop	{r7}
 800a36e:	4770      	bx	lr
 800a370:	20000880 	.word	0x20000880
 800a374:	200008e8 	.word	0x200008e8

0800a378 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a378:	b480      	push	{r7}
 800a37a:	b085      	sub	sp, #20
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	3b04      	subs	r3, #4
 800a388:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a390:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	3b04      	subs	r3, #4
 800a396:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a398:	68bb      	ldr	r3, [r7, #8]
 800a39a:	f023 0201 	bic.w	r2, r3, #1
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	3b04      	subs	r3, #4
 800a3a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a3a8:	4a08      	ldr	r2, [pc, #32]	@ (800a3cc <pxPortInitialiseStack+0x54>)
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3b14      	subs	r3, #20
 800a3b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a3b4:	687a      	ldr	r2, [r7, #4]
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	3b20      	subs	r3, #32
 800a3be:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
}
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3714      	adds	r7, #20
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bc80      	pop	{r7}
 800a3ca:	4770      	bx	lr
 800a3cc:	0800a3d1 	.word	0x0800a3d1

0800a3d0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3d0:	b480      	push	{r7}
 800a3d2:	b085      	sub	sp, #20
 800a3d4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3da:	4b12      	ldr	r3, [pc, #72]	@ (800a424 <prvTaskExitError+0x54>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e2:	d00b      	beq.n	800a3fc <prvTaskExitError+0x2c>
	__asm volatile
 800a3e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3e8:	f383 8811 	msr	BASEPRI, r3
 800a3ec:	f3bf 8f6f 	isb	sy
 800a3f0:	f3bf 8f4f 	dsb	sy
 800a3f4:	60fb      	str	r3, [r7, #12]
}
 800a3f6:	bf00      	nop
 800a3f8:	bf00      	nop
 800a3fa:	e7fd      	b.n	800a3f8 <prvTaskExitError+0x28>
	__asm volatile
 800a3fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a400:	f383 8811 	msr	BASEPRI, r3
 800a404:	f3bf 8f6f 	isb	sy
 800a408:	f3bf 8f4f 	dsb	sy
 800a40c:	60bb      	str	r3, [r7, #8]
}
 800a40e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a410:	bf00      	nop
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d0fc      	beq.n	800a412 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a418:	bf00      	nop
 800a41a:	bf00      	nop
 800a41c:	3714      	adds	r7, #20
 800a41e:	46bd      	mov	sp, r7
 800a420:	bc80      	pop	{r7}
 800a422:	4770      	bx	lr
 800a424:	2000002c 	.word	0x2000002c
	...

0800a430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a430:	4b07      	ldr	r3, [pc, #28]	@ (800a450 <pxCurrentTCBConst2>)
 800a432:	6819      	ldr	r1, [r3, #0]
 800a434:	6808      	ldr	r0, [r1, #0]
 800a436:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a43a:	f380 8809 	msr	PSP, r0
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f04f 0000 	mov.w	r0, #0
 800a446:	f380 8811 	msr	BASEPRI, r0
 800a44a:	f04e 0e0d 	orr.w	lr, lr, #13
 800a44e:	4770      	bx	lr

0800a450 <pxCurrentTCBConst2>:
 800a450:	200007c8 	.word	0x200007c8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop

0800a458 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800a458:	4806      	ldr	r0, [pc, #24]	@ (800a474 <prvPortStartFirstTask+0x1c>)
 800a45a:	6800      	ldr	r0, [r0, #0]
 800a45c:	6800      	ldr	r0, [r0, #0]
 800a45e:	f380 8808 	msr	MSP, r0
 800a462:	b662      	cpsie	i
 800a464:	b661      	cpsie	f
 800a466:	f3bf 8f4f 	dsb	sy
 800a46a:	f3bf 8f6f 	isb	sy
 800a46e:	df00      	svc	0
 800a470:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a472:	bf00      	nop
 800a474:	e000ed08 	.word	0xe000ed08

0800a478 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a478:	b580      	push	{r7, lr}
 800a47a:	b084      	sub	sp, #16
 800a47c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a47e:	4b32      	ldr	r3, [pc, #200]	@ (800a548 <xPortStartScheduler+0xd0>)
 800a480:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	781b      	ldrb	r3, [r3, #0]
 800a486:	b2db      	uxtb	r3, r3
 800a488:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	22ff      	movs	r2, #255	@ 0xff
 800a48e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	781b      	ldrb	r3, [r3, #0]
 800a494:	b2db      	uxtb	r3, r3
 800a496:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a498:	78fb      	ldrb	r3, [r7, #3]
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a4a0:	b2da      	uxtb	r2, r3
 800a4a2:	4b2a      	ldr	r3, [pc, #168]	@ (800a54c <xPortStartScheduler+0xd4>)
 800a4a4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a4a6:	4b2a      	ldr	r3, [pc, #168]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4a8:	2207      	movs	r2, #7
 800a4aa:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4ac:	e009      	b.n	800a4c2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a4ae:	4b28      	ldr	r3, [pc, #160]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3b01      	subs	r3, #1
 800a4b4:	4a26      	ldr	r2, [pc, #152]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4b6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a4b8:	78fb      	ldrb	r3, [r7, #3]
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	005b      	lsls	r3, r3, #1
 800a4be:	b2db      	uxtb	r3, r3
 800a4c0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4c2:	78fb      	ldrb	r3, [r7, #3]
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4ca:	2b80      	cmp	r3, #128	@ 0x80
 800a4cc:	d0ef      	beq.n	800a4ae <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a4ce:	4b20      	ldr	r3, [pc, #128]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f1c3 0307 	rsb	r3, r3, #7
 800a4d6:	2b04      	cmp	r3, #4
 800a4d8:	d00b      	beq.n	800a4f2 <xPortStartScheduler+0x7a>
	__asm volatile
 800a4da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4de:	f383 8811 	msr	BASEPRI, r3
 800a4e2:	f3bf 8f6f 	isb	sy
 800a4e6:	f3bf 8f4f 	dsb	sy
 800a4ea:	60bb      	str	r3, [r7, #8]
}
 800a4ec:	bf00      	nop
 800a4ee:	bf00      	nop
 800a4f0:	e7fd      	b.n	800a4ee <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4f2:	4b17      	ldr	r3, [pc, #92]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	021b      	lsls	r3, r3, #8
 800a4f8:	4a15      	ldr	r2, [pc, #84]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4fa:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4fc:	4b14      	ldr	r3, [pc, #80]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a504:	4a12      	ldr	r2, [pc, #72]	@ (800a550 <xPortStartScheduler+0xd8>)
 800a506:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	b2da      	uxtb	r2, r3
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a510:	4b10      	ldr	r3, [pc, #64]	@ (800a554 <xPortStartScheduler+0xdc>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	4a0f      	ldr	r2, [pc, #60]	@ (800a554 <xPortStartScheduler+0xdc>)
 800a516:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a51a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a51c:	4b0d      	ldr	r3, [pc, #52]	@ (800a554 <xPortStartScheduler+0xdc>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	4a0c      	ldr	r2, [pc, #48]	@ (800a554 <xPortStartScheduler+0xdc>)
 800a522:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a526:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a528:	f000 f8b8 	bl	800a69c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a52c:	4b0a      	ldr	r3, [pc, #40]	@ (800a558 <xPortStartScheduler+0xe0>)
 800a52e:	2200      	movs	r2, #0
 800a530:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a532:	f7ff ff91 	bl	800a458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a536:	f7ff fddd 	bl	800a0f4 <vTaskSwitchContext>
	prvTaskExitError();
 800a53a:	f7ff ff49 	bl	800a3d0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}
 800a548:	e000e400 	.word	0xe000e400
 800a54c:	200008f4 	.word	0x200008f4
 800a550:	200008f8 	.word	0x200008f8
 800a554:	e000ed20 	.word	0xe000ed20
 800a558:	2000002c 	.word	0x2000002c

0800a55c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a55c:	b480      	push	{r7}
 800a55e:	b083      	sub	sp, #12
 800a560:	af00      	add	r7, sp, #0
	__asm volatile
 800a562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a566:	f383 8811 	msr	BASEPRI, r3
 800a56a:	f3bf 8f6f 	isb	sy
 800a56e:	f3bf 8f4f 	dsb	sy
 800a572:	607b      	str	r3, [r7, #4]
}
 800a574:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a576:	4b0f      	ldr	r3, [pc, #60]	@ (800a5b4 <vPortEnterCritical+0x58>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	3301      	adds	r3, #1
 800a57c:	4a0d      	ldr	r2, [pc, #52]	@ (800a5b4 <vPortEnterCritical+0x58>)
 800a57e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a580:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b4 <vPortEnterCritical+0x58>)
 800a582:	681b      	ldr	r3, [r3, #0]
 800a584:	2b01      	cmp	r3, #1
 800a586:	d110      	bne.n	800a5aa <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a588:	4b0b      	ldr	r3, [pc, #44]	@ (800a5b8 <vPortEnterCritical+0x5c>)
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d00b      	beq.n	800a5aa <vPortEnterCritical+0x4e>
	__asm volatile
 800a592:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a596:	f383 8811 	msr	BASEPRI, r3
 800a59a:	f3bf 8f6f 	isb	sy
 800a59e:	f3bf 8f4f 	dsb	sy
 800a5a2:	603b      	str	r3, [r7, #0]
}
 800a5a4:	bf00      	nop
 800a5a6:	bf00      	nop
 800a5a8:	e7fd      	b.n	800a5a6 <vPortEnterCritical+0x4a>
	}
}
 800a5aa:	bf00      	nop
 800a5ac:	370c      	adds	r7, #12
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bc80      	pop	{r7}
 800a5b2:	4770      	bx	lr
 800a5b4:	2000002c 	.word	0x2000002c
 800a5b8:	e000ed04 	.word	0xe000ed04

0800a5bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5c2:	4b12      	ldr	r3, [pc, #72]	@ (800a60c <vPortExitCritical+0x50>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d10b      	bne.n	800a5e2 <vPortExitCritical+0x26>
	__asm volatile
 800a5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ce:	f383 8811 	msr	BASEPRI, r3
 800a5d2:	f3bf 8f6f 	isb	sy
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	607b      	str	r3, [r7, #4]
}
 800a5dc:	bf00      	nop
 800a5de:	bf00      	nop
 800a5e0:	e7fd      	b.n	800a5de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a60c <vPortExitCritical+0x50>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	4a08      	ldr	r2, [pc, #32]	@ (800a60c <vPortExitCritical+0x50>)
 800a5ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5ec:	4b07      	ldr	r3, [pc, #28]	@ (800a60c <vPortExitCritical+0x50>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d105      	bne.n	800a600 <vPortExitCritical+0x44>
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a5fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	bc80      	pop	{r7}
 800a608:	4770      	bx	lr
 800a60a:	bf00      	nop
 800a60c:	2000002c 	.word	0x2000002c

0800a610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a610:	f3ef 8009 	mrs	r0, PSP
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	4b0d      	ldr	r3, [pc, #52]	@ (800a650 <pxCurrentTCBConst>)
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a620:	6010      	str	r0, [r2, #0]
 800a622:	e92d 4008 	stmdb	sp!, {r3, lr}
 800a626:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a62a:	f380 8811 	msr	BASEPRI, r0
 800a62e:	f7ff fd61 	bl	800a0f4 <vTaskSwitchContext>
 800a632:	f04f 0000 	mov.w	r0, #0
 800a636:	f380 8811 	msr	BASEPRI, r0
 800a63a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a63e:	6819      	ldr	r1, [r3, #0]
 800a640:	6808      	ldr	r0, [r1, #0]
 800a642:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800a646:	f380 8809 	msr	PSP, r0
 800a64a:	f3bf 8f6f 	isb	sy
 800a64e:	4770      	bx	lr

0800a650 <pxCurrentTCBConst>:
 800a650:	200007c8 	.word	0x200007c8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a654:	bf00      	nop
 800a656:	bf00      	nop

0800a658 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a658:	b580      	push	{r7, lr}
 800a65a:	b082      	sub	sp, #8
 800a65c:	af00      	add	r7, sp, #0
	__asm volatile
 800a65e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a662:	f383 8811 	msr	BASEPRI, r3
 800a666:	f3bf 8f6f 	isb	sy
 800a66a:	f3bf 8f4f 	dsb	sy
 800a66e:	607b      	str	r3, [r7, #4]
}
 800a670:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a672:	f7ff fc81 	bl	8009f78 <xTaskIncrementTick>
 800a676:	4603      	mov	r3, r0
 800a678:	2b00      	cmp	r3, #0
 800a67a:	d003      	beq.n	800a684 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a67c:	4b06      	ldr	r3, [pc, #24]	@ (800a698 <SysTick_Handler+0x40>)
 800a67e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a682:	601a      	str	r2, [r3, #0]
 800a684:	2300      	movs	r3, #0
 800a686:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	f383 8811 	msr	BASEPRI, r3
}
 800a68e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a690:	bf00      	nop
 800a692:	3708      	adds	r7, #8
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}
 800a698:	e000ed04 	.word	0xe000ed04

0800a69c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a69c:	b480      	push	{r7}
 800a69e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6a0:	4b0a      	ldr	r3, [pc, #40]	@ (800a6cc <vPortSetupTimerInterrupt+0x30>)
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6a6:	4b0a      	ldr	r3, [pc, #40]	@ (800a6d0 <vPortSetupTimerInterrupt+0x34>)
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6ac:	4b09      	ldr	r3, [pc, #36]	@ (800a6d4 <vPortSetupTimerInterrupt+0x38>)
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	4a09      	ldr	r2, [pc, #36]	@ (800a6d8 <vPortSetupTimerInterrupt+0x3c>)
 800a6b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6b6:	099b      	lsrs	r3, r3, #6
 800a6b8:	4a08      	ldr	r2, [pc, #32]	@ (800a6dc <vPortSetupTimerInterrupt+0x40>)
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6be:	4b03      	ldr	r3, [pc, #12]	@ (800a6cc <vPortSetupTimerInterrupt+0x30>)
 800a6c0:	2207      	movs	r2, #7
 800a6c2:	601a      	str	r2, [r3, #0]
}
 800a6c4:	bf00      	nop
 800a6c6:	46bd      	mov	sp, r7
 800a6c8:	bc80      	pop	{r7}
 800a6ca:	4770      	bx	lr
 800a6cc:	e000e010 	.word	0xe000e010
 800a6d0:	e000e018 	.word	0xe000e018
 800a6d4:	20000020 	.word	0x20000020
 800a6d8:	10624dd3 	.word	0x10624dd3
 800a6dc:	e000e014 	.word	0xe000e014

0800a6e0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b08a      	sub	sp, #40	@ 0x28
 800a6e4:	af00      	add	r7, sp, #0
 800a6e6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a6ec:	f7ff fb8a 	bl	8009e04 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a6f0:	4b5a      	ldr	r3, [pc, #360]	@ (800a85c <pvPortMalloc+0x17c>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d101      	bne.n	800a6fc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a6f8:	f000 f916 	bl	800a928 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a6fc:	4b58      	ldr	r3, [pc, #352]	@ (800a860 <pvPortMalloc+0x180>)
 800a6fe:	681a      	ldr	r2, [r3, #0]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	4013      	ands	r3, r2
 800a704:	2b00      	cmp	r3, #0
 800a706:	f040 8090 	bne.w	800a82a <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d01e      	beq.n	800a74e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a710:	2208      	movs	r2, #8
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	4413      	add	r3, r2
 800a716:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f003 0307 	and.w	r3, r3, #7
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d015      	beq.n	800a74e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f023 0307 	bic.w	r3, r3, #7
 800a728:	3308      	adds	r3, #8
 800a72a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	f003 0307 	and.w	r3, r3, #7
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00b      	beq.n	800a74e <pvPortMalloc+0x6e>
	__asm volatile
 800a736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a73a:	f383 8811 	msr	BASEPRI, r3
 800a73e:	f3bf 8f6f 	isb	sy
 800a742:	f3bf 8f4f 	dsb	sy
 800a746:	617b      	str	r3, [r7, #20]
}
 800a748:	bf00      	nop
 800a74a:	bf00      	nop
 800a74c:	e7fd      	b.n	800a74a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	2b00      	cmp	r3, #0
 800a752:	d06a      	beq.n	800a82a <pvPortMalloc+0x14a>
 800a754:	4b43      	ldr	r3, [pc, #268]	@ (800a864 <pvPortMalloc+0x184>)
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	687a      	ldr	r2, [r7, #4]
 800a75a:	429a      	cmp	r2, r3
 800a75c:	d865      	bhi.n	800a82a <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a75e:	4b42      	ldr	r3, [pc, #264]	@ (800a868 <pvPortMalloc+0x188>)
 800a760:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a762:	4b41      	ldr	r3, [pc, #260]	@ (800a868 <pvPortMalloc+0x188>)
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a768:	e004      	b.n	800a774 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a776:	685b      	ldr	r3, [r3, #4]
 800a778:	687a      	ldr	r2, [r7, #4]
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d903      	bls.n	800a786 <pvPortMalloc+0xa6>
 800a77e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d1f1      	bne.n	800a76a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a786:	4b35      	ldr	r3, [pc, #212]	@ (800a85c <pvPortMalloc+0x17c>)
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a78c:	429a      	cmp	r2, r3
 800a78e:	d04c      	beq.n	800a82a <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a790:	6a3b      	ldr	r3, [r7, #32]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	2208      	movs	r2, #8
 800a796:	4413      	add	r3, r2
 800a798:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a79a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a79c:	681a      	ldr	r2, [r3, #0]
 800a79e:	6a3b      	ldr	r3, [r7, #32]
 800a7a0:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a7a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7a4:	685a      	ldr	r2, [r3, #4]
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	1ad2      	subs	r2, r2, r3
 800a7aa:	2308      	movs	r3, #8
 800a7ac:	005b      	lsls	r3, r3, #1
 800a7ae:	429a      	cmp	r2, r3
 800a7b0:	d920      	bls.n	800a7f4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a7b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	4413      	add	r3, r2
 800a7b8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7ba:	69bb      	ldr	r3, [r7, #24]
 800a7bc:	f003 0307 	and.w	r3, r3, #7
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d00b      	beq.n	800a7dc <pvPortMalloc+0xfc>
	__asm volatile
 800a7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	613b      	str	r3, [r7, #16]
}
 800a7d6:	bf00      	nop
 800a7d8:	bf00      	nop
 800a7da:	e7fd      	b.n	800a7d8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a7dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7de:	685a      	ldr	r2, [r3, #4]
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	1ad2      	subs	r2, r2, r3
 800a7e4:	69bb      	ldr	r3, [r7, #24]
 800a7e6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7ea:	687a      	ldr	r2, [r7, #4]
 800a7ec:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a7ee:	69b8      	ldr	r0, [r7, #24]
 800a7f0:	f000 f8fc 	bl	800a9ec <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a7f4:	4b1b      	ldr	r3, [pc, #108]	@ (800a864 <pvPortMalloc+0x184>)
 800a7f6:	681a      	ldr	r2, [r3, #0]
 800a7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	1ad3      	subs	r3, r2, r3
 800a7fe:	4a19      	ldr	r2, [pc, #100]	@ (800a864 <pvPortMalloc+0x184>)
 800a800:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a802:	4b18      	ldr	r3, [pc, #96]	@ (800a864 <pvPortMalloc+0x184>)
 800a804:	681a      	ldr	r2, [r3, #0]
 800a806:	4b19      	ldr	r3, [pc, #100]	@ (800a86c <pvPortMalloc+0x18c>)
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	429a      	cmp	r2, r3
 800a80c:	d203      	bcs.n	800a816 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a80e:	4b15      	ldr	r3, [pc, #84]	@ (800a864 <pvPortMalloc+0x184>)
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	4a16      	ldr	r2, [pc, #88]	@ (800a86c <pvPortMalloc+0x18c>)
 800a814:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a818:	685a      	ldr	r2, [r3, #4]
 800a81a:	4b11      	ldr	r3, [pc, #68]	@ (800a860 <pvPortMalloc+0x180>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	431a      	orrs	r2, r3
 800a820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a822:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a826:	2200      	movs	r2, #0
 800a828:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a82a:	f7ff faf9 	bl	8009e20 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a82e:	69fb      	ldr	r3, [r7, #28]
 800a830:	f003 0307 	and.w	r3, r3, #7
 800a834:	2b00      	cmp	r3, #0
 800a836:	d00b      	beq.n	800a850 <pvPortMalloc+0x170>
	__asm volatile
 800a838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a83c:	f383 8811 	msr	BASEPRI, r3
 800a840:	f3bf 8f6f 	isb	sy
 800a844:	f3bf 8f4f 	dsb	sy
 800a848:	60fb      	str	r3, [r7, #12]
}
 800a84a:	bf00      	nop
 800a84c:	bf00      	nop
 800a84e:	e7fd      	b.n	800a84c <pvPortMalloc+0x16c>
	return pvReturn;
 800a850:	69fb      	ldr	r3, [r7, #28]
}
 800a852:	4618      	mov	r0, r3
 800a854:	3728      	adds	r7, #40	@ 0x28
 800a856:	46bd      	mov	sp, r7
 800a858:	bd80      	pop	{r7, pc}
 800a85a:	bf00      	nop
 800a85c:	20001504 	.word	0x20001504
 800a860:	20001510 	.word	0x20001510
 800a864:	20001508 	.word	0x20001508
 800a868:	200014fc 	.word	0x200014fc
 800a86c:	2000150c 	.word	0x2000150c

0800a870 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
 800a876:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d04a      	beq.n	800a918 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a882:	2308      	movs	r3, #8
 800a884:	425b      	negs	r3, r3
 800a886:	697a      	ldr	r2, [r7, #20]
 800a888:	4413      	add	r3, r2
 800a88a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a890:	693b      	ldr	r3, [r7, #16]
 800a892:	685a      	ldr	r2, [r3, #4]
 800a894:	4b22      	ldr	r3, [pc, #136]	@ (800a920 <vPortFree+0xb0>)
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	4013      	ands	r3, r2
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	d10b      	bne.n	800a8b6 <vPortFree+0x46>
	__asm volatile
 800a89e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a2:	f383 8811 	msr	BASEPRI, r3
 800a8a6:	f3bf 8f6f 	isb	sy
 800a8aa:	f3bf 8f4f 	dsb	sy
 800a8ae:	60fb      	str	r3, [r7, #12]
}
 800a8b0:	bf00      	nop
 800a8b2:	bf00      	nop
 800a8b4:	e7fd      	b.n	800a8b2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a8b6:	693b      	ldr	r3, [r7, #16]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	d00b      	beq.n	800a8d6 <vPortFree+0x66>
	__asm volatile
 800a8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c2:	f383 8811 	msr	BASEPRI, r3
 800a8c6:	f3bf 8f6f 	isb	sy
 800a8ca:	f3bf 8f4f 	dsb	sy
 800a8ce:	60bb      	str	r3, [r7, #8]
}
 800a8d0:	bf00      	nop
 800a8d2:	bf00      	nop
 800a8d4:	e7fd      	b.n	800a8d2 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	685a      	ldr	r2, [r3, #4]
 800a8da:	4b11      	ldr	r3, [pc, #68]	@ (800a920 <vPortFree+0xb0>)
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	4013      	ands	r3, r2
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d019      	beq.n	800a918 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d115      	bne.n	800a918 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a8ec:	693b      	ldr	r3, [r7, #16]
 800a8ee:	685a      	ldr	r2, [r3, #4]
 800a8f0:	4b0b      	ldr	r3, [pc, #44]	@ (800a920 <vPortFree+0xb0>)
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	43db      	mvns	r3, r3
 800a8f6:	401a      	ands	r2, r3
 800a8f8:	693b      	ldr	r3, [r7, #16]
 800a8fa:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a8fc:	f7ff fa82 	bl	8009e04 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	685a      	ldr	r2, [r3, #4]
 800a904:	4b07      	ldr	r3, [pc, #28]	@ (800a924 <vPortFree+0xb4>)
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	4413      	add	r3, r2
 800a90a:	4a06      	ldr	r2, [pc, #24]	@ (800a924 <vPortFree+0xb4>)
 800a90c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a90e:	6938      	ldr	r0, [r7, #16]
 800a910:	f000 f86c 	bl	800a9ec <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a914:	f7ff fa84 	bl	8009e20 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a918:	bf00      	nop
 800a91a:	3718      	adds	r7, #24
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	20001510 	.word	0x20001510
 800a924:	20001508 	.word	0x20001508

0800a928 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a928:	b480      	push	{r7}
 800a92a:	b085      	sub	sp, #20
 800a92c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a92e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800a932:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a934:	4b27      	ldr	r3, [pc, #156]	@ (800a9d4 <prvHeapInit+0xac>)
 800a936:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	f003 0307 	and.w	r3, r3, #7
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d00c      	beq.n	800a95c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	3307      	adds	r3, #7
 800a946:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	f023 0307 	bic.w	r3, r3, #7
 800a94e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a950:	68ba      	ldr	r2, [r7, #8]
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	1ad3      	subs	r3, r2, r3
 800a956:	4a1f      	ldr	r2, [pc, #124]	@ (800a9d4 <prvHeapInit+0xac>)
 800a958:	4413      	add	r3, r2
 800a95a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a960:	4a1d      	ldr	r2, [pc, #116]	@ (800a9d8 <prvHeapInit+0xb0>)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a966:	4b1c      	ldr	r3, [pc, #112]	@ (800a9d8 <prvHeapInit+0xb0>)
 800a968:	2200      	movs	r2, #0
 800a96a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	4413      	add	r3, r2
 800a972:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a974:	2208      	movs	r2, #8
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	1a9b      	subs	r3, r3, r2
 800a97a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	f023 0307 	bic.w	r3, r3, #7
 800a982:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	4a15      	ldr	r2, [pc, #84]	@ (800a9dc <prvHeapInit+0xb4>)
 800a988:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a98a:	4b14      	ldr	r3, [pc, #80]	@ (800a9dc <prvHeapInit+0xb4>)
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	2200      	movs	r2, #0
 800a990:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a992:	4b12      	ldr	r3, [pc, #72]	@ (800a9dc <prvHeapInit+0xb4>)
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	2200      	movs	r2, #0
 800a998:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a99e:	683b      	ldr	r3, [r7, #0]
 800a9a0:	68fa      	ldr	r2, [r7, #12]
 800a9a2:	1ad2      	subs	r2, r2, r3
 800a9a4:	683b      	ldr	r3, [r7, #0]
 800a9a6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a9a8:	4b0c      	ldr	r3, [pc, #48]	@ (800a9dc <prvHeapInit+0xb4>)
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	685b      	ldr	r3, [r3, #4]
 800a9b4:	4a0a      	ldr	r2, [pc, #40]	@ (800a9e0 <prvHeapInit+0xb8>)
 800a9b6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a9b8:	683b      	ldr	r3, [r7, #0]
 800a9ba:	685b      	ldr	r3, [r3, #4]
 800a9bc:	4a09      	ldr	r2, [pc, #36]	@ (800a9e4 <prvHeapInit+0xbc>)
 800a9be:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a9c0:	4b09      	ldr	r3, [pc, #36]	@ (800a9e8 <prvHeapInit+0xc0>)
 800a9c2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a9c6:	601a      	str	r2, [r3, #0]
}
 800a9c8:	bf00      	nop
 800a9ca:	3714      	adds	r7, #20
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	bc80      	pop	{r7}
 800a9d0:	4770      	bx	lr
 800a9d2:	bf00      	nop
 800a9d4:	200008fc 	.word	0x200008fc
 800a9d8:	200014fc 	.word	0x200014fc
 800a9dc:	20001504 	.word	0x20001504
 800a9e0:	2000150c 	.word	0x2000150c
 800a9e4:	20001508 	.word	0x20001508
 800a9e8:	20001510 	.word	0x20001510

0800a9ec <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a9ec:	b480      	push	{r7}
 800a9ee:	b085      	sub	sp, #20
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a9f4:	4b27      	ldr	r3, [pc, #156]	@ (800aa94 <prvInsertBlockIntoFreeList+0xa8>)
 800a9f6:	60fb      	str	r3, [r7, #12]
 800a9f8:	e002      	b.n	800aa00 <prvInsertBlockIntoFreeList+0x14>
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	60fb      	str	r3, [r7, #12]
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	687a      	ldr	r2, [r7, #4]
 800aa06:	429a      	cmp	r2, r3
 800aa08:	d8f7      	bhi.n	800a9fa <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	68ba      	ldr	r2, [r7, #8]
 800aa14:	4413      	add	r3, r2
 800aa16:	687a      	ldr	r2, [r7, #4]
 800aa18:	429a      	cmp	r2, r3
 800aa1a:	d108      	bne.n	800aa2e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	685a      	ldr	r2, [r3, #4]
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	685b      	ldr	r3, [r3, #4]
 800aa24:	441a      	add	r2, r3
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	68ba      	ldr	r2, [r7, #8]
 800aa38:	441a      	add	r2, r3
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	429a      	cmp	r2, r3
 800aa40:	d118      	bne.n	800aa74 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681a      	ldr	r2, [r3, #0]
 800aa46:	4b14      	ldr	r3, [pc, #80]	@ (800aa98 <prvInsertBlockIntoFreeList+0xac>)
 800aa48:	681b      	ldr	r3, [r3, #0]
 800aa4a:	429a      	cmp	r2, r3
 800aa4c:	d00d      	beq.n	800aa6a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	685a      	ldr	r2, [r3, #4]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	441a      	add	r2, r3
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	681a      	ldr	r2, [r3, #0]
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	601a      	str	r2, [r3, #0]
 800aa68:	e008      	b.n	800aa7c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aa6a:	4b0b      	ldr	r3, [pc, #44]	@ (800aa98 <prvInsertBlockIntoFreeList+0xac>)
 800aa6c:	681a      	ldr	r2, [r3, #0]
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	601a      	str	r2, [r3, #0]
 800aa72:	e003      	b.n	800aa7c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681a      	ldr	r2, [r3, #0]
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800aa7c:	68fa      	ldr	r2, [r7, #12]
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d002      	beq.n	800aa8a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa8a:	bf00      	nop
 800aa8c:	3714      	adds	r7, #20
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	bc80      	pop	{r7}
 800aa92:	4770      	bx	lr
 800aa94:	200014fc 	.word	0x200014fc
 800aa98:	20001504 	.word	0x20001504

0800aa9c <__cvt>:
 800aa9c:	2b00      	cmp	r3, #0
 800aa9e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aaa2:	461d      	mov	r5, r3
 800aaa4:	bfbb      	ittet	lt
 800aaa6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800aaaa:	461d      	movlt	r5, r3
 800aaac:	2300      	movge	r3, #0
 800aaae:	232d      	movlt	r3, #45	@ 0x2d
 800aab0:	b088      	sub	sp, #32
 800aab2:	4614      	mov	r4, r2
 800aab4:	bfb8      	it	lt
 800aab6:	4614      	movlt	r4, r2
 800aab8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800aaba:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800aabc:	7013      	strb	r3, [r2, #0]
 800aabe:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800aac0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800aac4:	f023 0820 	bic.w	r8, r3, #32
 800aac8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800aacc:	d005      	beq.n	800aada <__cvt+0x3e>
 800aace:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800aad2:	d100      	bne.n	800aad6 <__cvt+0x3a>
 800aad4:	3601      	adds	r6, #1
 800aad6:	2302      	movs	r3, #2
 800aad8:	e000      	b.n	800aadc <__cvt+0x40>
 800aada:	2303      	movs	r3, #3
 800aadc:	aa07      	add	r2, sp, #28
 800aade:	9204      	str	r2, [sp, #16]
 800aae0:	aa06      	add	r2, sp, #24
 800aae2:	e9cd a202 	strd	sl, r2, [sp, #8]
 800aae6:	e9cd 3600 	strd	r3, r6, [sp]
 800aaea:	4622      	mov	r2, r4
 800aaec:	462b      	mov	r3, r5
 800aaee:	f000 ff07 	bl	800b900 <_dtoa_r>
 800aaf2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800aaf6:	4607      	mov	r7, r0
 800aaf8:	d119      	bne.n	800ab2e <__cvt+0x92>
 800aafa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800aafc:	07db      	lsls	r3, r3, #31
 800aafe:	d50e      	bpl.n	800ab1e <__cvt+0x82>
 800ab00:	eb00 0906 	add.w	r9, r0, r6
 800ab04:	2200      	movs	r2, #0
 800ab06:	2300      	movs	r3, #0
 800ab08:	4620      	mov	r0, r4
 800ab0a:	4629      	mov	r1, r5
 800ab0c:	f7f5 ffbc 	bl	8000a88 <__aeabi_dcmpeq>
 800ab10:	b108      	cbz	r0, 800ab16 <__cvt+0x7a>
 800ab12:	f8cd 901c 	str.w	r9, [sp, #28]
 800ab16:	2230      	movs	r2, #48	@ 0x30
 800ab18:	9b07      	ldr	r3, [sp, #28]
 800ab1a:	454b      	cmp	r3, r9
 800ab1c:	d31e      	bcc.n	800ab5c <__cvt+0xc0>
 800ab1e:	4638      	mov	r0, r7
 800ab20:	9b07      	ldr	r3, [sp, #28]
 800ab22:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ab24:	1bdb      	subs	r3, r3, r7
 800ab26:	6013      	str	r3, [r2, #0]
 800ab28:	b008      	add	sp, #32
 800ab2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab2e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ab32:	eb00 0906 	add.w	r9, r0, r6
 800ab36:	d1e5      	bne.n	800ab04 <__cvt+0x68>
 800ab38:	7803      	ldrb	r3, [r0, #0]
 800ab3a:	2b30      	cmp	r3, #48	@ 0x30
 800ab3c:	d10a      	bne.n	800ab54 <__cvt+0xb8>
 800ab3e:	2200      	movs	r2, #0
 800ab40:	2300      	movs	r3, #0
 800ab42:	4620      	mov	r0, r4
 800ab44:	4629      	mov	r1, r5
 800ab46:	f7f5 ff9f 	bl	8000a88 <__aeabi_dcmpeq>
 800ab4a:	b918      	cbnz	r0, 800ab54 <__cvt+0xb8>
 800ab4c:	f1c6 0601 	rsb	r6, r6, #1
 800ab50:	f8ca 6000 	str.w	r6, [sl]
 800ab54:	f8da 3000 	ldr.w	r3, [sl]
 800ab58:	4499      	add	r9, r3
 800ab5a:	e7d3      	b.n	800ab04 <__cvt+0x68>
 800ab5c:	1c59      	adds	r1, r3, #1
 800ab5e:	9107      	str	r1, [sp, #28]
 800ab60:	701a      	strb	r2, [r3, #0]
 800ab62:	e7d9      	b.n	800ab18 <__cvt+0x7c>

0800ab64 <__exponent>:
 800ab64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab66:	2900      	cmp	r1, #0
 800ab68:	bfb6      	itet	lt
 800ab6a:	232d      	movlt	r3, #45	@ 0x2d
 800ab6c:	232b      	movge	r3, #43	@ 0x2b
 800ab6e:	4249      	neglt	r1, r1
 800ab70:	2909      	cmp	r1, #9
 800ab72:	7002      	strb	r2, [r0, #0]
 800ab74:	7043      	strb	r3, [r0, #1]
 800ab76:	dd29      	ble.n	800abcc <__exponent+0x68>
 800ab78:	f10d 0307 	add.w	r3, sp, #7
 800ab7c:	461d      	mov	r5, r3
 800ab7e:	270a      	movs	r7, #10
 800ab80:	fbb1 f6f7 	udiv	r6, r1, r7
 800ab84:	461a      	mov	r2, r3
 800ab86:	fb07 1416 	mls	r4, r7, r6, r1
 800ab8a:	3430      	adds	r4, #48	@ 0x30
 800ab8c:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ab90:	460c      	mov	r4, r1
 800ab92:	2c63      	cmp	r4, #99	@ 0x63
 800ab94:	4631      	mov	r1, r6
 800ab96:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab9a:	dcf1      	bgt.n	800ab80 <__exponent+0x1c>
 800ab9c:	3130      	adds	r1, #48	@ 0x30
 800ab9e:	1e94      	subs	r4, r2, #2
 800aba0:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aba4:	4623      	mov	r3, r4
 800aba6:	1c41      	adds	r1, r0, #1
 800aba8:	42ab      	cmp	r3, r5
 800abaa:	d30a      	bcc.n	800abc2 <__exponent+0x5e>
 800abac:	f10d 0309 	add.w	r3, sp, #9
 800abb0:	1a9b      	subs	r3, r3, r2
 800abb2:	42ac      	cmp	r4, r5
 800abb4:	bf88      	it	hi
 800abb6:	2300      	movhi	r3, #0
 800abb8:	3302      	adds	r3, #2
 800abba:	4403      	add	r3, r0
 800abbc:	1a18      	subs	r0, r3, r0
 800abbe:	b003      	add	sp, #12
 800abc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abc2:	f813 6b01 	ldrb.w	r6, [r3], #1
 800abc6:	f801 6f01 	strb.w	r6, [r1, #1]!
 800abca:	e7ed      	b.n	800aba8 <__exponent+0x44>
 800abcc:	2330      	movs	r3, #48	@ 0x30
 800abce:	3130      	adds	r1, #48	@ 0x30
 800abd0:	7083      	strb	r3, [r0, #2]
 800abd2:	70c1      	strb	r1, [r0, #3]
 800abd4:	1d03      	adds	r3, r0, #4
 800abd6:	e7f1      	b.n	800abbc <__exponent+0x58>

0800abd8 <_printf_float>:
 800abd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abdc:	b091      	sub	sp, #68	@ 0x44
 800abde:	460c      	mov	r4, r1
 800abe0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800abe4:	4616      	mov	r6, r2
 800abe6:	461f      	mov	r7, r3
 800abe8:	4605      	mov	r5, r0
 800abea:	f000 fd15 	bl	800b618 <_localeconv_r>
 800abee:	6803      	ldr	r3, [r0, #0]
 800abf0:	4618      	mov	r0, r3
 800abf2:	9308      	str	r3, [sp, #32]
 800abf4:	f7f5 fb1c 	bl	8000230 <strlen>
 800abf8:	2300      	movs	r3, #0
 800abfa:	930e      	str	r3, [sp, #56]	@ 0x38
 800abfc:	f8d8 3000 	ldr.w	r3, [r8]
 800ac00:	9009      	str	r0, [sp, #36]	@ 0x24
 800ac02:	3307      	adds	r3, #7
 800ac04:	f023 0307 	bic.w	r3, r3, #7
 800ac08:	f103 0208 	add.w	r2, r3, #8
 800ac0c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ac10:	f8d4 b000 	ldr.w	fp, [r4]
 800ac14:	f8c8 2000 	str.w	r2, [r8]
 800ac18:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac1c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ac20:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac22:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ac26:	f04f 32ff 	mov.w	r2, #4294967295
 800ac2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac2e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ac32:	4b9c      	ldr	r3, [pc, #624]	@ (800aea4 <_printf_float+0x2cc>)
 800ac34:	f7f5 ff5a 	bl	8000aec <__aeabi_dcmpun>
 800ac38:	bb70      	cbnz	r0, 800ac98 <_printf_float+0xc0>
 800ac3a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ac3e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac42:	4b98      	ldr	r3, [pc, #608]	@ (800aea4 <_printf_float+0x2cc>)
 800ac44:	f7f5 ff34 	bl	8000ab0 <__aeabi_dcmple>
 800ac48:	bb30      	cbnz	r0, 800ac98 <_printf_float+0xc0>
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2300      	movs	r3, #0
 800ac4e:	4640      	mov	r0, r8
 800ac50:	4649      	mov	r1, r9
 800ac52:	f7f5 ff23 	bl	8000a9c <__aeabi_dcmplt>
 800ac56:	b110      	cbz	r0, 800ac5e <_printf_float+0x86>
 800ac58:	232d      	movs	r3, #45	@ 0x2d
 800ac5a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ac5e:	4a92      	ldr	r2, [pc, #584]	@ (800aea8 <_printf_float+0x2d0>)
 800ac60:	4b92      	ldr	r3, [pc, #584]	@ (800aeac <_printf_float+0x2d4>)
 800ac62:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ac66:	bf94      	ite	ls
 800ac68:	4690      	movls	r8, r2
 800ac6a:	4698      	movhi	r8, r3
 800ac6c:	2303      	movs	r3, #3
 800ac6e:	f04f 0900 	mov.w	r9, #0
 800ac72:	6123      	str	r3, [r4, #16]
 800ac74:	f02b 0304 	bic.w	r3, fp, #4
 800ac78:	6023      	str	r3, [r4, #0]
 800ac7a:	4633      	mov	r3, r6
 800ac7c:	4621      	mov	r1, r4
 800ac7e:	4628      	mov	r0, r5
 800ac80:	9700      	str	r7, [sp, #0]
 800ac82:	aa0f      	add	r2, sp, #60	@ 0x3c
 800ac84:	f000 f9d4 	bl	800b030 <_printf_common>
 800ac88:	3001      	adds	r0, #1
 800ac8a:	f040 8090 	bne.w	800adae <_printf_float+0x1d6>
 800ac8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ac92:	b011      	add	sp, #68	@ 0x44
 800ac94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac98:	4642      	mov	r2, r8
 800ac9a:	464b      	mov	r3, r9
 800ac9c:	4640      	mov	r0, r8
 800ac9e:	4649      	mov	r1, r9
 800aca0:	f7f5 ff24 	bl	8000aec <__aeabi_dcmpun>
 800aca4:	b148      	cbz	r0, 800acba <_printf_float+0xe2>
 800aca6:	464b      	mov	r3, r9
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	bfb8      	it	lt
 800acac:	232d      	movlt	r3, #45	@ 0x2d
 800acae:	4a80      	ldr	r2, [pc, #512]	@ (800aeb0 <_printf_float+0x2d8>)
 800acb0:	bfb8      	it	lt
 800acb2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800acb6:	4b7f      	ldr	r3, [pc, #508]	@ (800aeb4 <_printf_float+0x2dc>)
 800acb8:	e7d3      	b.n	800ac62 <_printf_float+0x8a>
 800acba:	6863      	ldr	r3, [r4, #4]
 800acbc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800acc0:	1c5a      	adds	r2, r3, #1
 800acc2:	d13f      	bne.n	800ad44 <_printf_float+0x16c>
 800acc4:	2306      	movs	r3, #6
 800acc6:	6063      	str	r3, [r4, #4]
 800acc8:	2200      	movs	r2, #0
 800acca:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800acce:	6023      	str	r3, [r4, #0]
 800acd0:	9206      	str	r2, [sp, #24]
 800acd2:	aa0e      	add	r2, sp, #56	@ 0x38
 800acd4:	e9cd a204 	strd	sl, r2, [sp, #16]
 800acd8:	aa0d      	add	r2, sp, #52	@ 0x34
 800acda:	9203      	str	r2, [sp, #12]
 800acdc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800ace0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ace4:	6863      	ldr	r3, [r4, #4]
 800ace6:	4642      	mov	r2, r8
 800ace8:	9300      	str	r3, [sp, #0]
 800acea:	4628      	mov	r0, r5
 800acec:	464b      	mov	r3, r9
 800acee:	910a      	str	r1, [sp, #40]	@ 0x28
 800acf0:	f7ff fed4 	bl	800aa9c <__cvt>
 800acf4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800acf6:	4680      	mov	r8, r0
 800acf8:	2947      	cmp	r1, #71	@ 0x47
 800acfa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800acfc:	d128      	bne.n	800ad50 <_printf_float+0x178>
 800acfe:	1cc8      	adds	r0, r1, #3
 800ad00:	db02      	blt.n	800ad08 <_printf_float+0x130>
 800ad02:	6863      	ldr	r3, [r4, #4]
 800ad04:	4299      	cmp	r1, r3
 800ad06:	dd40      	ble.n	800ad8a <_printf_float+0x1b2>
 800ad08:	f1aa 0a02 	sub.w	sl, sl, #2
 800ad0c:	fa5f fa8a 	uxtb.w	sl, sl
 800ad10:	4652      	mov	r2, sl
 800ad12:	3901      	subs	r1, #1
 800ad14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ad18:	910d      	str	r1, [sp, #52]	@ 0x34
 800ad1a:	f7ff ff23 	bl	800ab64 <__exponent>
 800ad1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ad20:	4681      	mov	r9, r0
 800ad22:	1813      	adds	r3, r2, r0
 800ad24:	2a01      	cmp	r2, #1
 800ad26:	6123      	str	r3, [r4, #16]
 800ad28:	dc02      	bgt.n	800ad30 <_printf_float+0x158>
 800ad2a:	6822      	ldr	r2, [r4, #0]
 800ad2c:	07d2      	lsls	r2, r2, #31
 800ad2e:	d501      	bpl.n	800ad34 <_printf_float+0x15c>
 800ad30:	3301      	adds	r3, #1
 800ad32:	6123      	str	r3, [r4, #16]
 800ad34:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d09e      	beq.n	800ac7a <_printf_float+0xa2>
 800ad3c:	232d      	movs	r3, #45	@ 0x2d
 800ad3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad42:	e79a      	b.n	800ac7a <_printf_float+0xa2>
 800ad44:	2947      	cmp	r1, #71	@ 0x47
 800ad46:	d1bf      	bne.n	800acc8 <_printf_float+0xf0>
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d1bd      	bne.n	800acc8 <_printf_float+0xf0>
 800ad4c:	2301      	movs	r3, #1
 800ad4e:	e7ba      	b.n	800acc6 <_printf_float+0xee>
 800ad50:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ad54:	d9dc      	bls.n	800ad10 <_printf_float+0x138>
 800ad56:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ad5a:	d118      	bne.n	800ad8e <_printf_float+0x1b6>
 800ad5c:	2900      	cmp	r1, #0
 800ad5e:	6863      	ldr	r3, [r4, #4]
 800ad60:	dd0b      	ble.n	800ad7a <_printf_float+0x1a2>
 800ad62:	6121      	str	r1, [r4, #16]
 800ad64:	b913      	cbnz	r3, 800ad6c <_printf_float+0x194>
 800ad66:	6822      	ldr	r2, [r4, #0]
 800ad68:	07d0      	lsls	r0, r2, #31
 800ad6a:	d502      	bpl.n	800ad72 <_printf_float+0x19a>
 800ad6c:	3301      	adds	r3, #1
 800ad6e:	440b      	add	r3, r1
 800ad70:	6123      	str	r3, [r4, #16]
 800ad72:	f04f 0900 	mov.w	r9, #0
 800ad76:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ad78:	e7dc      	b.n	800ad34 <_printf_float+0x15c>
 800ad7a:	b913      	cbnz	r3, 800ad82 <_printf_float+0x1aa>
 800ad7c:	6822      	ldr	r2, [r4, #0]
 800ad7e:	07d2      	lsls	r2, r2, #31
 800ad80:	d501      	bpl.n	800ad86 <_printf_float+0x1ae>
 800ad82:	3302      	adds	r3, #2
 800ad84:	e7f4      	b.n	800ad70 <_printf_float+0x198>
 800ad86:	2301      	movs	r3, #1
 800ad88:	e7f2      	b.n	800ad70 <_printf_float+0x198>
 800ad8a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ad8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ad90:	4299      	cmp	r1, r3
 800ad92:	db05      	blt.n	800ada0 <_printf_float+0x1c8>
 800ad94:	6823      	ldr	r3, [r4, #0]
 800ad96:	6121      	str	r1, [r4, #16]
 800ad98:	07d8      	lsls	r0, r3, #31
 800ad9a:	d5ea      	bpl.n	800ad72 <_printf_float+0x19a>
 800ad9c:	1c4b      	adds	r3, r1, #1
 800ad9e:	e7e7      	b.n	800ad70 <_printf_float+0x198>
 800ada0:	2900      	cmp	r1, #0
 800ada2:	bfcc      	ite	gt
 800ada4:	2201      	movgt	r2, #1
 800ada6:	f1c1 0202 	rsble	r2, r1, #2
 800adaa:	4413      	add	r3, r2
 800adac:	e7e0      	b.n	800ad70 <_printf_float+0x198>
 800adae:	6823      	ldr	r3, [r4, #0]
 800adb0:	055a      	lsls	r2, r3, #21
 800adb2:	d407      	bmi.n	800adc4 <_printf_float+0x1ec>
 800adb4:	6923      	ldr	r3, [r4, #16]
 800adb6:	4642      	mov	r2, r8
 800adb8:	4631      	mov	r1, r6
 800adba:	4628      	mov	r0, r5
 800adbc:	47b8      	blx	r7
 800adbe:	3001      	adds	r0, #1
 800adc0:	d12b      	bne.n	800ae1a <_printf_float+0x242>
 800adc2:	e764      	b.n	800ac8e <_printf_float+0xb6>
 800adc4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800adc8:	f240 80dc 	bls.w	800af84 <_printf_float+0x3ac>
 800adcc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800add0:	2200      	movs	r2, #0
 800add2:	2300      	movs	r3, #0
 800add4:	f7f5 fe58 	bl	8000a88 <__aeabi_dcmpeq>
 800add8:	2800      	cmp	r0, #0
 800adda:	d033      	beq.n	800ae44 <_printf_float+0x26c>
 800addc:	2301      	movs	r3, #1
 800adde:	4631      	mov	r1, r6
 800ade0:	4628      	mov	r0, r5
 800ade2:	4a35      	ldr	r2, [pc, #212]	@ (800aeb8 <_printf_float+0x2e0>)
 800ade4:	47b8      	blx	r7
 800ade6:	3001      	adds	r0, #1
 800ade8:	f43f af51 	beq.w	800ac8e <_printf_float+0xb6>
 800adec:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800adf0:	4543      	cmp	r3, r8
 800adf2:	db02      	blt.n	800adfa <_printf_float+0x222>
 800adf4:	6823      	ldr	r3, [r4, #0]
 800adf6:	07d8      	lsls	r0, r3, #31
 800adf8:	d50f      	bpl.n	800ae1a <_printf_float+0x242>
 800adfa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800adfe:	4631      	mov	r1, r6
 800ae00:	4628      	mov	r0, r5
 800ae02:	47b8      	blx	r7
 800ae04:	3001      	adds	r0, #1
 800ae06:	f43f af42 	beq.w	800ac8e <_printf_float+0xb6>
 800ae0a:	f04f 0900 	mov.w	r9, #0
 800ae0e:	f108 38ff 	add.w	r8, r8, #4294967295
 800ae12:	f104 0a1a 	add.w	sl, r4, #26
 800ae16:	45c8      	cmp	r8, r9
 800ae18:	dc09      	bgt.n	800ae2e <_printf_float+0x256>
 800ae1a:	6823      	ldr	r3, [r4, #0]
 800ae1c:	079b      	lsls	r3, r3, #30
 800ae1e:	f100 8102 	bmi.w	800b026 <_printf_float+0x44e>
 800ae22:	68e0      	ldr	r0, [r4, #12]
 800ae24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ae26:	4298      	cmp	r0, r3
 800ae28:	bfb8      	it	lt
 800ae2a:	4618      	movlt	r0, r3
 800ae2c:	e731      	b.n	800ac92 <_printf_float+0xba>
 800ae2e:	2301      	movs	r3, #1
 800ae30:	4652      	mov	r2, sl
 800ae32:	4631      	mov	r1, r6
 800ae34:	4628      	mov	r0, r5
 800ae36:	47b8      	blx	r7
 800ae38:	3001      	adds	r0, #1
 800ae3a:	f43f af28 	beq.w	800ac8e <_printf_float+0xb6>
 800ae3e:	f109 0901 	add.w	r9, r9, #1
 800ae42:	e7e8      	b.n	800ae16 <_printf_float+0x23e>
 800ae44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	dc38      	bgt.n	800aebc <_printf_float+0x2e4>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	4631      	mov	r1, r6
 800ae4e:	4628      	mov	r0, r5
 800ae50:	4a19      	ldr	r2, [pc, #100]	@ (800aeb8 <_printf_float+0x2e0>)
 800ae52:	47b8      	blx	r7
 800ae54:	3001      	adds	r0, #1
 800ae56:	f43f af1a 	beq.w	800ac8e <_printf_float+0xb6>
 800ae5a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800ae5e:	ea59 0303 	orrs.w	r3, r9, r3
 800ae62:	d102      	bne.n	800ae6a <_printf_float+0x292>
 800ae64:	6823      	ldr	r3, [r4, #0]
 800ae66:	07d9      	lsls	r1, r3, #31
 800ae68:	d5d7      	bpl.n	800ae1a <_printf_float+0x242>
 800ae6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ae6e:	4631      	mov	r1, r6
 800ae70:	4628      	mov	r0, r5
 800ae72:	47b8      	blx	r7
 800ae74:	3001      	adds	r0, #1
 800ae76:	f43f af0a 	beq.w	800ac8e <_printf_float+0xb6>
 800ae7a:	f04f 0a00 	mov.w	sl, #0
 800ae7e:	f104 0b1a 	add.w	fp, r4, #26
 800ae82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae84:	425b      	negs	r3, r3
 800ae86:	4553      	cmp	r3, sl
 800ae88:	dc01      	bgt.n	800ae8e <_printf_float+0x2b6>
 800ae8a:	464b      	mov	r3, r9
 800ae8c:	e793      	b.n	800adb6 <_printf_float+0x1de>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	465a      	mov	r2, fp
 800ae92:	4631      	mov	r1, r6
 800ae94:	4628      	mov	r0, r5
 800ae96:	47b8      	blx	r7
 800ae98:	3001      	adds	r0, #1
 800ae9a:	f43f aef8 	beq.w	800ac8e <_printf_float+0xb6>
 800ae9e:	f10a 0a01 	add.w	sl, sl, #1
 800aea2:	e7ee      	b.n	800ae82 <_printf_float+0x2aa>
 800aea4:	7fefffff 	.word	0x7fefffff
 800aea8:	0800e2ce 	.word	0x0800e2ce
 800aeac:	0800e2d2 	.word	0x0800e2d2
 800aeb0:	0800e2d6 	.word	0x0800e2d6
 800aeb4:	0800e2da 	.word	0x0800e2da
 800aeb8:	0800e2de 	.word	0x0800e2de
 800aebc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aebe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800aec2:	4553      	cmp	r3, sl
 800aec4:	bfa8      	it	ge
 800aec6:	4653      	movge	r3, sl
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	4699      	mov	r9, r3
 800aecc:	dc36      	bgt.n	800af3c <_printf_float+0x364>
 800aece:	f04f 0b00 	mov.w	fp, #0
 800aed2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800aed6:	f104 021a 	add.w	r2, r4, #26
 800aeda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800aedc:	930a      	str	r3, [sp, #40]	@ 0x28
 800aede:	eba3 0309 	sub.w	r3, r3, r9
 800aee2:	455b      	cmp	r3, fp
 800aee4:	dc31      	bgt.n	800af4a <_printf_float+0x372>
 800aee6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aee8:	459a      	cmp	sl, r3
 800aeea:	dc3a      	bgt.n	800af62 <_printf_float+0x38a>
 800aeec:	6823      	ldr	r3, [r4, #0]
 800aeee:	07da      	lsls	r2, r3, #31
 800aef0:	d437      	bmi.n	800af62 <_printf_float+0x38a>
 800aef2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aef4:	ebaa 0903 	sub.w	r9, sl, r3
 800aef8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aefa:	ebaa 0303 	sub.w	r3, sl, r3
 800aefe:	4599      	cmp	r9, r3
 800af00:	bfa8      	it	ge
 800af02:	4699      	movge	r9, r3
 800af04:	f1b9 0f00 	cmp.w	r9, #0
 800af08:	dc33      	bgt.n	800af72 <_printf_float+0x39a>
 800af0a:	f04f 0800 	mov.w	r8, #0
 800af0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800af12:	f104 0b1a 	add.w	fp, r4, #26
 800af16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af18:	ebaa 0303 	sub.w	r3, sl, r3
 800af1c:	eba3 0309 	sub.w	r3, r3, r9
 800af20:	4543      	cmp	r3, r8
 800af22:	f77f af7a 	ble.w	800ae1a <_printf_float+0x242>
 800af26:	2301      	movs	r3, #1
 800af28:	465a      	mov	r2, fp
 800af2a:	4631      	mov	r1, r6
 800af2c:	4628      	mov	r0, r5
 800af2e:	47b8      	blx	r7
 800af30:	3001      	adds	r0, #1
 800af32:	f43f aeac 	beq.w	800ac8e <_printf_float+0xb6>
 800af36:	f108 0801 	add.w	r8, r8, #1
 800af3a:	e7ec      	b.n	800af16 <_printf_float+0x33e>
 800af3c:	4642      	mov	r2, r8
 800af3e:	4631      	mov	r1, r6
 800af40:	4628      	mov	r0, r5
 800af42:	47b8      	blx	r7
 800af44:	3001      	adds	r0, #1
 800af46:	d1c2      	bne.n	800aece <_printf_float+0x2f6>
 800af48:	e6a1      	b.n	800ac8e <_printf_float+0xb6>
 800af4a:	2301      	movs	r3, #1
 800af4c:	4631      	mov	r1, r6
 800af4e:	4628      	mov	r0, r5
 800af50:	920a      	str	r2, [sp, #40]	@ 0x28
 800af52:	47b8      	blx	r7
 800af54:	3001      	adds	r0, #1
 800af56:	f43f ae9a 	beq.w	800ac8e <_printf_float+0xb6>
 800af5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af5c:	f10b 0b01 	add.w	fp, fp, #1
 800af60:	e7bb      	b.n	800aeda <_printf_float+0x302>
 800af62:	4631      	mov	r1, r6
 800af64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800af68:	4628      	mov	r0, r5
 800af6a:	47b8      	blx	r7
 800af6c:	3001      	adds	r0, #1
 800af6e:	d1c0      	bne.n	800aef2 <_printf_float+0x31a>
 800af70:	e68d      	b.n	800ac8e <_printf_float+0xb6>
 800af72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800af74:	464b      	mov	r3, r9
 800af76:	4631      	mov	r1, r6
 800af78:	4628      	mov	r0, r5
 800af7a:	4442      	add	r2, r8
 800af7c:	47b8      	blx	r7
 800af7e:	3001      	adds	r0, #1
 800af80:	d1c3      	bne.n	800af0a <_printf_float+0x332>
 800af82:	e684      	b.n	800ac8e <_printf_float+0xb6>
 800af84:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800af88:	f1ba 0f01 	cmp.w	sl, #1
 800af8c:	dc01      	bgt.n	800af92 <_printf_float+0x3ba>
 800af8e:	07db      	lsls	r3, r3, #31
 800af90:	d536      	bpl.n	800b000 <_printf_float+0x428>
 800af92:	2301      	movs	r3, #1
 800af94:	4642      	mov	r2, r8
 800af96:	4631      	mov	r1, r6
 800af98:	4628      	mov	r0, r5
 800af9a:	47b8      	blx	r7
 800af9c:	3001      	adds	r0, #1
 800af9e:	f43f ae76 	beq.w	800ac8e <_printf_float+0xb6>
 800afa2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800afa6:	4631      	mov	r1, r6
 800afa8:	4628      	mov	r0, r5
 800afaa:	47b8      	blx	r7
 800afac:	3001      	adds	r0, #1
 800afae:	f43f ae6e 	beq.w	800ac8e <_printf_float+0xb6>
 800afb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800afb6:	2200      	movs	r2, #0
 800afb8:	2300      	movs	r3, #0
 800afba:	f10a 3aff 	add.w	sl, sl, #4294967295
 800afbe:	f7f5 fd63 	bl	8000a88 <__aeabi_dcmpeq>
 800afc2:	b9c0      	cbnz	r0, 800aff6 <_printf_float+0x41e>
 800afc4:	4653      	mov	r3, sl
 800afc6:	f108 0201 	add.w	r2, r8, #1
 800afca:	4631      	mov	r1, r6
 800afcc:	4628      	mov	r0, r5
 800afce:	47b8      	blx	r7
 800afd0:	3001      	adds	r0, #1
 800afd2:	d10c      	bne.n	800afee <_printf_float+0x416>
 800afd4:	e65b      	b.n	800ac8e <_printf_float+0xb6>
 800afd6:	2301      	movs	r3, #1
 800afd8:	465a      	mov	r2, fp
 800afda:	4631      	mov	r1, r6
 800afdc:	4628      	mov	r0, r5
 800afde:	47b8      	blx	r7
 800afe0:	3001      	adds	r0, #1
 800afe2:	f43f ae54 	beq.w	800ac8e <_printf_float+0xb6>
 800afe6:	f108 0801 	add.w	r8, r8, #1
 800afea:	45d0      	cmp	r8, sl
 800afec:	dbf3      	blt.n	800afd6 <_printf_float+0x3fe>
 800afee:	464b      	mov	r3, r9
 800aff0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aff4:	e6e0      	b.n	800adb8 <_printf_float+0x1e0>
 800aff6:	f04f 0800 	mov.w	r8, #0
 800affa:	f104 0b1a 	add.w	fp, r4, #26
 800affe:	e7f4      	b.n	800afea <_printf_float+0x412>
 800b000:	2301      	movs	r3, #1
 800b002:	4642      	mov	r2, r8
 800b004:	e7e1      	b.n	800afca <_printf_float+0x3f2>
 800b006:	2301      	movs	r3, #1
 800b008:	464a      	mov	r2, r9
 800b00a:	4631      	mov	r1, r6
 800b00c:	4628      	mov	r0, r5
 800b00e:	47b8      	blx	r7
 800b010:	3001      	adds	r0, #1
 800b012:	f43f ae3c 	beq.w	800ac8e <_printf_float+0xb6>
 800b016:	f108 0801 	add.w	r8, r8, #1
 800b01a:	68e3      	ldr	r3, [r4, #12]
 800b01c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b01e:	1a5b      	subs	r3, r3, r1
 800b020:	4543      	cmp	r3, r8
 800b022:	dcf0      	bgt.n	800b006 <_printf_float+0x42e>
 800b024:	e6fd      	b.n	800ae22 <_printf_float+0x24a>
 800b026:	f04f 0800 	mov.w	r8, #0
 800b02a:	f104 0919 	add.w	r9, r4, #25
 800b02e:	e7f4      	b.n	800b01a <_printf_float+0x442>

0800b030 <_printf_common>:
 800b030:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b034:	4616      	mov	r6, r2
 800b036:	4698      	mov	r8, r3
 800b038:	688a      	ldr	r2, [r1, #8]
 800b03a:	690b      	ldr	r3, [r1, #16]
 800b03c:	4607      	mov	r7, r0
 800b03e:	4293      	cmp	r3, r2
 800b040:	bfb8      	it	lt
 800b042:	4613      	movlt	r3, r2
 800b044:	6033      	str	r3, [r6, #0]
 800b046:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b04a:	460c      	mov	r4, r1
 800b04c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b050:	b10a      	cbz	r2, 800b056 <_printf_common+0x26>
 800b052:	3301      	adds	r3, #1
 800b054:	6033      	str	r3, [r6, #0]
 800b056:	6823      	ldr	r3, [r4, #0]
 800b058:	0699      	lsls	r1, r3, #26
 800b05a:	bf42      	ittt	mi
 800b05c:	6833      	ldrmi	r3, [r6, #0]
 800b05e:	3302      	addmi	r3, #2
 800b060:	6033      	strmi	r3, [r6, #0]
 800b062:	6825      	ldr	r5, [r4, #0]
 800b064:	f015 0506 	ands.w	r5, r5, #6
 800b068:	d106      	bne.n	800b078 <_printf_common+0x48>
 800b06a:	f104 0a19 	add.w	sl, r4, #25
 800b06e:	68e3      	ldr	r3, [r4, #12]
 800b070:	6832      	ldr	r2, [r6, #0]
 800b072:	1a9b      	subs	r3, r3, r2
 800b074:	42ab      	cmp	r3, r5
 800b076:	dc2b      	bgt.n	800b0d0 <_printf_common+0xa0>
 800b078:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b07c:	6822      	ldr	r2, [r4, #0]
 800b07e:	3b00      	subs	r3, #0
 800b080:	bf18      	it	ne
 800b082:	2301      	movne	r3, #1
 800b084:	0692      	lsls	r2, r2, #26
 800b086:	d430      	bmi.n	800b0ea <_printf_common+0xba>
 800b088:	4641      	mov	r1, r8
 800b08a:	4638      	mov	r0, r7
 800b08c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b090:	47c8      	blx	r9
 800b092:	3001      	adds	r0, #1
 800b094:	d023      	beq.n	800b0de <_printf_common+0xae>
 800b096:	6823      	ldr	r3, [r4, #0]
 800b098:	6922      	ldr	r2, [r4, #16]
 800b09a:	f003 0306 	and.w	r3, r3, #6
 800b09e:	2b04      	cmp	r3, #4
 800b0a0:	bf14      	ite	ne
 800b0a2:	2500      	movne	r5, #0
 800b0a4:	6833      	ldreq	r3, [r6, #0]
 800b0a6:	f04f 0600 	mov.w	r6, #0
 800b0aa:	bf08      	it	eq
 800b0ac:	68e5      	ldreq	r5, [r4, #12]
 800b0ae:	f104 041a 	add.w	r4, r4, #26
 800b0b2:	bf08      	it	eq
 800b0b4:	1aed      	subeq	r5, r5, r3
 800b0b6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b0ba:	bf08      	it	eq
 800b0bc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	bfc4      	itt	gt
 800b0c4:	1a9b      	subgt	r3, r3, r2
 800b0c6:	18ed      	addgt	r5, r5, r3
 800b0c8:	42b5      	cmp	r5, r6
 800b0ca:	d11a      	bne.n	800b102 <_printf_common+0xd2>
 800b0cc:	2000      	movs	r0, #0
 800b0ce:	e008      	b.n	800b0e2 <_printf_common+0xb2>
 800b0d0:	2301      	movs	r3, #1
 800b0d2:	4652      	mov	r2, sl
 800b0d4:	4641      	mov	r1, r8
 800b0d6:	4638      	mov	r0, r7
 800b0d8:	47c8      	blx	r9
 800b0da:	3001      	adds	r0, #1
 800b0dc:	d103      	bne.n	800b0e6 <_printf_common+0xb6>
 800b0de:	f04f 30ff 	mov.w	r0, #4294967295
 800b0e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0e6:	3501      	adds	r5, #1
 800b0e8:	e7c1      	b.n	800b06e <_printf_common+0x3e>
 800b0ea:	2030      	movs	r0, #48	@ 0x30
 800b0ec:	18e1      	adds	r1, r4, r3
 800b0ee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b0f2:	1c5a      	adds	r2, r3, #1
 800b0f4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b0f8:	4422      	add	r2, r4
 800b0fa:	3302      	adds	r3, #2
 800b0fc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b100:	e7c2      	b.n	800b088 <_printf_common+0x58>
 800b102:	2301      	movs	r3, #1
 800b104:	4622      	mov	r2, r4
 800b106:	4641      	mov	r1, r8
 800b108:	4638      	mov	r0, r7
 800b10a:	47c8      	blx	r9
 800b10c:	3001      	adds	r0, #1
 800b10e:	d0e6      	beq.n	800b0de <_printf_common+0xae>
 800b110:	3601      	adds	r6, #1
 800b112:	e7d9      	b.n	800b0c8 <_printf_common+0x98>

0800b114 <_printf_i>:
 800b114:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b118:	7e0f      	ldrb	r7, [r1, #24]
 800b11a:	4691      	mov	r9, r2
 800b11c:	2f78      	cmp	r7, #120	@ 0x78
 800b11e:	4680      	mov	r8, r0
 800b120:	460c      	mov	r4, r1
 800b122:	469a      	mov	sl, r3
 800b124:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b126:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b12a:	d807      	bhi.n	800b13c <_printf_i+0x28>
 800b12c:	2f62      	cmp	r7, #98	@ 0x62
 800b12e:	d80a      	bhi.n	800b146 <_printf_i+0x32>
 800b130:	2f00      	cmp	r7, #0
 800b132:	f000 80d3 	beq.w	800b2dc <_printf_i+0x1c8>
 800b136:	2f58      	cmp	r7, #88	@ 0x58
 800b138:	f000 80ba 	beq.w	800b2b0 <_printf_i+0x19c>
 800b13c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b140:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b144:	e03a      	b.n	800b1bc <_printf_i+0xa8>
 800b146:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b14a:	2b15      	cmp	r3, #21
 800b14c:	d8f6      	bhi.n	800b13c <_printf_i+0x28>
 800b14e:	a101      	add	r1, pc, #4	@ (adr r1, 800b154 <_printf_i+0x40>)
 800b150:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b154:	0800b1ad 	.word	0x0800b1ad
 800b158:	0800b1c1 	.word	0x0800b1c1
 800b15c:	0800b13d 	.word	0x0800b13d
 800b160:	0800b13d 	.word	0x0800b13d
 800b164:	0800b13d 	.word	0x0800b13d
 800b168:	0800b13d 	.word	0x0800b13d
 800b16c:	0800b1c1 	.word	0x0800b1c1
 800b170:	0800b13d 	.word	0x0800b13d
 800b174:	0800b13d 	.word	0x0800b13d
 800b178:	0800b13d 	.word	0x0800b13d
 800b17c:	0800b13d 	.word	0x0800b13d
 800b180:	0800b2c3 	.word	0x0800b2c3
 800b184:	0800b1eb 	.word	0x0800b1eb
 800b188:	0800b27d 	.word	0x0800b27d
 800b18c:	0800b13d 	.word	0x0800b13d
 800b190:	0800b13d 	.word	0x0800b13d
 800b194:	0800b2e5 	.word	0x0800b2e5
 800b198:	0800b13d 	.word	0x0800b13d
 800b19c:	0800b1eb 	.word	0x0800b1eb
 800b1a0:	0800b13d 	.word	0x0800b13d
 800b1a4:	0800b13d 	.word	0x0800b13d
 800b1a8:	0800b285 	.word	0x0800b285
 800b1ac:	6833      	ldr	r3, [r6, #0]
 800b1ae:	1d1a      	adds	r2, r3, #4
 800b1b0:	681b      	ldr	r3, [r3, #0]
 800b1b2:	6032      	str	r2, [r6, #0]
 800b1b4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b1b8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b1bc:	2301      	movs	r3, #1
 800b1be:	e09e      	b.n	800b2fe <_printf_i+0x1ea>
 800b1c0:	6833      	ldr	r3, [r6, #0]
 800b1c2:	6820      	ldr	r0, [r4, #0]
 800b1c4:	1d19      	adds	r1, r3, #4
 800b1c6:	6031      	str	r1, [r6, #0]
 800b1c8:	0606      	lsls	r6, r0, #24
 800b1ca:	d501      	bpl.n	800b1d0 <_printf_i+0xbc>
 800b1cc:	681d      	ldr	r5, [r3, #0]
 800b1ce:	e003      	b.n	800b1d8 <_printf_i+0xc4>
 800b1d0:	0645      	lsls	r5, r0, #25
 800b1d2:	d5fb      	bpl.n	800b1cc <_printf_i+0xb8>
 800b1d4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b1d8:	2d00      	cmp	r5, #0
 800b1da:	da03      	bge.n	800b1e4 <_printf_i+0xd0>
 800b1dc:	232d      	movs	r3, #45	@ 0x2d
 800b1de:	426d      	negs	r5, r5
 800b1e0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1e4:	230a      	movs	r3, #10
 800b1e6:	4859      	ldr	r0, [pc, #356]	@ (800b34c <_printf_i+0x238>)
 800b1e8:	e011      	b.n	800b20e <_printf_i+0xfa>
 800b1ea:	6821      	ldr	r1, [r4, #0]
 800b1ec:	6833      	ldr	r3, [r6, #0]
 800b1ee:	0608      	lsls	r0, r1, #24
 800b1f0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b1f4:	d402      	bmi.n	800b1fc <_printf_i+0xe8>
 800b1f6:	0649      	lsls	r1, r1, #25
 800b1f8:	bf48      	it	mi
 800b1fa:	b2ad      	uxthmi	r5, r5
 800b1fc:	2f6f      	cmp	r7, #111	@ 0x6f
 800b1fe:	6033      	str	r3, [r6, #0]
 800b200:	bf14      	ite	ne
 800b202:	230a      	movne	r3, #10
 800b204:	2308      	moveq	r3, #8
 800b206:	4851      	ldr	r0, [pc, #324]	@ (800b34c <_printf_i+0x238>)
 800b208:	2100      	movs	r1, #0
 800b20a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b20e:	6866      	ldr	r6, [r4, #4]
 800b210:	2e00      	cmp	r6, #0
 800b212:	bfa8      	it	ge
 800b214:	6821      	ldrge	r1, [r4, #0]
 800b216:	60a6      	str	r6, [r4, #8]
 800b218:	bfa4      	itt	ge
 800b21a:	f021 0104 	bicge.w	r1, r1, #4
 800b21e:	6021      	strge	r1, [r4, #0]
 800b220:	b90d      	cbnz	r5, 800b226 <_printf_i+0x112>
 800b222:	2e00      	cmp	r6, #0
 800b224:	d04b      	beq.n	800b2be <_printf_i+0x1aa>
 800b226:	4616      	mov	r6, r2
 800b228:	fbb5 f1f3 	udiv	r1, r5, r3
 800b22c:	fb03 5711 	mls	r7, r3, r1, r5
 800b230:	5dc7      	ldrb	r7, [r0, r7]
 800b232:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b236:	462f      	mov	r7, r5
 800b238:	42bb      	cmp	r3, r7
 800b23a:	460d      	mov	r5, r1
 800b23c:	d9f4      	bls.n	800b228 <_printf_i+0x114>
 800b23e:	2b08      	cmp	r3, #8
 800b240:	d10b      	bne.n	800b25a <_printf_i+0x146>
 800b242:	6823      	ldr	r3, [r4, #0]
 800b244:	07df      	lsls	r7, r3, #31
 800b246:	d508      	bpl.n	800b25a <_printf_i+0x146>
 800b248:	6923      	ldr	r3, [r4, #16]
 800b24a:	6861      	ldr	r1, [r4, #4]
 800b24c:	4299      	cmp	r1, r3
 800b24e:	bfde      	ittt	le
 800b250:	2330      	movle	r3, #48	@ 0x30
 800b252:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b256:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b25a:	1b92      	subs	r2, r2, r6
 800b25c:	6122      	str	r2, [r4, #16]
 800b25e:	464b      	mov	r3, r9
 800b260:	4621      	mov	r1, r4
 800b262:	4640      	mov	r0, r8
 800b264:	f8cd a000 	str.w	sl, [sp]
 800b268:	aa03      	add	r2, sp, #12
 800b26a:	f7ff fee1 	bl	800b030 <_printf_common>
 800b26e:	3001      	adds	r0, #1
 800b270:	d14a      	bne.n	800b308 <_printf_i+0x1f4>
 800b272:	f04f 30ff 	mov.w	r0, #4294967295
 800b276:	b004      	add	sp, #16
 800b278:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b27c:	6823      	ldr	r3, [r4, #0]
 800b27e:	f043 0320 	orr.w	r3, r3, #32
 800b282:	6023      	str	r3, [r4, #0]
 800b284:	2778      	movs	r7, #120	@ 0x78
 800b286:	4832      	ldr	r0, [pc, #200]	@ (800b350 <_printf_i+0x23c>)
 800b288:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b28c:	6823      	ldr	r3, [r4, #0]
 800b28e:	6831      	ldr	r1, [r6, #0]
 800b290:	061f      	lsls	r7, r3, #24
 800b292:	f851 5b04 	ldr.w	r5, [r1], #4
 800b296:	d402      	bmi.n	800b29e <_printf_i+0x18a>
 800b298:	065f      	lsls	r7, r3, #25
 800b29a:	bf48      	it	mi
 800b29c:	b2ad      	uxthmi	r5, r5
 800b29e:	6031      	str	r1, [r6, #0]
 800b2a0:	07d9      	lsls	r1, r3, #31
 800b2a2:	bf44      	itt	mi
 800b2a4:	f043 0320 	orrmi.w	r3, r3, #32
 800b2a8:	6023      	strmi	r3, [r4, #0]
 800b2aa:	b11d      	cbz	r5, 800b2b4 <_printf_i+0x1a0>
 800b2ac:	2310      	movs	r3, #16
 800b2ae:	e7ab      	b.n	800b208 <_printf_i+0xf4>
 800b2b0:	4826      	ldr	r0, [pc, #152]	@ (800b34c <_printf_i+0x238>)
 800b2b2:	e7e9      	b.n	800b288 <_printf_i+0x174>
 800b2b4:	6823      	ldr	r3, [r4, #0]
 800b2b6:	f023 0320 	bic.w	r3, r3, #32
 800b2ba:	6023      	str	r3, [r4, #0]
 800b2bc:	e7f6      	b.n	800b2ac <_printf_i+0x198>
 800b2be:	4616      	mov	r6, r2
 800b2c0:	e7bd      	b.n	800b23e <_printf_i+0x12a>
 800b2c2:	6833      	ldr	r3, [r6, #0]
 800b2c4:	6825      	ldr	r5, [r4, #0]
 800b2c6:	1d18      	adds	r0, r3, #4
 800b2c8:	6961      	ldr	r1, [r4, #20]
 800b2ca:	6030      	str	r0, [r6, #0]
 800b2cc:	062e      	lsls	r6, r5, #24
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	d501      	bpl.n	800b2d6 <_printf_i+0x1c2>
 800b2d2:	6019      	str	r1, [r3, #0]
 800b2d4:	e002      	b.n	800b2dc <_printf_i+0x1c8>
 800b2d6:	0668      	lsls	r0, r5, #25
 800b2d8:	d5fb      	bpl.n	800b2d2 <_printf_i+0x1be>
 800b2da:	8019      	strh	r1, [r3, #0]
 800b2dc:	2300      	movs	r3, #0
 800b2de:	4616      	mov	r6, r2
 800b2e0:	6123      	str	r3, [r4, #16]
 800b2e2:	e7bc      	b.n	800b25e <_printf_i+0x14a>
 800b2e4:	6833      	ldr	r3, [r6, #0]
 800b2e6:	2100      	movs	r1, #0
 800b2e8:	1d1a      	adds	r2, r3, #4
 800b2ea:	6032      	str	r2, [r6, #0]
 800b2ec:	681e      	ldr	r6, [r3, #0]
 800b2ee:	6862      	ldr	r2, [r4, #4]
 800b2f0:	4630      	mov	r0, r6
 800b2f2:	f000 fa5e 	bl	800b7b2 <memchr>
 800b2f6:	b108      	cbz	r0, 800b2fc <_printf_i+0x1e8>
 800b2f8:	1b80      	subs	r0, r0, r6
 800b2fa:	6060      	str	r0, [r4, #4]
 800b2fc:	6863      	ldr	r3, [r4, #4]
 800b2fe:	6123      	str	r3, [r4, #16]
 800b300:	2300      	movs	r3, #0
 800b302:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b306:	e7aa      	b.n	800b25e <_printf_i+0x14a>
 800b308:	4632      	mov	r2, r6
 800b30a:	4649      	mov	r1, r9
 800b30c:	4640      	mov	r0, r8
 800b30e:	6923      	ldr	r3, [r4, #16]
 800b310:	47d0      	blx	sl
 800b312:	3001      	adds	r0, #1
 800b314:	d0ad      	beq.n	800b272 <_printf_i+0x15e>
 800b316:	6823      	ldr	r3, [r4, #0]
 800b318:	079b      	lsls	r3, r3, #30
 800b31a:	d413      	bmi.n	800b344 <_printf_i+0x230>
 800b31c:	68e0      	ldr	r0, [r4, #12]
 800b31e:	9b03      	ldr	r3, [sp, #12]
 800b320:	4298      	cmp	r0, r3
 800b322:	bfb8      	it	lt
 800b324:	4618      	movlt	r0, r3
 800b326:	e7a6      	b.n	800b276 <_printf_i+0x162>
 800b328:	2301      	movs	r3, #1
 800b32a:	4632      	mov	r2, r6
 800b32c:	4649      	mov	r1, r9
 800b32e:	4640      	mov	r0, r8
 800b330:	47d0      	blx	sl
 800b332:	3001      	adds	r0, #1
 800b334:	d09d      	beq.n	800b272 <_printf_i+0x15e>
 800b336:	3501      	adds	r5, #1
 800b338:	68e3      	ldr	r3, [r4, #12]
 800b33a:	9903      	ldr	r1, [sp, #12]
 800b33c:	1a5b      	subs	r3, r3, r1
 800b33e:	42ab      	cmp	r3, r5
 800b340:	dcf2      	bgt.n	800b328 <_printf_i+0x214>
 800b342:	e7eb      	b.n	800b31c <_printf_i+0x208>
 800b344:	2500      	movs	r5, #0
 800b346:	f104 0619 	add.w	r6, r4, #25
 800b34a:	e7f5      	b.n	800b338 <_printf_i+0x224>
 800b34c:	0800e2e0 	.word	0x0800e2e0
 800b350:	0800e2f1 	.word	0x0800e2f1

0800b354 <std>:
 800b354:	2300      	movs	r3, #0
 800b356:	b510      	push	{r4, lr}
 800b358:	4604      	mov	r4, r0
 800b35a:	e9c0 3300 	strd	r3, r3, [r0]
 800b35e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b362:	6083      	str	r3, [r0, #8]
 800b364:	8181      	strh	r1, [r0, #12]
 800b366:	6643      	str	r3, [r0, #100]	@ 0x64
 800b368:	81c2      	strh	r2, [r0, #14]
 800b36a:	6183      	str	r3, [r0, #24]
 800b36c:	4619      	mov	r1, r3
 800b36e:	2208      	movs	r2, #8
 800b370:	305c      	adds	r0, #92	@ 0x5c
 800b372:	f000 f948 	bl	800b606 <memset>
 800b376:	4b0d      	ldr	r3, [pc, #52]	@ (800b3ac <std+0x58>)
 800b378:	6224      	str	r4, [r4, #32]
 800b37a:	6263      	str	r3, [r4, #36]	@ 0x24
 800b37c:	4b0c      	ldr	r3, [pc, #48]	@ (800b3b0 <std+0x5c>)
 800b37e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b380:	4b0c      	ldr	r3, [pc, #48]	@ (800b3b4 <std+0x60>)
 800b382:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b384:	4b0c      	ldr	r3, [pc, #48]	@ (800b3b8 <std+0x64>)
 800b386:	6323      	str	r3, [r4, #48]	@ 0x30
 800b388:	4b0c      	ldr	r3, [pc, #48]	@ (800b3bc <std+0x68>)
 800b38a:	429c      	cmp	r4, r3
 800b38c:	d006      	beq.n	800b39c <std+0x48>
 800b38e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b392:	4294      	cmp	r4, r2
 800b394:	d002      	beq.n	800b39c <std+0x48>
 800b396:	33d0      	adds	r3, #208	@ 0xd0
 800b398:	429c      	cmp	r4, r3
 800b39a:	d105      	bne.n	800b3a8 <std+0x54>
 800b39c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b3a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b3a4:	f000 ba02 	b.w	800b7ac <__retarget_lock_init_recursive>
 800b3a8:	bd10      	pop	{r4, pc}
 800b3aa:	bf00      	nop
 800b3ac:	0800b581 	.word	0x0800b581
 800b3b0:	0800b5a3 	.word	0x0800b5a3
 800b3b4:	0800b5db 	.word	0x0800b5db
 800b3b8:	0800b5ff 	.word	0x0800b5ff
 800b3bc:	20001514 	.word	0x20001514

0800b3c0 <stdio_exit_handler>:
 800b3c0:	4a02      	ldr	r2, [pc, #8]	@ (800b3cc <stdio_exit_handler+0xc>)
 800b3c2:	4903      	ldr	r1, [pc, #12]	@ (800b3d0 <stdio_exit_handler+0x10>)
 800b3c4:	4803      	ldr	r0, [pc, #12]	@ (800b3d4 <stdio_exit_handler+0x14>)
 800b3c6:	f000 b869 	b.w	800b49c <_fwalk_sglue>
 800b3ca:	bf00      	nop
 800b3cc:	20000030 	.word	0x20000030
 800b3d0:	0800d13d 	.word	0x0800d13d
 800b3d4:	20000040 	.word	0x20000040

0800b3d8 <cleanup_stdio>:
 800b3d8:	6841      	ldr	r1, [r0, #4]
 800b3da:	4b0c      	ldr	r3, [pc, #48]	@ (800b40c <cleanup_stdio+0x34>)
 800b3dc:	b510      	push	{r4, lr}
 800b3de:	4299      	cmp	r1, r3
 800b3e0:	4604      	mov	r4, r0
 800b3e2:	d001      	beq.n	800b3e8 <cleanup_stdio+0x10>
 800b3e4:	f001 feaa 	bl	800d13c <_fflush_r>
 800b3e8:	68a1      	ldr	r1, [r4, #8]
 800b3ea:	4b09      	ldr	r3, [pc, #36]	@ (800b410 <cleanup_stdio+0x38>)
 800b3ec:	4299      	cmp	r1, r3
 800b3ee:	d002      	beq.n	800b3f6 <cleanup_stdio+0x1e>
 800b3f0:	4620      	mov	r0, r4
 800b3f2:	f001 fea3 	bl	800d13c <_fflush_r>
 800b3f6:	68e1      	ldr	r1, [r4, #12]
 800b3f8:	4b06      	ldr	r3, [pc, #24]	@ (800b414 <cleanup_stdio+0x3c>)
 800b3fa:	4299      	cmp	r1, r3
 800b3fc:	d004      	beq.n	800b408 <cleanup_stdio+0x30>
 800b3fe:	4620      	mov	r0, r4
 800b400:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b404:	f001 be9a 	b.w	800d13c <_fflush_r>
 800b408:	bd10      	pop	{r4, pc}
 800b40a:	bf00      	nop
 800b40c:	20001514 	.word	0x20001514
 800b410:	2000157c 	.word	0x2000157c
 800b414:	200015e4 	.word	0x200015e4

0800b418 <global_stdio_init.part.0>:
 800b418:	b510      	push	{r4, lr}
 800b41a:	4b0b      	ldr	r3, [pc, #44]	@ (800b448 <global_stdio_init.part.0+0x30>)
 800b41c:	4c0b      	ldr	r4, [pc, #44]	@ (800b44c <global_stdio_init.part.0+0x34>)
 800b41e:	4a0c      	ldr	r2, [pc, #48]	@ (800b450 <global_stdio_init.part.0+0x38>)
 800b420:	4620      	mov	r0, r4
 800b422:	601a      	str	r2, [r3, #0]
 800b424:	2104      	movs	r1, #4
 800b426:	2200      	movs	r2, #0
 800b428:	f7ff ff94 	bl	800b354 <std>
 800b42c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b430:	2201      	movs	r2, #1
 800b432:	2109      	movs	r1, #9
 800b434:	f7ff ff8e 	bl	800b354 <std>
 800b438:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b43c:	2202      	movs	r2, #2
 800b43e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b442:	2112      	movs	r1, #18
 800b444:	f7ff bf86 	b.w	800b354 <std>
 800b448:	2000164c 	.word	0x2000164c
 800b44c:	20001514 	.word	0x20001514
 800b450:	0800b3c1 	.word	0x0800b3c1

0800b454 <__sfp_lock_acquire>:
 800b454:	4801      	ldr	r0, [pc, #4]	@ (800b45c <__sfp_lock_acquire+0x8>)
 800b456:	f000 b9aa 	b.w	800b7ae <__retarget_lock_acquire_recursive>
 800b45a:	bf00      	nop
 800b45c:	20001655 	.word	0x20001655

0800b460 <__sfp_lock_release>:
 800b460:	4801      	ldr	r0, [pc, #4]	@ (800b468 <__sfp_lock_release+0x8>)
 800b462:	f000 b9a5 	b.w	800b7b0 <__retarget_lock_release_recursive>
 800b466:	bf00      	nop
 800b468:	20001655 	.word	0x20001655

0800b46c <__sinit>:
 800b46c:	b510      	push	{r4, lr}
 800b46e:	4604      	mov	r4, r0
 800b470:	f7ff fff0 	bl	800b454 <__sfp_lock_acquire>
 800b474:	6a23      	ldr	r3, [r4, #32]
 800b476:	b11b      	cbz	r3, 800b480 <__sinit+0x14>
 800b478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b47c:	f7ff bff0 	b.w	800b460 <__sfp_lock_release>
 800b480:	4b04      	ldr	r3, [pc, #16]	@ (800b494 <__sinit+0x28>)
 800b482:	6223      	str	r3, [r4, #32]
 800b484:	4b04      	ldr	r3, [pc, #16]	@ (800b498 <__sinit+0x2c>)
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	2b00      	cmp	r3, #0
 800b48a:	d1f5      	bne.n	800b478 <__sinit+0xc>
 800b48c:	f7ff ffc4 	bl	800b418 <global_stdio_init.part.0>
 800b490:	e7f2      	b.n	800b478 <__sinit+0xc>
 800b492:	bf00      	nop
 800b494:	0800b3d9 	.word	0x0800b3d9
 800b498:	2000164c 	.word	0x2000164c

0800b49c <_fwalk_sglue>:
 800b49c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4a0:	4607      	mov	r7, r0
 800b4a2:	4688      	mov	r8, r1
 800b4a4:	4614      	mov	r4, r2
 800b4a6:	2600      	movs	r6, #0
 800b4a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b4ac:	f1b9 0901 	subs.w	r9, r9, #1
 800b4b0:	d505      	bpl.n	800b4be <_fwalk_sglue+0x22>
 800b4b2:	6824      	ldr	r4, [r4, #0]
 800b4b4:	2c00      	cmp	r4, #0
 800b4b6:	d1f7      	bne.n	800b4a8 <_fwalk_sglue+0xc>
 800b4b8:	4630      	mov	r0, r6
 800b4ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b4be:	89ab      	ldrh	r3, [r5, #12]
 800b4c0:	2b01      	cmp	r3, #1
 800b4c2:	d907      	bls.n	800b4d4 <_fwalk_sglue+0x38>
 800b4c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	d003      	beq.n	800b4d4 <_fwalk_sglue+0x38>
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	4638      	mov	r0, r7
 800b4d0:	47c0      	blx	r8
 800b4d2:	4306      	orrs	r6, r0
 800b4d4:	3568      	adds	r5, #104	@ 0x68
 800b4d6:	e7e9      	b.n	800b4ac <_fwalk_sglue+0x10>

0800b4d8 <sniprintf>:
 800b4d8:	b40c      	push	{r2, r3}
 800b4da:	b530      	push	{r4, r5, lr}
 800b4dc:	4b17      	ldr	r3, [pc, #92]	@ (800b53c <sniprintf+0x64>)
 800b4de:	1e0c      	subs	r4, r1, #0
 800b4e0:	681d      	ldr	r5, [r3, #0]
 800b4e2:	b09d      	sub	sp, #116	@ 0x74
 800b4e4:	da08      	bge.n	800b4f8 <sniprintf+0x20>
 800b4e6:	238b      	movs	r3, #139	@ 0x8b
 800b4e8:	f04f 30ff 	mov.w	r0, #4294967295
 800b4ec:	602b      	str	r3, [r5, #0]
 800b4ee:	b01d      	add	sp, #116	@ 0x74
 800b4f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b4f4:	b002      	add	sp, #8
 800b4f6:	4770      	bx	lr
 800b4f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b4fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b500:	bf0c      	ite	eq
 800b502:	4623      	moveq	r3, r4
 800b504:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b508:	9304      	str	r3, [sp, #16]
 800b50a:	9307      	str	r3, [sp, #28]
 800b50c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b510:	9002      	str	r0, [sp, #8]
 800b512:	9006      	str	r0, [sp, #24]
 800b514:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b518:	4628      	mov	r0, r5
 800b51a:	ab21      	add	r3, sp, #132	@ 0x84
 800b51c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b51e:	a902      	add	r1, sp, #8
 800b520:	9301      	str	r3, [sp, #4]
 800b522:	f001 fc8f 	bl	800ce44 <_svfiprintf_r>
 800b526:	1c43      	adds	r3, r0, #1
 800b528:	bfbc      	itt	lt
 800b52a:	238b      	movlt	r3, #139	@ 0x8b
 800b52c:	602b      	strlt	r3, [r5, #0]
 800b52e:	2c00      	cmp	r4, #0
 800b530:	d0dd      	beq.n	800b4ee <sniprintf+0x16>
 800b532:	2200      	movs	r2, #0
 800b534:	9b02      	ldr	r3, [sp, #8]
 800b536:	701a      	strb	r2, [r3, #0]
 800b538:	e7d9      	b.n	800b4ee <sniprintf+0x16>
 800b53a:	bf00      	nop
 800b53c:	2000003c 	.word	0x2000003c

0800b540 <siprintf>:
 800b540:	b40e      	push	{r1, r2, r3}
 800b542:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b546:	b500      	push	{lr}
 800b548:	b09c      	sub	sp, #112	@ 0x70
 800b54a:	ab1d      	add	r3, sp, #116	@ 0x74
 800b54c:	9002      	str	r0, [sp, #8]
 800b54e:	9006      	str	r0, [sp, #24]
 800b550:	9107      	str	r1, [sp, #28]
 800b552:	9104      	str	r1, [sp, #16]
 800b554:	4808      	ldr	r0, [pc, #32]	@ (800b578 <siprintf+0x38>)
 800b556:	4909      	ldr	r1, [pc, #36]	@ (800b57c <siprintf+0x3c>)
 800b558:	f853 2b04 	ldr.w	r2, [r3], #4
 800b55c:	9105      	str	r1, [sp, #20]
 800b55e:	6800      	ldr	r0, [r0, #0]
 800b560:	a902      	add	r1, sp, #8
 800b562:	9301      	str	r3, [sp, #4]
 800b564:	f001 fc6e 	bl	800ce44 <_svfiprintf_r>
 800b568:	2200      	movs	r2, #0
 800b56a:	9b02      	ldr	r3, [sp, #8]
 800b56c:	701a      	strb	r2, [r3, #0]
 800b56e:	b01c      	add	sp, #112	@ 0x70
 800b570:	f85d eb04 	ldr.w	lr, [sp], #4
 800b574:	b003      	add	sp, #12
 800b576:	4770      	bx	lr
 800b578:	2000003c 	.word	0x2000003c
 800b57c:	ffff0208 	.word	0xffff0208

0800b580 <__sread>:
 800b580:	b510      	push	{r4, lr}
 800b582:	460c      	mov	r4, r1
 800b584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b588:	f000 f8c2 	bl	800b710 <_read_r>
 800b58c:	2800      	cmp	r0, #0
 800b58e:	bfab      	itete	ge
 800b590:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b592:	89a3      	ldrhlt	r3, [r4, #12]
 800b594:	181b      	addge	r3, r3, r0
 800b596:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b59a:	bfac      	ite	ge
 800b59c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b59e:	81a3      	strhlt	r3, [r4, #12]
 800b5a0:	bd10      	pop	{r4, pc}

0800b5a2 <__swrite>:
 800b5a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5a6:	461f      	mov	r7, r3
 800b5a8:	898b      	ldrh	r3, [r1, #12]
 800b5aa:	4605      	mov	r5, r0
 800b5ac:	05db      	lsls	r3, r3, #23
 800b5ae:	460c      	mov	r4, r1
 800b5b0:	4616      	mov	r6, r2
 800b5b2:	d505      	bpl.n	800b5c0 <__swrite+0x1e>
 800b5b4:	2302      	movs	r3, #2
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5bc:	f000 f896 	bl	800b6ec <_lseek_r>
 800b5c0:	89a3      	ldrh	r3, [r4, #12]
 800b5c2:	4632      	mov	r2, r6
 800b5c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b5c8:	81a3      	strh	r3, [r4, #12]
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	463b      	mov	r3, r7
 800b5ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b5d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b5d6:	f000 b8ad 	b.w	800b734 <_write_r>

0800b5da <__sseek>:
 800b5da:	b510      	push	{r4, lr}
 800b5dc:	460c      	mov	r4, r1
 800b5de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b5e2:	f000 f883 	bl	800b6ec <_lseek_r>
 800b5e6:	1c43      	adds	r3, r0, #1
 800b5e8:	89a3      	ldrh	r3, [r4, #12]
 800b5ea:	bf15      	itete	ne
 800b5ec:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b5ee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b5f2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b5f6:	81a3      	strheq	r3, [r4, #12]
 800b5f8:	bf18      	it	ne
 800b5fa:	81a3      	strhne	r3, [r4, #12]
 800b5fc:	bd10      	pop	{r4, pc}

0800b5fe <__sclose>:
 800b5fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b602:	f000 b80d 	b.w	800b620 <_close_r>

0800b606 <memset>:
 800b606:	4603      	mov	r3, r0
 800b608:	4402      	add	r2, r0
 800b60a:	4293      	cmp	r3, r2
 800b60c:	d100      	bne.n	800b610 <memset+0xa>
 800b60e:	4770      	bx	lr
 800b610:	f803 1b01 	strb.w	r1, [r3], #1
 800b614:	e7f9      	b.n	800b60a <memset+0x4>
	...

0800b618 <_localeconv_r>:
 800b618:	4800      	ldr	r0, [pc, #0]	@ (800b61c <_localeconv_r+0x4>)
 800b61a:	4770      	bx	lr
 800b61c:	2000017c 	.word	0x2000017c

0800b620 <_close_r>:
 800b620:	b538      	push	{r3, r4, r5, lr}
 800b622:	2300      	movs	r3, #0
 800b624:	4d05      	ldr	r5, [pc, #20]	@ (800b63c <_close_r+0x1c>)
 800b626:	4604      	mov	r4, r0
 800b628:	4608      	mov	r0, r1
 800b62a:	602b      	str	r3, [r5, #0]
 800b62c:	f7fb f93d 	bl	80068aa <_close>
 800b630:	1c43      	adds	r3, r0, #1
 800b632:	d102      	bne.n	800b63a <_close_r+0x1a>
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	b103      	cbz	r3, 800b63a <_close_r+0x1a>
 800b638:	6023      	str	r3, [r4, #0]
 800b63a:	bd38      	pop	{r3, r4, r5, pc}
 800b63c:	20001650 	.word	0x20001650

0800b640 <_reclaim_reent>:
 800b640:	4b29      	ldr	r3, [pc, #164]	@ (800b6e8 <_reclaim_reent+0xa8>)
 800b642:	b570      	push	{r4, r5, r6, lr}
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	4604      	mov	r4, r0
 800b648:	4283      	cmp	r3, r0
 800b64a:	d04b      	beq.n	800b6e4 <_reclaim_reent+0xa4>
 800b64c:	69c3      	ldr	r3, [r0, #28]
 800b64e:	b1ab      	cbz	r3, 800b67c <_reclaim_reent+0x3c>
 800b650:	68db      	ldr	r3, [r3, #12]
 800b652:	b16b      	cbz	r3, 800b670 <_reclaim_reent+0x30>
 800b654:	2500      	movs	r5, #0
 800b656:	69e3      	ldr	r3, [r4, #28]
 800b658:	68db      	ldr	r3, [r3, #12]
 800b65a:	5959      	ldr	r1, [r3, r5]
 800b65c:	2900      	cmp	r1, #0
 800b65e:	d13b      	bne.n	800b6d8 <_reclaim_reent+0x98>
 800b660:	3504      	adds	r5, #4
 800b662:	2d80      	cmp	r5, #128	@ 0x80
 800b664:	d1f7      	bne.n	800b656 <_reclaim_reent+0x16>
 800b666:	69e3      	ldr	r3, [r4, #28]
 800b668:	4620      	mov	r0, r4
 800b66a:	68d9      	ldr	r1, [r3, #12]
 800b66c:	f000 ff10 	bl	800c490 <_free_r>
 800b670:	69e3      	ldr	r3, [r4, #28]
 800b672:	6819      	ldr	r1, [r3, #0]
 800b674:	b111      	cbz	r1, 800b67c <_reclaim_reent+0x3c>
 800b676:	4620      	mov	r0, r4
 800b678:	f000 ff0a 	bl	800c490 <_free_r>
 800b67c:	6961      	ldr	r1, [r4, #20]
 800b67e:	b111      	cbz	r1, 800b686 <_reclaim_reent+0x46>
 800b680:	4620      	mov	r0, r4
 800b682:	f000 ff05 	bl	800c490 <_free_r>
 800b686:	69e1      	ldr	r1, [r4, #28]
 800b688:	b111      	cbz	r1, 800b690 <_reclaim_reent+0x50>
 800b68a:	4620      	mov	r0, r4
 800b68c:	f000 ff00 	bl	800c490 <_free_r>
 800b690:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b692:	b111      	cbz	r1, 800b69a <_reclaim_reent+0x5a>
 800b694:	4620      	mov	r0, r4
 800b696:	f000 fefb 	bl	800c490 <_free_r>
 800b69a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b69c:	b111      	cbz	r1, 800b6a4 <_reclaim_reent+0x64>
 800b69e:	4620      	mov	r0, r4
 800b6a0:	f000 fef6 	bl	800c490 <_free_r>
 800b6a4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b6a6:	b111      	cbz	r1, 800b6ae <_reclaim_reent+0x6e>
 800b6a8:	4620      	mov	r0, r4
 800b6aa:	f000 fef1 	bl	800c490 <_free_r>
 800b6ae:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b6b0:	b111      	cbz	r1, 800b6b8 <_reclaim_reent+0x78>
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	f000 feec 	bl	800c490 <_free_r>
 800b6b8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b6ba:	b111      	cbz	r1, 800b6c2 <_reclaim_reent+0x82>
 800b6bc:	4620      	mov	r0, r4
 800b6be:	f000 fee7 	bl	800c490 <_free_r>
 800b6c2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b6c4:	b111      	cbz	r1, 800b6cc <_reclaim_reent+0x8c>
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	f000 fee2 	bl	800c490 <_free_r>
 800b6cc:	6a23      	ldr	r3, [r4, #32]
 800b6ce:	b14b      	cbz	r3, 800b6e4 <_reclaim_reent+0xa4>
 800b6d0:	4620      	mov	r0, r4
 800b6d2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b6d6:	4718      	bx	r3
 800b6d8:	680e      	ldr	r6, [r1, #0]
 800b6da:	4620      	mov	r0, r4
 800b6dc:	f000 fed8 	bl	800c490 <_free_r>
 800b6e0:	4631      	mov	r1, r6
 800b6e2:	e7bb      	b.n	800b65c <_reclaim_reent+0x1c>
 800b6e4:	bd70      	pop	{r4, r5, r6, pc}
 800b6e6:	bf00      	nop
 800b6e8:	2000003c 	.word	0x2000003c

0800b6ec <_lseek_r>:
 800b6ec:	b538      	push	{r3, r4, r5, lr}
 800b6ee:	4604      	mov	r4, r0
 800b6f0:	4608      	mov	r0, r1
 800b6f2:	4611      	mov	r1, r2
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	4d05      	ldr	r5, [pc, #20]	@ (800b70c <_lseek_r+0x20>)
 800b6f8:	602a      	str	r2, [r5, #0]
 800b6fa:	461a      	mov	r2, r3
 800b6fc:	f7fb f8f9 	bl	80068f2 <_lseek>
 800b700:	1c43      	adds	r3, r0, #1
 800b702:	d102      	bne.n	800b70a <_lseek_r+0x1e>
 800b704:	682b      	ldr	r3, [r5, #0]
 800b706:	b103      	cbz	r3, 800b70a <_lseek_r+0x1e>
 800b708:	6023      	str	r3, [r4, #0]
 800b70a:	bd38      	pop	{r3, r4, r5, pc}
 800b70c:	20001650 	.word	0x20001650

0800b710 <_read_r>:
 800b710:	b538      	push	{r3, r4, r5, lr}
 800b712:	4604      	mov	r4, r0
 800b714:	4608      	mov	r0, r1
 800b716:	4611      	mov	r1, r2
 800b718:	2200      	movs	r2, #0
 800b71a:	4d05      	ldr	r5, [pc, #20]	@ (800b730 <_read_r+0x20>)
 800b71c:	602a      	str	r2, [r5, #0]
 800b71e:	461a      	mov	r2, r3
 800b720:	f7fb f88a 	bl	8006838 <_read>
 800b724:	1c43      	adds	r3, r0, #1
 800b726:	d102      	bne.n	800b72e <_read_r+0x1e>
 800b728:	682b      	ldr	r3, [r5, #0]
 800b72a:	b103      	cbz	r3, 800b72e <_read_r+0x1e>
 800b72c:	6023      	str	r3, [r4, #0]
 800b72e:	bd38      	pop	{r3, r4, r5, pc}
 800b730:	20001650 	.word	0x20001650

0800b734 <_write_r>:
 800b734:	b538      	push	{r3, r4, r5, lr}
 800b736:	4604      	mov	r4, r0
 800b738:	4608      	mov	r0, r1
 800b73a:	4611      	mov	r1, r2
 800b73c:	2200      	movs	r2, #0
 800b73e:	4d05      	ldr	r5, [pc, #20]	@ (800b754 <_write_r+0x20>)
 800b740:	602a      	str	r2, [r5, #0]
 800b742:	461a      	mov	r2, r3
 800b744:	f7fb f895 	bl	8006872 <_write>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_write_r+0x1e>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_write_r+0x1e>
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	20001650 	.word	0x20001650

0800b758 <__errno>:
 800b758:	4b01      	ldr	r3, [pc, #4]	@ (800b760 <__errno+0x8>)
 800b75a:	6818      	ldr	r0, [r3, #0]
 800b75c:	4770      	bx	lr
 800b75e:	bf00      	nop
 800b760:	2000003c 	.word	0x2000003c

0800b764 <__libc_init_array>:
 800b764:	b570      	push	{r4, r5, r6, lr}
 800b766:	2600      	movs	r6, #0
 800b768:	4d0c      	ldr	r5, [pc, #48]	@ (800b79c <__libc_init_array+0x38>)
 800b76a:	4c0d      	ldr	r4, [pc, #52]	@ (800b7a0 <__libc_init_array+0x3c>)
 800b76c:	1b64      	subs	r4, r4, r5
 800b76e:	10a4      	asrs	r4, r4, #2
 800b770:	42a6      	cmp	r6, r4
 800b772:	d109      	bne.n	800b788 <__libc_init_array+0x24>
 800b774:	f002 f870 	bl	800d858 <_init>
 800b778:	2600      	movs	r6, #0
 800b77a:	4d0a      	ldr	r5, [pc, #40]	@ (800b7a4 <__libc_init_array+0x40>)
 800b77c:	4c0a      	ldr	r4, [pc, #40]	@ (800b7a8 <__libc_init_array+0x44>)
 800b77e:	1b64      	subs	r4, r4, r5
 800b780:	10a4      	asrs	r4, r4, #2
 800b782:	42a6      	cmp	r6, r4
 800b784:	d105      	bne.n	800b792 <__libc_init_array+0x2e>
 800b786:	bd70      	pop	{r4, r5, r6, pc}
 800b788:	f855 3b04 	ldr.w	r3, [r5], #4
 800b78c:	4798      	blx	r3
 800b78e:	3601      	adds	r6, #1
 800b790:	e7ee      	b.n	800b770 <__libc_init_array+0xc>
 800b792:	f855 3b04 	ldr.w	r3, [r5], #4
 800b796:	4798      	blx	r3
 800b798:	3601      	adds	r6, #1
 800b79a:	e7f2      	b.n	800b782 <__libc_init_array+0x1e>
 800b79c:	0800e648 	.word	0x0800e648
 800b7a0:	0800e648 	.word	0x0800e648
 800b7a4:	0800e648 	.word	0x0800e648
 800b7a8:	0800e64c 	.word	0x0800e64c

0800b7ac <__retarget_lock_init_recursive>:
 800b7ac:	4770      	bx	lr

0800b7ae <__retarget_lock_acquire_recursive>:
 800b7ae:	4770      	bx	lr

0800b7b0 <__retarget_lock_release_recursive>:
 800b7b0:	4770      	bx	lr

0800b7b2 <memchr>:
 800b7b2:	4603      	mov	r3, r0
 800b7b4:	b510      	push	{r4, lr}
 800b7b6:	b2c9      	uxtb	r1, r1
 800b7b8:	4402      	add	r2, r0
 800b7ba:	4293      	cmp	r3, r2
 800b7bc:	4618      	mov	r0, r3
 800b7be:	d101      	bne.n	800b7c4 <memchr+0x12>
 800b7c0:	2000      	movs	r0, #0
 800b7c2:	e003      	b.n	800b7cc <memchr+0x1a>
 800b7c4:	7804      	ldrb	r4, [r0, #0]
 800b7c6:	3301      	adds	r3, #1
 800b7c8:	428c      	cmp	r4, r1
 800b7ca:	d1f6      	bne.n	800b7ba <memchr+0x8>
 800b7cc:	bd10      	pop	{r4, pc}

0800b7ce <memcpy>:
 800b7ce:	440a      	add	r2, r1
 800b7d0:	4291      	cmp	r1, r2
 800b7d2:	f100 33ff 	add.w	r3, r0, #4294967295
 800b7d6:	d100      	bne.n	800b7da <memcpy+0xc>
 800b7d8:	4770      	bx	lr
 800b7da:	b510      	push	{r4, lr}
 800b7dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7e0:	4291      	cmp	r1, r2
 800b7e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b7e6:	d1f9      	bne.n	800b7dc <memcpy+0xe>
 800b7e8:	bd10      	pop	{r4, pc}

0800b7ea <quorem>:
 800b7ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ee:	6903      	ldr	r3, [r0, #16]
 800b7f0:	690c      	ldr	r4, [r1, #16]
 800b7f2:	4607      	mov	r7, r0
 800b7f4:	42a3      	cmp	r3, r4
 800b7f6:	db7e      	blt.n	800b8f6 <quorem+0x10c>
 800b7f8:	3c01      	subs	r4, #1
 800b7fa:	00a3      	lsls	r3, r4, #2
 800b7fc:	f100 0514 	add.w	r5, r0, #20
 800b800:	f101 0814 	add.w	r8, r1, #20
 800b804:	9300      	str	r3, [sp, #0]
 800b806:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b80a:	9301      	str	r3, [sp, #4]
 800b80c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b810:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b814:	3301      	adds	r3, #1
 800b816:	429a      	cmp	r2, r3
 800b818:	fbb2 f6f3 	udiv	r6, r2, r3
 800b81c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b820:	d32e      	bcc.n	800b880 <quorem+0x96>
 800b822:	f04f 0a00 	mov.w	sl, #0
 800b826:	46c4      	mov	ip, r8
 800b828:	46ae      	mov	lr, r5
 800b82a:	46d3      	mov	fp, sl
 800b82c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b830:	b298      	uxth	r0, r3
 800b832:	fb06 a000 	mla	r0, r6, r0, sl
 800b836:	0c1b      	lsrs	r3, r3, #16
 800b838:	0c02      	lsrs	r2, r0, #16
 800b83a:	fb06 2303 	mla	r3, r6, r3, r2
 800b83e:	f8de 2000 	ldr.w	r2, [lr]
 800b842:	b280      	uxth	r0, r0
 800b844:	b292      	uxth	r2, r2
 800b846:	1a12      	subs	r2, r2, r0
 800b848:	445a      	add	r2, fp
 800b84a:	f8de 0000 	ldr.w	r0, [lr]
 800b84e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b852:	b29b      	uxth	r3, r3
 800b854:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b858:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b85c:	b292      	uxth	r2, r2
 800b85e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b862:	45e1      	cmp	r9, ip
 800b864:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b868:	f84e 2b04 	str.w	r2, [lr], #4
 800b86c:	d2de      	bcs.n	800b82c <quorem+0x42>
 800b86e:	9b00      	ldr	r3, [sp, #0]
 800b870:	58eb      	ldr	r3, [r5, r3]
 800b872:	b92b      	cbnz	r3, 800b880 <quorem+0x96>
 800b874:	9b01      	ldr	r3, [sp, #4]
 800b876:	3b04      	subs	r3, #4
 800b878:	429d      	cmp	r5, r3
 800b87a:	461a      	mov	r2, r3
 800b87c:	d32f      	bcc.n	800b8de <quorem+0xf4>
 800b87e:	613c      	str	r4, [r7, #16]
 800b880:	4638      	mov	r0, r7
 800b882:	f001 f97b 	bl	800cb7c <__mcmp>
 800b886:	2800      	cmp	r0, #0
 800b888:	db25      	blt.n	800b8d6 <quorem+0xec>
 800b88a:	4629      	mov	r1, r5
 800b88c:	2000      	movs	r0, #0
 800b88e:	f858 2b04 	ldr.w	r2, [r8], #4
 800b892:	f8d1 c000 	ldr.w	ip, [r1]
 800b896:	fa1f fe82 	uxth.w	lr, r2
 800b89a:	fa1f f38c 	uxth.w	r3, ip
 800b89e:	eba3 030e 	sub.w	r3, r3, lr
 800b8a2:	4403      	add	r3, r0
 800b8a4:	0c12      	lsrs	r2, r2, #16
 800b8a6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b8aa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b8ae:	b29b      	uxth	r3, r3
 800b8b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8b4:	45c1      	cmp	r9, r8
 800b8b6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b8ba:	f841 3b04 	str.w	r3, [r1], #4
 800b8be:	d2e6      	bcs.n	800b88e <quorem+0xa4>
 800b8c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8c4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8c8:	b922      	cbnz	r2, 800b8d4 <quorem+0xea>
 800b8ca:	3b04      	subs	r3, #4
 800b8cc:	429d      	cmp	r5, r3
 800b8ce:	461a      	mov	r2, r3
 800b8d0:	d30b      	bcc.n	800b8ea <quorem+0x100>
 800b8d2:	613c      	str	r4, [r7, #16]
 800b8d4:	3601      	adds	r6, #1
 800b8d6:	4630      	mov	r0, r6
 800b8d8:	b003      	add	sp, #12
 800b8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8de:	6812      	ldr	r2, [r2, #0]
 800b8e0:	3b04      	subs	r3, #4
 800b8e2:	2a00      	cmp	r2, #0
 800b8e4:	d1cb      	bne.n	800b87e <quorem+0x94>
 800b8e6:	3c01      	subs	r4, #1
 800b8e8:	e7c6      	b.n	800b878 <quorem+0x8e>
 800b8ea:	6812      	ldr	r2, [r2, #0]
 800b8ec:	3b04      	subs	r3, #4
 800b8ee:	2a00      	cmp	r2, #0
 800b8f0:	d1ef      	bne.n	800b8d2 <quorem+0xe8>
 800b8f2:	3c01      	subs	r4, #1
 800b8f4:	e7ea      	b.n	800b8cc <quorem+0xe2>
 800b8f6:	2000      	movs	r0, #0
 800b8f8:	e7ee      	b.n	800b8d8 <quorem+0xee>
 800b8fa:	0000      	movs	r0, r0
 800b8fc:	0000      	movs	r0, r0
	...

0800b900 <_dtoa_r>:
 800b900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b904:	4614      	mov	r4, r2
 800b906:	461d      	mov	r5, r3
 800b908:	69c7      	ldr	r7, [r0, #28]
 800b90a:	b097      	sub	sp, #92	@ 0x5c
 800b90c:	4683      	mov	fp, r0
 800b90e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b912:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800b914:	b97f      	cbnz	r7, 800b936 <_dtoa_r+0x36>
 800b916:	2010      	movs	r0, #16
 800b918:	f000 fe02 	bl	800c520 <malloc>
 800b91c:	4602      	mov	r2, r0
 800b91e:	f8cb 001c 	str.w	r0, [fp, #28]
 800b922:	b920      	cbnz	r0, 800b92e <_dtoa_r+0x2e>
 800b924:	21ef      	movs	r1, #239	@ 0xef
 800b926:	4ba8      	ldr	r3, [pc, #672]	@ (800bbc8 <_dtoa_r+0x2c8>)
 800b928:	48a8      	ldr	r0, [pc, #672]	@ (800bbcc <_dtoa_r+0x2cc>)
 800b92a:	f001 fc59 	bl	800d1e0 <__assert_func>
 800b92e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b932:	6007      	str	r7, [r0, #0]
 800b934:	60c7      	str	r7, [r0, #12]
 800b936:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b93a:	6819      	ldr	r1, [r3, #0]
 800b93c:	b159      	cbz	r1, 800b956 <_dtoa_r+0x56>
 800b93e:	685a      	ldr	r2, [r3, #4]
 800b940:	2301      	movs	r3, #1
 800b942:	4093      	lsls	r3, r2
 800b944:	604a      	str	r2, [r1, #4]
 800b946:	608b      	str	r3, [r1, #8]
 800b948:	4658      	mov	r0, fp
 800b94a:	f000 fedf 	bl	800c70c <_Bfree>
 800b94e:	2200      	movs	r2, #0
 800b950:	f8db 301c 	ldr.w	r3, [fp, #28]
 800b954:	601a      	str	r2, [r3, #0]
 800b956:	1e2b      	subs	r3, r5, #0
 800b958:	bfaf      	iteee	ge
 800b95a:	2300      	movge	r3, #0
 800b95c:	2201      	movlt	r2, #1
 800b95e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b962:	9303      	strlt	r3, [sp, #12]
 800b964:	bfa8      	it	ge
 800b966:	6033      	strge	r3, [r6, #0]
 800b968:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800b96c:	4b98      	ldr	r3, [pc, #608]	@ (800bbd0 <_dtoa_r+0x2d0>)
 800b96e:	bfb8      	it	lt
 800b970:	6032      	strlt	r2, [r6, #0]
 800b972:	ea33 0308 	bics.w	r3, r3, r8
 800b976:	d112      	bne.n	800b99e <_dtoa_r+0x9e>
 800b978:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b97c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b97e:	6013      	str	r3, [r2, #0]
 800b980:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800b984:	4323      	orrs	r3, r4
 800b986:	f000 8550 	beq.w	800c42a <_dtoa_r+0xb2a>
 800b98a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b98c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 800bbd4 <_dtoa_r+0x2d4>
 800b990:	2b00      	cmp	r3, #0
 800b992:	f000 8552 	beq.w	800c43a <_dtoa_r+0xb3a>
 800b996:	f10a 0303 	add.w	r3, sl, #3
 800b99a:	f000 bd4c 	b.w	800c436 <_dtoa_r+0xb36>
 800b99e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b9a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b9a6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	2300      	movs	r3, #0
 800b9ae:	f7f5 f86b 	bl	8000a88 <__aeabi_dcmpeq>
 800b9b2:	4607      	mov	r7, r0
 800b9b4:	b158      	cbz	r0, 800b9ce <_dtoa_r+0xce>
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800b9be:	b113      	cbz	r3, 800b9c6 <_dtoa_r+0xc6>
 800b9c0:	4b85      	ldr	r3, [pc, #532]	@ (800bbd8 <_dtoa_r+0x2d8>)
 800b9c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800b9c4:	6013      	str	r3, [r2, #0]
 800b9c6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 800bbdc <_dtoa_r+0x2dc>
 800b9ca:	f000 bd36 	b.w	800c43a <_dtoa_r+0xb3a>
 800b9ce:	ab14      	add	r3, sp, #80	@ 0x50
 800b9d0:	9301      	str	r3, [sp, #4]
 800b9d2:	ab15      	add	r3, sp, #84	@ 0x54
 800b9d4:	9300      	str	r3, [sp, #0]
 800b9d6:	4658      	mov	r0, fp
 800b9d8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b9dc:	f001 f97e 	bl	800ccdc <__d2b>
 800b9e0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800b9e4:	4681      	mov	r9, r0
 800b9e6:	2e00      	cmp	r6, #0
 800b9e8:	d077      	beq.n	800bada <_dtoa_r+0x1da>
 800b9ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b9ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b9f0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b9f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b9f8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b9fc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ba00:	9712      	str	r7, [sp, #72]	@ 0x48
 800ba02:	4619      	mov	r1, r3
 800ba04:	2200      	movs	r2, #0
 800ba06:	4b76      	ldr	r3, [pc, #472]	@ (800bbe0 <_dtoa_r+0x2e0>)
 800ba08:	f7f4 fc1e 	bl	8000248 <__aeabi_dsub>
 800ba0c:	a368      	add	r3, pc, #416	@ (adr r3, 800bbb0 <_dtoa_r+0x2b0>)
 800ba0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba12:	f7f4 fdd1 	bl	80005b8 <__aeabi_dmul>
 800ba16:	a368      	add	r3, pc, #416	@ (adr r3, 800bbb8 <_dtoa_r+0x2b8>)
 800ba18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1c:	f7f4 fc16 	bl	800024c <__adddf3>
 800ba20:	4604      	mov	r4, r0
 800ba22:	4630      	mov	r0, r6
 800ba24:	460d      	mov	r5, r1
 800ba26:	f7f4 fd5d 	bl	80004e4 <__aeabi_i2d>
 800ba2a:	a365      	add	r3, pc, #404	@ (adr r3, 800bbc0 <_dtoa_r+0x2c0>)
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	f7f4 fdc2 	bl	80005b8 <__aeabi_dmul>
 800ba34:	4602      	mov	r2, r0
 800ba36:	460b      	mov	r3, r1
 800ba38:	4620      	mov	r0, r4
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	f7f4 fc06 	bl	800024c <__adddf3>
 800ba40:	4604      	mov	r4, r0
 800ba42:	460d      	mov	r5, r1
 800ba44:	f7f5 f868 	bl	8000b18 <__aeabi_d2iz>
 800ba48:	2200      	movs	r2, #0
 800ba4a:	4607      	mov	r7, r0
 800ba4c:	2300      	movs	r3, #0
 800ba4e:	4620      	mov	r0, r4
 800ba50:	4629      	mov	r1, r5
 800ba52:	f7f5 f823 	bl	8000a9c <__aeabi_dcmplt>
 800ba56:	b140      	cbz	r0, 800ba6a <_dtoa_r+0x16a>
 800ba58:	4638      	mov	r0, r7
 800ba5a:	f7f4 fd43 	bl	80004e4 <__aeabi_i2d>
 800ba5e:	4622      	mov	r2, r4
 800ba60:	462b      	mov	r3, r5
 800ba62:	f7f5 f811 	bl	8000a88 <__aeabi_dcmpeq>
 800ba66:	b900      	cbnz	r0, 800ba6a <_dtoa_r+0x16a>
 800ba68:	3f01      	subs	r7, #1
 800ba6a:	2f16      	cmp	r7, #22
 800ba6c:	d853      	bhi.n	800bb16 <_dtoa_r+0x216>
 800ba6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ba72:	4b5c      	ldr	r3, [pc, #368]	@ (800bbe4 <_dtoa_r+0x2e4>)
 800ba74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ba78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7c:	f7f5 f80e 	bl	8000a9c <__aeabi_dcmplt>
 800ba80:	2800      	cmp	r0, #0
 800ba82:	d04a      	beq.n	800bb1a <_dtoa_r+0x21a>
 800ba84:	2300      	movs	r3, #0
 800ba86:	3f01      	subs	r7, #1
 800ba88:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ba8c:	1b9b      	subs	r3, r3, r6
 800ba8e:	1e5a      	subs	r2, r3, #1
 800ba90:	bf46      	itte	mi
 800ba92:	f1c3 0801 	rsbmi	r8, r3, #1
 800ba96:	2300      	movmi	r3, #0
 800ba98:	f04f 0800 	movpl.w	r8, #0
 800ba9c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba9e:	bf48      	it	mi
 800baa0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800baa2:	2f00      	cmp	r7, #0
 800baa4:	db3b      	blt.n	800bb1e <_dtoa_r+0x21e>
 800baa6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800baa8:	970e      	str	r7, [sp, #56]	@ 0x38
 800baaa:	443b      	add	r3, r7
 800baac:	9309      	str	r3, [sp, #36]	@ 0x24
 800baae:	2300      	movs	r3, #0
 800bab0:	930a      	str	r3, [sp, #40]	@ 0x28
 800bab2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bab4:	2b09      	cmp	r3, #9
 800bab6:	d866      	bhi.n	800bb86 <_dtoa_r+0x286>
 800bab8:	2b05      	cmp	r3, #5
 800baba:	bfc4      	itt	gt
 800babc:	3b04      	subgt	r3, #4
 800babe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800bac0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bac2:	bfc8      	it	gt
 800bac4:	2400      	movgt	r4, #0
 800bac6:	f1a3 0302 	sub.w	r3, r3, #2
 800baca:	bfd8      	it	le
 800bacc:	2401      	movle	r4, #1
 800bace:	2b03      	cmp	r3, #3
 800bad0:	d864      	bhi.n	800bb9c <_dtoa_r+0x29c>
 800bad2:	e8df f003 	tbb	[pc, r3]
 800bad6:	382b      	.short	0x382b
 800bad8:	5636      	.short	0x5636
 800bada:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bade:	441e      	add	r6, r3
 800bae0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bae4:	2b20      	cmp	r3, #32
 800bae6:	bfc1      	itttt	gt
 800bae8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800baec:	fa08 f803 	lslgt.w	r8, r8, r3
 800baf0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800baf4:	fa24 f303 	lsrgt.w	r3, r4, r3
 800baf8:	bfd6      	itet	le
 800bafa:	f1c3 0320 	rsble	r3, r3, #32
 800bafe:	ea48 0003 	orrgt.w	r0, r8, r3
 800bb02:	fa04 f003 	lslle.w	r0, r4, r3
 800bb06:	f7f4 fcdd 	bl	80004c4 <__aeabi_ui2d>
 800bb0a:	2201      	movs	r2, #1
 800bb0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bb10:	3e01      	subs	r6, #1
 800bb12:	9212      	str	r2, [sp, #72]	@ 0x48
 800bb14:	e775      	b.n	800ba02 <_dtoa_r+0x102>
 800bb16:	2301      	movs	r3, #1
 800bb18:	e7b6      	b.n	800ba88 <_dtoa_r+0x188>
 800bb1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bb1c:	e7b5      	b.n	800ba8a <_dtoa_r+0x18a>
 800bb1e:	427b      	negs	r3, r7
 800bb20:	930a      	str	r3, [sp, #40]	@ 0x28
 800bb22:	2300      	movs	r3, #0
 800bb24:	eba8 0807 	sub.w	r8, r8, r7
 800bb28:	930e      	str	r3, [sp, #56]	@ 0x38
 800bb2a:	e7c2      	b.n	800bab2 <_dtoa_r+0x1b2>
 800bb2c:	2300      	movs	r3, #0
 800bb2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	dc35      	bgt.n	800bba2 <_dtoa_r+0x2a2>
 800bb36:	2301      	movs	r3, #1
 800bb38:	461a      	mov	r2, r3
 800bb3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bb3e:	9221      	str	r2, [sp, #132]	@ 0x84
 800bb40:	e00b      	b.n	800bb5a <_dtoa_r+0x25a>
 800bb42:	2301      	movs	r3, #1
 800bb44:	e7f3      	b.n	800bb2e <_dtoa_r+0x22e>
 800bb46:	2300      	movs	r3, #0
 800bb48:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bb4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb4c:	18fb      	adds	r3, r7, r3
 800bb4e:	9308      	str	r3, [sp, #32]
 800bb50:	3301      	adds	r3, #1
 800bb52:	2b01      	cmp	r3, #1
 800bb54:	9307      	str	r3, [sp, #28]
 800bb56:	bfb8      	it	lt
 800bb58:	2301      	movlt	r3, #1
 800bb5a:	2100      	movs	r1, #0
 800bb5c:	2204      	movs	r2, #4
 800bb5e:	f8db 001c 	ldr.w	r0, [fp, #28]
 800bb62:	f102 0514 	add.w	r5, r2, #20
 800bb66:	429d      	cmp	r5, r3
 800bb68:	d91f      	bls.n	800bbaa <_dtoa_r+0x2aa>
 800bb6a:	6041      	str	r1, [r0, #4]
 800bb6c:	4658      	mov	r0, fp
 800bb6e:	f000 fd8d 	bl	800c68c <_Balloc>
 800bb72:	4682      	mov	sl, r0
 800bb74:	2800      	cmp	r0, #0
 800bb76:	d139      	bne.n	800bbec <_dtoa_r+0x2ec>
 800bb78:	4602      	mov	r2, r0
 800bb7a:	f240 11af 	movw	r1, #431	@ 0x1af
 800bb7e:	4b1a      	ldr	r3, [pc, #104]	@ (800bbe8 <_dtoa_r+0x2e8>)
 800bb80:	e6d2      	b.n	800b928 <_dtoa_r+0x28>
 800bb82:	2301      	movs	r3, #1
 800bb84:	e7e0      	b.n	800bb48 <_dtoa_r+0x248>
 800bb86:	2401      	movs	r4, #1
 800bb88:	2300      	movs	r3, #0
 800bb8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bb8c:	9320      	str	r3, [sp, #128]	@ 0x80
 800bb8e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb92:	2200      	movs	r2, #0
 800bb94:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bb98:	2312      	movs	r3, #18
 800bb9a:	e7d0      	b.n	800bb3e <_dtoa_r+0x23e>
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bba0:	e7f5      	b.n	800bb8e <_dtoa_r+0x28e>
 800bba2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bba4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800bba8:	e7d7      	b.n	800bb5a <_dtoa_r+0x25a>
 800bbaa:	3101      	adds	r1, #1
 800bbac:	0052      	lsls	r2, r2, #1
 800bbae:	e7d8      	b.n	800bb62 <_dtoa_r+0x262>
 800bbb0:	636f4361 	.word	0x636f4361
 800bbb4:	3fd287a7 	.word	0x3fd287a7
 800bbb8:	8b60c8b3 	.word	0x8b60c8b3
 800bbbc:	3fc68a28 	.word	0x3fc68a28
 800bbc0:	509f79fb 	.word	0x509f79fb
 800bbc4:	3fd34413 	.word	0x3fd34413
 800bbc8:	0800e30f 	.word	0x0800e30f
 800bbcc:	0800e326 	.word	0x0800e326
 800bbd0:	7ff00000 	.word	0x7ff00000
 800bbd4:	0800e30b 	.word	0x0800e30b
 800bbd8:	0800e2df 	.word	0x0800e2df
 800bbdc:	0800e2de 	.word	0x0800e2de
 800bbe0:	3ff80000 	.word	0x3ff80000
 800bbe4:	0800e420 	.word	0x0800e420
 800bbe8:	0800e37e 	.word	0x0800e37e
 800bbec:	f8db 301c 	ldr.w	r3, [fp, #28]
 800bbf0:	6018      	str	r0, [r3, #0]
 800bbf2:	9b07      	ldr	r3, [sp, #28]
 800bbf4:	2b0e      	cmp	r3, #14
 800bbf6:	f200 80a4 	bhi.w	800bd42 <_dtoa_r+0x442>
 800bbfa:	2c00      	cmp	r4, #0
 800bbfc:	f000 80a1 	beq.w	800bd42 <_dtoa_r+0x442>
 800bc00:	2f00      	cmp	r7, #0
 800bc02:	dd33      	ble.n	800bc6c <_dtoa_r+0x36c>
 800bc04:	4b86      	ldr	r3, [pc, #536]	@ (800be20 <_dtoa_r+0x520>)
 800bc06:	f007 020f 	and.w	r2, r7, #15
 800bc0a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc0e:	05f8      	lsls	r0, r7, #23
 800bc10:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bc14:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bc18:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bc1c:	d516      	bpl.n	800bc4c <_dtoa_r+0x34c>
 800bc1e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc22:	4b80      	ldr	r3, [pc, #512]	@ (800be24 <_dtoa_r+0x524>)
 800bc24:	2603      	movs	r6, #3
 800bc26:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc2a:	f7f4 fdef 	bl	800080c <__aeabi_ddiv>
 800bc2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc32:	f004 040f 	and.w	r4, r4, #15
 800bc36:	4d7b      	ldr	r5, [pc, #492]	@ (800be24 <_dtoa_r+0x524>)
 800bc38:	b954      	cbnz	r4, 800bc50 <_dtoa_r+0x350>
 800bc3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bc42:	f7f4 fde3 	bl	800080c <__aeabi_ddiv>
 800bc46:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc4a:	e028      	b.n	800bc9e <_dtoa_r+0x39e>
 800bc4c:	2602      	movs	r6, #2
 800bc4e:	e7f2      	b.n	800bc36 <_dtoa_r+0x336>
 800bc50:	07e1      	lsls	r1, r4, #31
 800bc52:	d508      	bpl.n	800bc66 <_dtoa_r+0x366>
 800bc54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc58:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bc5c:	f7f4 fcac 	bl	80005b8 <__aeabi_dmul>
 800bc60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc64:	3601      	adds	r6, #1
 800bc66:	1064      	asrs	r4, r4, #1
 800bc68:	3508      	adds	r5, #8
 800bc6a:	e7e5      	b.n	800bc38 <_dtoa_r+0x338>
 800bc6c:	f000 80d2 	beq.w	800be14 <_dtoa_r+0x514>
 800bc70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc74:	427c      	negs	r4, r7
 800bc76:	4b6a      	ldr	r3, [pc, #424]	@ (800be20 <_dtoa_r+0x520>)
 800bc78:	f004 020f 	and.w	r2, r4, #15
 800bc7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc84:	f7f4 fc98 	bl	80005b8 <__aeabi_dmul>
 800bc88:	2602      	movs	r6, #2
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bc90:	4d64      	ldr	r5, [pc, #400]	@ (800be24 <_dtoa_r+0x524>)
 800bc92:	1124      	asrs	r4, r4, #4
 800bc94:	2c00      	cmp	r4, #0
 800bc96:	f040 80b2 	bne.w	800bdfe <_dtoa_r+0x4fe>
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d1d3      	bne.n	800bc46 <_dtoa_r+0x346>
 800bc9e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bca2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f000 80b7 	beq.w	800be18 <_dtoa_r+0x518>
 800bcaa:	2200      	movs	r2, #0
 800bcac:	4620      	mov	r0, r4
 800bcae:	4629      	mov	r1, r5
 800bcb0:	4b5d      	ldr	r3, [pc, #372]	@ (800be28 <_dtoa_r+0x528>)
 800bcb2:	f7f4 fef3 	bl	8000a9c <__aeabi_dcmplt>
 800bcb6:	2800      	cmp	r0, #0
 800bcb8:	f000 80ae 	beq.w	800be18 <_dtoa_r+0x518>
 800bcbc:	9b07      	ldr	r3, [sp, #28]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	f000 80aa 	beq.w	800be18 <_dtoa_r+0x518>
 800bcc4:	9b08      	ldr	r3, [sp, #32]
 800bcc6:	2b00      	cmp	r3, #0
 800bcc8:	dd37      	ble.n	800bd3a <_dtoa_r+0x43a>
 800bcca:	1e7b      	subs	r3, r7, #1
 800bccc:	4620      	mov	r0, r4
 800bcce:	9304      	str	r3, [sp, #16]
 800bcd0:	2200      	movs	r2, #0
 800bcd2:	4629      	mov	r1, r5
 800bcd4:	4b55      	ldr	r3, [pc, #340]	@ (800be2c <_dtoa_r+0x52c>)
 800bcd6:	f7f4 fc6f 	bl	80005b8 <__aeabi_dmul>
 800bcda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bcde:	9c08      	ldr	r4, [sp, #32]
 800bce0:	3601      	adds	r6, #1
 800bce2:	4630      	mov	r0, r6
 800bce4:	f7f4 fbfe 	bl	80004e4 <__aeabi_i2d>
 800bce8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bcec:	f7f4 fc64 	bl	80005b8 <__aeabi_dmul>
 800bcf0:	2200      	movs	r2, #0
 800bcf2:	4b4f      	ldr	r3, [pc, #316]	@ (800be30 <_dtoa_r+0x530>)
 800bcf4:	f7f4 faaa 	bl	800024c <__adddf3>
 800bcf8:	4605      	mov	r5, r0
 800bcfa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bcfe:	2c00      	cmp	r4, #0
 800bd00:	f040 809a 	bne.w	800be38 <_dtoa_r+0x538>
 800bd04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	4b4a      	ldr	r3, [pc, #296]	@ (800be34 <_dtoa_r+0x534>)
 800bd0c:	f7f4 fa9c 	bl	8000248 <__aeabi_dsub>
 800bd10:	4602      	mov	r2, r0
 800bd12:	460b      	mov	r3, r1
 800bd14:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bd18:	462a      	mov	r2, r5
 800bd1a:	4633      	mov	r3, r6
 800bd1c:	f7f4 fedc 	bl	8000ad8 <__aeabi_dcmpgt>
 800bd20:	2800      	cmp	r0, #0
 800bd22:	f040 828e 	bne.w	800c242 <_dtoa_r+0x942>
 800bd26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bd2a:	462a      	mov	r2, r5
 800bd2c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bd30:	f7f4 feb4 	bl	8000a9c <__aeabi_dcmplt>
 800bd34:	2800      	cmp	r0, #0
 800bd36:	f040 8127 	bne.w	800bf88 <_dtoa_r+0x688>
 800bd3a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bd3e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800bd42:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	f2c0 8163 	blt.w	800c010 <_dtoa_r+0x710>
 800bd4a:	2f0e      	cmp	r7, #14
 800bd4c:	f300 8160 	bgt.w	800c010 <_dtoa_r+0x710>
 800bd50:	4b33      	ldr	r3, [pc, #204]	@ (800be20 <_dtoa_r+0x520>)
 800bd52:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bd56:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd5a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bd5e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	da03      	bge.n	800bd6c <_dtoa_r+0x46c>
 800bd64:	9b07      	ldr	r3, [sp, #28]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	f340 8100 	ble.w	800bf6c <_dtoa_r+0x66c>
 800bd6c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800bd70:	4656      	mov	r6, sl
 800bd72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd76:	4620      	mov	r0, r4
 800bd78:	4629      	mov	r1, r5
 800bd7a:	f7f4 fd47 	bl	800080c <__aeabi_ddiv>
 800bd7e:	f7f4 fecb 	bl	8000b18 <__aeabi_d2iz>
 800bd82:	4680      	mov	r8, r0
 800bd84:	f7f4 fbae 	bl	80004e4 <__aeabi_i2d>
 800bd88:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd8c:	f7f4 fc14 	bl	80005b8 <__aeabi_dmul>
 800bd90:	4602      	mov	r2, r0
 800bd92:	460b      	mov	r3, r1
 800bd94:	4620      	mov	r0, r4
 800bd96:	4629      	mov	r1, r5
 800bd98:	f7f4 fa56 	bl	8000248 <__aeabi_dsub>
 800bd9c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bda0:	9d07      	ldr	r5, [sp, #28]
 800bda2:	f806 4b01 	strb.w	r4, [r6], #1
 800bda6:	eba6 040a 	sub.w	r4, r6, sl
 800bdaa:	42a5      	cmp	r5, r4
 800bdac:	4602      	mov	r2, r0
 800bdae:	460b      	mov	r3, r1
 800bdb0:	f040 8116 	bne.w	800bfe0 <_dtoa_r+0x6e0>
 800bdb4:	f7f4 fa4a 	bl	800024c <__adddf3>
 800bdb8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdbc:	4604      	mov	r4, r0
 800bdbe:	460d      	mov	r5, r1
 800bdc0:	f7f4 fe8a 	bl	8000ad8 <__aeabi_dcmpgt>
 800bdc4:	2800      	cmp	r0, #0
 800bdc6:	f040 80f8 	bne.w	800bfba <_dtoa_r+0x6ba>
 800bdca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdce:	4620      	mov	r0, r4
 800bdd0:	4629      	mov	r1, r5
 800bdd2:	f7f4 fe59 	bl	8000a88 <__aeabi_dcmpeq>
 800bdd6:	b118      	cbz	r0, 800bde0 <_dtoa_r+0x4e0>
 800bdd8:	f018 0f01 	tst.w	r8, #1
 800bddc:	f040 80ed 	bne.w	800bfba <_dtoa_r+0x6ba>
 800bde0:	4649      	mov	r1, r9
 800bde2:	4658      	mov	r0, fp
 800bde4:	f000 fc92 	bl	800c70c <_Bfree>
 800bde8:	2300      	movs	r3, #0
 800bdea:	7033      	strb	r3, [r6, #0]
 800bdec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800bdee:	3701      	adds	r7, #1
 800bdf0:	601f      	str	r7, [r3, #0]
 800bdf2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	f000 8320 	beq.w	800c43a <_dtoa_r+0xb3a>
 800bdfa:	601e      	str	r6, [r3, #0]
 800bdfc:	e31d      	b.n	800c43a <_dtoa_r+0xb3a>
 800bdfe:	07e2      	lsls	r2, r4, #31
 800be00:	d505      	bpl.n	800be0e <_dtoa_r+0x50e>
 800be02:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be06:	f7f4 fbd7 	bl	80005b8 <__aeabi_dmul>
 800be0a:	2301      	movs	r3, #1
 800be0c:	3601      	adds	r6, #1
 800be0e:	1064      	asrs	r4, r4, #1
 800be10:	3508      	adds	r5, #8
 800be12:	e73f      	b.n	800bc94 <_dtoa_r+0x394>
 800be14:	2602      	movs	r6, #2
 800be16:	e742      	b.n	800bc9e <_dtoa_r+0x39e>
 800be18:	9c07      	ldr	r4, [sp, #28]
 800be1a:	9704      	str	r7, [sp, #16]
 800be1c:	e761      	b.n	800bce2 <_dtoa_r+0x3e2>
 800be1e:	bf00      	nop
 800be20:	0800e420 	.word	0x0800e420
 800be24:	0800e3f8 	.word	0x0800e3f8
 800be28:	3ff00000 	.word	0x3ff00000
 800be2c:	40240000 	.word	0x40240000
 800be30:	401c0000 	.word	0x401c0000
 800be34:	40140000 	.word	0x40140000
 800be38:	4b70      	ldr	r3, [pc, #448]	@ (800bffc <_dtoa_r+0x6fc>)
 800be3a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be3c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800be40:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be44:	4454      	add	r4, sl
 800be46:	2900      	cmp	r1, #0
 800be48:	d045      	beq.n	800bed6 <_dtoa_r+0x5d6>
 800be4a:	2000      	movs	r0, #0
 800be4c:	496c      	ldr	r1, [pc, #432]	@ (800c000 <_dtoa_r+0x700>)
 800be4e:	f7f4 fcdd 	bl	800080c <__aeabi_ddiv>
 800be52:	4633      	mov	r3, r6
 800be54:	462a      	mov	r2, r5
 800be56:	f7f4 f9f7 	bl	8000248 <__aeabi_dsub>
 800be5a:	4656      	mov	r6, sl
 800be5c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800be60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be64:	f7f4 fe58 	bl	8000b18 <__aeabi_d2iz>
 800be68:	4605      	mov	r5, r0
 800be6a:	f7f4 fb3b 	bl	80004e4 <__aeabi_i2d>
 800be6e:	4602      	mov	r2, r0
 800be70:	460b      	mov	r3, r1
 800be72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be76:	f7f4 f9e7 	bl	8000248 <__aeabi_dsub>
 800be7a:	4602      	mov	r2, r0
 800be7c:	460b      	mov	r3, r1
 800be7e:	3530      	adds	r5, #48	@ 0x30
 800be80:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800be84:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800be88:	f806 5b01 	strb.w	r5, [r6], #1
 800be8c:	f7f4 fe06 	bl	8000a9c <__aeabi_dcmplt>
 800be90:	2800      	cmp	r0, #0
 800be92:	d163      	bne.n	800bf5c <_dtoa_r+0x65c>
 800be94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800be98:	2000      	movs	r0, #0
 800be9a:	495a      	ldr	r1, [pc, #360]	@ (800c004 <_dtoa_r+0x704>)
 800be9c:	f7f4 f9d4 	bl	8000248 <__aeabi_dsub>
 800bea0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bea4:	f7f4 fdfa 	bl	8000a9c <__aeabi_dcmplt>
 800bea8:	2800      	cmp	r0, #0
 800beaa:	f040 8087 	bne.w	800bfbc <_dtoa_r+0x6bc>
 800beae:	42a6      	cmp	r6, r4
 800beb0:	f43f af43 	beq.w	800bd3a <_dtoa_r+0x43a>
 800beb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800beb8:	2200      	movs	r2, #0
 800beba:	4b53      	ldr	r3, [pc, #332]	@ (800c008 <_dtoa_r+0x708>)
 800bebc:	f7f4 fb7c 	bl	80005b8 <__aeabi_dmul>
 800bec0:	2200      	movs	r2, #0
 800bec2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bec6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beca:	4b4f      	ldr	r3, [pc, #316]	@ (800c008 <_dtoa_r+0x708>)
 800becc:	f7f4 fb74 	bl	80005b8 <__aeabi_dmul>
 800bed0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bed4:	e7c4      	b.n	800be60 <_dtoa_r+0x560>
 800bed6:	4631      	mov	r1, r6
 800bed8:	4628      	mov	r0, r5
 800beda:	f7f4 fb6d 	bl	80005b8 <__aeabi_dmul>
 800bede:	4656      	mov	r6, sl
 800bee0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bee4:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bee6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800beea:	f7f4 fe15 	bl	8000b18 <__aeabi_d2iz>
 800beee:	4605      	mov	r5, r0
 800bef0:	f7f4 faf8 	bl	80004e4 <__aeabi_i2d>
 800bef4:	4602      	mov	r2, r0
 800bef6:	460b      	mov	r3, r1
 800bef8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800befc:	f7f4 f9a4 	bl	8000248 <__aeabi_dsub>
 800bf00:	4602      	mov	r2, r0
 800bf02:	460b      	mov	r3, r1
 800bf04:	3530      	adds	r5, #48	@ 0x30
 800bf06:	f806 5b01 	strb.w	r5, [r6], #1
 800bf0a:	42a6      	cmp	r6, r4
 800bf0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf10:	f04f 0200 	mov.w	r2, #0
 800bf14:	d124      	bne.n	800bf60 <_dtoa_r+0x660>
 800bf16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800bf1a:	4b39      	ldr	r3, [pc, #228]	@ (800c000 <_dtoa_r+0x700>)
 800bf1c:	f7f4 f996 	bl	800024c <__adddf3>
 800bf20:	4602      	mov	r2, r0
 800bf22:	460b      	mov	r3, r1
 800bf24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf28:	f7f4 fdd6 	bl	8000ad8 <__aeabi_dcmpgt>
 800bf2c:	2800      	cmp	r0, #0
 800bf2e:	d145      	bne.n	800bfbc <_dtoa_r+0x6bc>
 800bf30:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800bf34:	2000      	movs	r0, #0
 800bf36:	4932      	ldr	r1, [pc, #200]	@ (800c000 <_dtoa_r+0x700>)
 800bf38:	f7f4 f986 	bl	8000248 <__aeabi_dsub>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	460b      	mov	r3, r1
 800bf40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf44:	f7f4 fdaa 	bl	8000a9c <__aeabi_dcmplt>
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	f43f aef6 	beq.w	800bd3a <_dtoa_r+0x43a>
 800bf4e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800bf50:	1e73      	subs	r3, r6, #1
 800bf52:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bf54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800bf58:	2b30      	cmp	r3, #48	@ 0x30
 800bf5a:	d0f8      	beq.n	800bf4e <_dtoa_r+0x64e>
 800bf5c:	9f04      	ldr	r7, [sp, #16]
 800bf5e:	e73f      	b.n	800bde0 <_dtoa_r+0x4e0>
 800bf60:	4b29      	ldr	r3, [pc, #164]	@ (800c008 <_dtoa_r+0x708>)
 800bf62:	f7f4 fb29 	bl	80005b8 <__aeabi_dmul>
 800bf66:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bf6a:	e7bc      	b.n	800bee6 <_dtoa_r+0x5e6>
 800bf6c:	d10c      	bne.n	800bf88 <_dtoa_r+0x688>
 800bf6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf72:	2200      	movs	r2, #0
 800bf74:	4b25      	ldr	r3, [pc, #148]	@ (800c00c <_dtoa_r+0x70c>)
 800bf76:	f7f4 fb1f 	bl	80005b8 <__aeabi_dmul>
 800bf7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bf7e:	f7f4 fda1 	bl	8000ac4 <__aeabi_dcmpge>
 800bf82:	2800      	cmp	r0, #0
 800bf84:	f000 815b 	beq.w	800c23e <_dtoa_r+0x93e>
 800bf88:	2400      	movs	r4, #0
 800bf8a:	4625      	mov	r5, r4
 800bf8c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf8e:	4656      	mov	r6, sl
 800bf90:	43db      	mvns	r3, r3
 800bf92:	9304      	str	r3, [sp, #16]
 800bf94:	2700      	movs	r7, #0
 800bf96:	4621      	mov	r1, r4
 800bf98:	4658      	mov	r0, fp
 800bf9a:	f000 fbb7 	bl	800c70c <_Bfree>
 800bf9e:	2d00      	cmp	r5, #0
 800bfa0:	d0dc      	beq.n	800bf5c <_dtoa_r+0x65c>
 800bfa2:	b12f      	cbz	r7, 800bfb0 <_dtoa_r+0x6b0>
 800bfa4:	42af      	cmp	r7, r5
 800bfa6:	d003      	beq.n	800bfb0 <_dtoa_r+0x6b0>
 800bfa8:	4639      	mov	r1, r7
 800bfaa:	4658      	mov	r0, fp
 800bfac:	f000 fbae 	bl	800c70c <_Bfree>
 800bfb0:	4629      	mov	r1, r5
 800bfb2:	4658      	mov	r0, fp
 800bfb4:	f000 fbaa 	bl	800c70c <_Bfree>
 800bfb8:	e7d0      	b.n	800bf5c <_dtoa_r+0x65c>
 800bfba:	9704      	str	r7, [sp, #16]
 800bfbc:	4633      	mov	r3, r6
 800bfbe:	461e      	mov	r6, r3
 800bfc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bfc4:	2a39      	cmp	r2, #57	@ 0x39
 800bfc6:	d107      	bne.n	800bfd8 <_dtoa_r+0x6d8>
 800bfc8:	459a      	cmp	sl, r3
 800bfca:	d1f8      	bne.n	800bfbe <_dtoa_r+0x6be>
 800bfcc:	9a04      	ldr	r2, [sp, #16]
 800bfce:	3201      	adds	r2, #1
 800bfd0:	9204      	str	r2, [sp, #16]
 800bfd2:	2230      	movs	r2, #48	@ 0x30
 800bfd4:	f88a 2000 	strb.w	r2, [sl]
 800bfd8:	781a      	ldrb	r2, [r3, #0]
 800bfda:	3201      	adds	r2, #1
 800bfdc:	701a      	strb	r2, [r3, #0]
 800bfde:	e7bd      	b.n	800bf5c <_dtoa_r+0x65c>
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	4b09      	ldr	r3, [pc, #36]	@ (800c008 <_dtoa_r+0x708>)
 800bfe4:	f7f4 fae8 	bl	80005b8 <__aeabi_dmul>
 800bfe8:	2200      	movs	r2, #0
 800bfea:	2300      	movs	r3, #0
 800bfec:	4604      	mov	r4, r0
 800bfee:	460d      	mov	r5, r1
 800bff0:	f7f4 fd4a 	bl	8000a88 <__aeabi_dcmpeq>
 800bff4:	2800      	cmp	r0, #0
 800bff6:	f43f aebc 	beq.w	800bd72 <_dtoa_r+0x472>
 800bffa:	e6f1      	b.n	800bde0 <_dtoa_r+0x4e0>
 800bffc:	0800e420 	.word	0x0800e420
 800c000:	3fe00000 	.word	0x3fe00000
 800c004:	3ff00000 	.word	0x3ff00000
 800c008:	40240000 	.word	0x40240000
 800c00c:	40140000 	.word	0x40140000
 800c010:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c012:	2a00      	cmp	r2, #0
 800c014:	f000 80db 	beq.w	800c1ce <_dtoa_r+0x8ce>
 800c018:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c01a:	2a01      	cmp	r2, #1
 800c01c:	f300 80bf 	bgt.w	800c19e <_dtoa_r+0x89e>
 800c020:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c022:	2a00      	cmp	r2, #0
 800c024:	f000 80b7 	beq.w	800c196 <_dtoa_r+0x896>
 800c028:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c02c:	4646      	mov	r6, r8
 800c02e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c030:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c032:	2101      	movs	r1, #1
 800c034:	441a      	add	r2, r3
 800c036:	4658      	mov	r0, fp
 800c038:	4498      	add	r8, r3
 800c03a:	9209      	str	r2, [sp, #36]	@ 0x24
 800c03c:	f000 fc1a 	bl	800c874 <__i2b>
 800c040:	4605      	mov	r5, r0
 800c042:	b15e      	cbz	r6, 800c05c <_dtoa_r+0x75c>
 800c044:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c046:	2b00      	cmp	r3, #0
 800c048:	dd08      	ble.n	800c05c <_dtoa_r+0x75c>
 800c04a:	42b3      	cmp	r3, r6
 800c04c:	bfa8      	it	ge
 800c04e:	4633      	movge	r3, r6
 800c050:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c052:	eba8 0803 	sub.w	r8, r8, r3
 800c056:	1af6      	subs	r6, r6, r3
 800c058:	1ad3      	subs	r3, r2, r3
 800c05a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c05c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c05e:	b1f3      	cbz	r3, 800c09e <_dtoa_r+0x79e>
 800c060:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c062:	2b00      	cmp	r3, #0
 800c064:	f000 80b7 	beq.w	800c1d6 <_dtoa_r+0x8d6>
 800c068:	b18c      	cbz	r4, 800c08e <_dtoa_r+0x78e>
 800c06a:	4629      	mov	r1, r5
 800c06c:	4622      	mov	r2, r4
 800c06e:	4658      	mov	r0, fp
 800c070:	f000 fcbe 	bl	800c9f0 <__pow5mult>
 800c074:	464a      	mov	r2, r9
 800c076:	4601      	mov	r1, r0
 800c078:	4605      	mov	r5, r0
 800c07a:	4658      	mov	r0, fp
 800c07c:	f000 fc10 	bl	800c8a0 <__multiply>
 800c080:	4649      	mov	r1, r9
 800c082:	9004      	str	r0, [sp, #16]
 800c084:	4658      	mov	r0, fp
 800c086:	f000 fb41 	bl	800c70c <_Bfree>
 800c08a:	9b04      	ldr	r3, [sp, #16]
 800c08c:	4699      	mov	r9, r3
 800c08e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c090:	1b1a      	subs	r2, r3, r4
 800c092:	d004      	beq.n	800c09e <_dtoa_r+0x79e>
 800c094:	4649      	mov	r1, r9
 800c096:	4658      	mov	r0, fp
 800c098:	f000 fcaa 	bl	800c9f0 <__pow5mult>
 800c09c:	4681      	mov	r9, r0
 800c09e:	2101      	movs	r1, #1
 800c0a0:	4658      	mov	r0, fp
 800c0a2:	f000 fbe7 	bl	800c874 <__i2b>
 800c0a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0a8:	4604      	mov	r4, r0
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	f000 81c9 	beq.w	800c442 <_dtoa_r+0xb42>
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	4601      	mov	r1, r0
 800c0b4:	4658      	mov	r0, fp
 800c0b6:	f000 fc9b 	bl	800c9f0 <__pow5mult>
 800c0ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c0bc:	4604      	mov	r4, r0
 800c0be:	2b01      	cmp	r3, #1
 800c0c0:	f300 808f 	bgt.w	800c1e2 <_dtoa_r+0x8e2>
 800c0c4:	9b02      	ldr	r3, [sp, #8]
 800c0c6:	2b00      	cmp	r3, #0
 800c0c8:	f040 8087 	bne.w	800c1da <_dtoa_r+0x8da>
 800c0cc:	9b03      	ldr	r3, [sp, #12]
 800c0ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f040 8083 	bne.w	800c1de <_dtoa_r+0x8de>
 800c0d8:	9b03      	ldr	r3, [sp, #12]
 800c0da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c0de:	0d1b      	lsrs	r3, r3, #20
 800c0e0:	051b      	lsls	r3, r3, #20
 800c0e2:	b12b      	cbz	r3, 800c0f0 <_dtoa_r+0x7f0>
 800c0e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0e6:	f108 0801 	add.w	r8, r8, #1
 800c0ea:	3301      	adds	r3, #1
 800c0ec:	9309      	str	r3, [sp, #36]	@ 0x24
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c0f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	f000 81aa 	beq.w	800c44e <_dtoa_r+0xb4e>
 800c0fa:	6923      	ldr	r3, [r4, #16]
 800c0fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c100:	6918      	ldr	r0, [r3, #16]
 800c102:	f000 fb6b 	bl	800c7dc <__hi0bits>
 800c106:	f1c0 0020 	rsb	r0, r0, #32
 800c10a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c10c:	4418      	add	r0, r3
 800c10e:	f010 001f 	ands.w	r0, r0, #31
 800c112:	d071      	beq.n	800c1f8 <_dtoa_r+0x8f8>
 800c114:	f1c0 0320 	rsb	r3, r0, #32
 800c118:	2b04      	cmp	r3, #4
 800c11a:	dd65      	ble.n	800c1e8 <_dtoa_r+0x8e8>
 800c11c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c11e:	f1c0 001c 	rsb	r0, r0, #28
 800c122:	4403      	add	r3, r0
 800c124:	4480      	add	r8, r0
 800c126:	4406      	add	r6, r0
 800c128:	9309      	str	r3, [sp, #36]	@ 0x24
 800c12a:	f1b8 0f00 	cmp.w	r8, #0
 800c12e:	dd05      	ble.n	800c13c <_dtoa_r+0x83c>
 800c130:	4649      	mov	r1, r9
 800c132:	4642      	mov	r2, r8
 800c134:	4658      	mov	r0, fp
 800c136:	f000 fcb5 	bl	800caa4 <__lshift>
 800c13a:	4681      	mov	r9, r0
 800c13c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c13e:	2b00      	cmp	r3, #0
 800c140:	dd05      	ble.n	800c14e <_dtoa_r+0x84e>
 800c142:	4621      	mov	r1, r4
 800c144:	461a      	mov	r2, r3
 800c146:	4658      	mov	r0, fp
 800c148:	f000 fcac 	bl	800caa4 <__lshift>
 800c14c:	4604      	mov	r4, r0
 800c14e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c150:	2b00      	cmp	r3, #0
 800c152:	d053      	beq.n	800c1fc <_dtoa_r+0x8fc>
 800c154:	4621      	mov	r1, r4
 800c156:	4648      	mov	r0, r9
 800c158:	f000 fd10 	bl	800cb7c <__mcmp>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	da4d      	bge.n	800c1fc <_dtoa_r+0x8fc>
 800c160:	1e7b      	subs	r3, r7, #1
 800c162:	4649      	mov	r1, r9
 800c164:	9304      	str	r3, [sp, #16]
 800c166:	220a      	movs	r2, #10
 800c168:	2300      	movs	r3, #0
 800c16a:	4658      	mov	r0, fp
 800c16c:	f000 faf0 	bl	800c750 <__multadd>
 800c170:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c172:	4681      	mov	r9, r0
 800c174:	2b00      	cmp	r3, #0
 800c176:	f000 816c 	beq.w	800c452 <_dtoa_r+0xb52>
 800c17a:	2300      	movs	r3, #0
 800c17c:	4629      	mov	r1, r5
 800c17e:	220a      	movs	r2, #10
 800c180:	4658      	mov	r0, fp
 800c182:	f000 fae5 	bl	800c750 <__multadd>
 800c186:	9b08      	ldr	r3, [sp, #32]
 800c188:	4605      	mov	r5, r0
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	dc61      	bgt.n	800c252 <_dtoa_r+0x952>
 800c18e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c190:	2b02      	cmp	r3, #2
 800c192:	dc3b      	bgt.n	800c20c <_dtoa_r+0x90c>
 800c194:	e05d      	b.n	800c252 <_dtoa_r+0x952>
 800c196:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c198:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c19c:	e746      	b.n	800c02c <_dtoa_r+0x72c>
 800c19e:	9b07      	ldr	r3, [sp, #28]
 800c1a0:	1e5c      	subs	r4, r3, #1
 800c1a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c1a4:	42a3      	cmp	r3, r4
 800c1a6:	bfbf      	itttt	lt
 800c1a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800c1aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 800c1ac:	1ae3      	sublt	r3, r4, r3
 800c1ae:	18d2      	addlt	r2, r2, r3
 800c1b0:	bfa8      	it	ge
 800c1b2:	1b1c      	subge	r4, r3, r4
 800c1b4:	9b07      	ldr	r3, [sp, #28]
 800c1b6:	bfbe      	ittt	lt
 800c1b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800c1ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 800c1bc:	2400      	movlt	r4, #0
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	bfb5      	itete	lt
 800c1c2:	eba8 0603 	sublt.w	r6, r8, r3
 800c1c6:	4646      	movge	r6, r8
 800c1c8:	2300      	movlt	r3, #0
 800c1ca:	9b07      	ldrge	r3, [sp, #28]
 800c1cc:	e730      	b.n	800c030 <_dtoa_r+0x730>
 800c1ce:	4646      	mov	r6, r8
 800c1d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c1d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c1d4:	e735      	b.n	800c042 <_dtoa_r+0x742>
 800c1d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c1d8:	e75c      	b.n	800c094 <_dtoa_r+0x794>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	e788      	b.n	800c0f0 <_dtoa_r+0x7f0>
 800c1de:	9b02      	ldr	r3, [sp, #8]
 800c1e0:	e786      	b.n	800c0f0 <_dtoa_r+0x7f0>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	930a      	str	r3, [sp, #40]	@ 0x28
 800c1e6:	e788      	b.n	800c0fa <_dtoa_r+0x7fa>
 800c1e8:	d09f      	beq.n	800c12a <_dtoa_r+0x82a>
 800c1ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1ec:	331c      	adds	r3, #28
 800c1ee:	441a      	add	r2, r3
 800c1f0:	4498      	add	r8, r3
 800c1f2:	441e      	add	r6, r3
 800c1f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c1f6:	e798      	b.n	800c12a <_dtoa_r+0x82a>
 800c1f8:	4603      	mov	r3, r0
 800c1fa:	e7f6      	b.n	800c1ea <_dtoa_r+0x8ea>
 800c1fc:	9b07      	ldr	r3, [sp, #28]
 800c1fe:	9704      	str	r7, [sp, #16]
 800c200:	2b00      	cmp	r3, #0
 800c202:	dc20      	bgt.n	800c246 <_dtoa_r+0x946>
 800c204:	9308      	str	r3, [sp, #32]
 800c206:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c208:	2b02      	cmp	r3, #2
 800c20a:	dd1e      	ble.n	800c24a <_dtoa_r+0x94a>
 800c20c:	9b08      	ldr	r3, [sp, #32]
 800c20e:	2b00      	cmp	r3, #0
 800c210:	f47f aebc 	bne.w	800bf8c <_dtoa_r+0x68c>
 800c214:	4621      	mov	r1, r4
 800c216:	2205      	movs	r2, #5
 800c218:	4658      	mov	r0, fp
 800c21a:	f000 fa99 	bl	800c750 <__multadd>
 800c21e:	4601      	mov	r1, r0
 800c220:	4604      	mov	r4, r0
 800c222:	4648      	mov	r0, r9
 800c224:	f000 fcaa 	bl	800cb7c <__mcmp>
 800c228:	2800      	cmp	r0, #0
 800c22a:	f77f aeaf 	ble.w	800bf8c <_dtoa_r+0x68c>
 800c22e:	2331      	movs	r3, #49	@ 0x31
 800c230:	4656      	mov	r6, sl
 800c232:	f806 3b01 	strb.w	r3, [r6], #1
 800c236:	9b04      	ldr	r3, [sp, #16]
 800c238:	3301      	adds	r3, #1
 800c23a:	9304      	str	r3, [sp, #16]
 800c23c:	e6aa      	b.n	800bf94 <_dtoa_r+0x694>
 800c23e:	9c07      	ldr	r4, [sp, #28]
 800c240:	9704      	str	r7, [sp, #16]
 800c242:	4625      	mov	r5, r4
 800c244:	e7f3      	b.n	800c22e <_dtoa_r+0x92e>
 800c246:	9b07      	ldr	r3, [sp, #28]
 800c248:	9308      	str	r3, [sp, #32]
 800c24a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	f000 8104 	beq.w	800c45a <_dtoa_r+0xb5a>
 800c252:	2e00      	cmp	r6, #0
 800c254:	dd05      	ble.n	800c262 <_dtoa_r+0x962>
 800c256:	4629      	mov	r1, r5
 800c258:	4632      	mov	r2, r6
 800c25a:	4658      	mov	r0, fp
 800c25c:	f000 fc22 	bl	800caa4 <__lshift>
 800c260:	4605      	mov	r5, r0
 800c262:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c264:	2b00      	cmp	r3, #0
 800c266:	d05a      	beq.n	800c31e <_dtoa_r+0xa1e>
 800c268:	4658      	mov	r0, fp
 800c26a:	6869      	ldr	r1, [r5, #4]
 800c26c:	f000 fa0e 	bl	800c68c <_Balloc>
 800c270:	4606      	mov	r6, r0
 800c272:	b928      	cbnz	r0, 800c280 <_dtoa_r+0x980>
 800c274:	4602      	mov	r2, r0
 800c276:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c27a:	4b83      	ldr	r3, [pc, #524]	@ (800c488 <_dtoa_r+0xb88>)
 800c27c:	f7ff bb54 	b.w	800b928 <_dtoa_r+0x28>
 800c280:	692a      	ldr	r2, [r5, #16]
 800c282:	f105 010c 	add.w	r1, r5, #12
 800c286:	3202      	adds	r2, #2
 800c288:	0092      	lsls	r2, r2, #2
 800c28a:	300c      	adds	r0, #12
 800c28c:	f7ff fa9f 	bl	800b7ce <memcpy>
 800c290:	2201      	movs	r2, #1
 800c292:	4631      	mov	r1, r6
 800c294:	4658      	mov	r0, fp
 800c296:	f000 fc05 	bl	800caa4 <__lshift>
 800c29a:	462f      	mov	r7, r5
 800c29c:	4605      	mov	r5, r0
 800c29e:	f10a 0301 	add.w	r3, sl, #1
 800c2a2:	9307      	str	r3, [sp, #28]
 800c2a4:	9b08      	ldr	r3, [sp, #32]
 800c2a6:	4453      	add	r3, sl
 800c2a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c2aa:	9b02      	ldr	r3, [sp, #8]
 800c2ac:	f003 0301 	and.w	r3, r3, #1
 800c2b0:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2b2:	9b07      	ldr	r3, [sp, #28]
 800c2b4:	4621      	mov	r1, r4
 800c2b6:	3b01      	subs	r3, #1
 800c2b8:	4648      	mov	r0, r9
 800c2ba:	9302      	str	r3, [sp, #8]
 800c2bc:	f7ff fa95 	bl	800b7ea <quorem>
 800c2c0:	4639      	mov	r1, r7
 800c2c2:	9008      	str	r0, [sp, #32]
 800c2c4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c2c8:	4648      	mov	r0, r9
 800c2ca:	f000 fc57 	bl	800cb7c <__mcmp>
 800c2ce:	462a      	mov	r2, r5
 800c2d0:	9009      	str	r0, [sp, #36]	@ 0x24
 800c2d2:	4621      	mov	r1, r4
 800c2d4:	4658      	mov	r0, fp
 800c2d6:	f000 fc6d 	bl	800cbb4 <__mdiff>
 800c2da:	68c2      	ldr	r2, [r0, #12]
 800c2dc:	4606      	mov	r6, r0
 800c2de:	bb02      	cbnz	r2, 800c322 <_dtoa_r+0xa22>
 800c2e0:	4601      	mov	r1, r0
 800c2e2:	4648      	mov	r0, r9
 800c2e4:	f000 fc4a 	bl	800cb7c <__mcmp>
 800c2e8:	4602      	mov	r2, r0
 800c2ea:	4631      	mov	r1, r6
 800c2ec:	4658      	mov	r0, fp
 800c2ee:	920c      	str	r2, [sp, #48]	@ 0x30
 800c2f0:	f000 fa0c 	bl	800c70c <_Bfree>
 800c2f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c2f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c2f8:	9e07      	ldr	r6, [sp, #28]
 800c2fa:	ea43 0102 	orr.w	r1, r3, r2
 800c2fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c300:	4319      	orrs	r1, r3
 800c302:	d110      	bne.n	800c326 <_dtoa_r+0xa26>
 800c304:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c308:	d029      	beq.n	800c35e <_dtoa_r+0xa5e>
 800c30a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c30c:	2b00      	cmp	r3, #0
 800c30e:	dd02      	ble.n	800c316 <_dtoa_r+0xa16>
 800c310:	9b08      	ldr	r3, [sp, #32]
 800c312:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800c316:	9b02      	ldr	r3, [sp, #8]
 800c318:	f883 8000 	strb.w	r8, [r3]
 800c31c:	e63b      	b.n	800bf96 <_dtoa_r+0x696>
 800c31e:	4628      	mov	r0, r5
 800c320:	e7bb      	b.n	800c29a <_dtoa_r+0x99a>
 800c322:	2201      	movs	r2, #1
 800c324:	e7e1      	b.n	800c2ea <_dtoa_r+0x9ea>
 800c326:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c328:	2b00      	cmp	r3, #0
 800c32a:	db04      	blt.n	800c336 <_dtoa_r+0xa36>
 800c32c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800c32e:	430b      	orrs	r3, r1
 800c330:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c332:	430b      	orrs	r3, r1
 800c334:	d120      	bne.n	800c378 <_dtoa_r+0xa78>
 800c336:	2a00      	cmp	r2, #0
 800c338:	dded      	ble.n	800c316 <_dtoa_r+0xa16>
 800c33a:	4649      	mov	r1, r9
 800c33c:	2201      	movs	r2, #1
 800c33e:	4658      	mov	r0, fp
 800c340:	f000 fbb0 	bl	800caa4 <__lshift>
 800c344:	4621      	mov	r1, r4
 800c346:	4681      	mov	r9, r0
 800c348:	f000 fc18 	bl	800cb7c <__mcmp>
 800c34c:	2800      	cmp	r0, #0
 800c34e:	dc03      	bgt.n	800c358 <_dtoa_r+0xa58>
 800c350:	d1e1      	bne.n	800c316 <_dtoa_r+0xa16>
 800c352:	f018 0f01 	tst.w	r8, #1
 800c356:	d0de      	beq.n	800c316 <_dtoa_r+0xa16>
 800c358:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c35c:	d1d8      	bne.n	800c310 <_dtoa_r+0xa10>
 800c35e:	2339      	movs	r3, #57	@ 0x39
 800c360:	9a02      	ldr	r2, [sp, #8]
 800c362:	7013      	strb	r3, [r2, #0]
 800c364:	4633      	mov	r3, r6
 800c366:	461e      	mov	r6, r3
 800c368:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c36c:	3b01      	subs	r3, #1
 800c36e:	2a39      	cmp	r2, #57	@ 0x39
 800c370:	d052      	beq.n	800c418 <_dtoa_r+0xb18>
 800c372:	3201      	adds	r2, #1
 800c374:	701a      	strb	r2, [r3, #0]
 800c376:	e60e      	b.n	800bf96 <_dtoa_r+0x696>
 800c378:	2a00      	cmp	r2, #0
 800c37a:	dd07      	ble.n	800c38c <_dtoa_r+0xa8c>
 800c37c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800c380:	d0ed      	beq.n	800c35e <_dtoa_r+0xa5e>
 800c382:	9a02      	ldr	r2, [sp, #8]
 800c384:	f108 0301 	add.w	r3, r8, #1
 800c388:	7013      	strb	r3, [r2, #0]
 800c38a:	e604      	b.n	800bf96 <_dtoa_r+0x696>
 800c38c:	9b07      	ldr	r3, [sp, #28]
 800c38e:	9a07      	ldr	r2, [sp, #28]
 800c390:	f803 8c01 	strb.w	r8, [r3, #-1]
 800c394:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c396:	4293      	cmp	r3, r2
 800c398:	d028      	beq.n	800c3ec <_dtoa_r+0xaec>
 800c39a:	4649      	mov	r1, r9
 800c39c:	2300      	movs	r3, #0
 800c39e:	220a      	movs	r2, #10
 800c3a0:	4658      	mov	r0, fp
 800c3a2:	f000 f9d5 	bl	800c750 <__multadd>
 800c3a6:	42af      	cmp	r7, r5
 800c3a8:	4681      	mov	r9, r0
 800c3aa:	f04f 0300 	mov.w	r3, #0
 800c3ae:	f04f 020a 	mov.w	r2, #10
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	4658      	mov	r0, fp
 800c3b6:	d107      	bne.n	800c3c8 <_dtoa_r+0xac8>
 800c3b8:	f000 f9ca 	bl	800c750 <__multadd>
 800c3bc:	4607      	mov	r7, r0
 800c3be:	4605      	mov	r5, r0
 800c3c0:	9b07      	ldr	r3, [sp, #28]
 800c3c2:	3301      	adds	r3, #1
 800c3c4:	9307      	str	r3, [sp, #28]
 800c3c6:	e774      	b.n	800c2b2 <_dtoa_r+0x9b2>
 800c3c8:	f000 f9c2 	bl	800c750 <__multadd>
 800c3cc:	4629      	mov	r1, r5
 800c3ce:	4607      	mov	r7, r0
 800c3d0:	2300      	movs	r3, #0
 800c3d2:	220a      	movs	r2, #10
 800c3d4:	4658      	mov	r0, fp
 800c3d6:	f000 f9bb 	bl	800c750 <__multadd>
 800c3da:	4605      	mov	r5, r0
 800c3dc:	e7f0      	b.n	800c3c0 <_dtoa_r+0xac0>
 800c3de:	9b08      	ldr	r3, [sp, #32]
 800c3e0:	2700      	movs	r7, #0
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	bfcc      	ite	gt
 800c3e6:	461e      	movgt	r6, r3
 800c3e8:	2601      	movle	r6, #1
 800c3ea:	4456      	add	r6, sl
 800c3ec:	4649      	mov	r1, r9
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	4658      	mov	r0, fp
 800c3f2:	f000 fb57 	bl	800caa4 <__lshift>
 800c3f6:	4621      	mov	r1, r4
 800c3f8:	4681      	mov	r9, r0
 800c3fa:	f000 fbbf 	bl	800cb7c <__mcmp>
 800c3fe:	2800      	cmp	r0, #0
 800c400:	dcb0      	bgt.n	800c364 <_dtoa_r+0xa64>
 800c402:	d102      	bne.n	800c40a <_dtoa_r+0xb0a>
 800c404:	f018 0f01 	tst.w	r8, #1
 800c408:	d1ac      	bne.n	800c364 <_dtoa_r+0xa64>
 800c40a:	4633      	mov	r3, r6
 800c40c:	461e      	mov	r6, r3
 800c40e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c412:	2a30      	cmp	r2, #48	@ 0x30
 800c414:	d0fa      	beq.n	800c40c <_dtoa_r+0xb0c>
 800c416:	e5be      	b.n	800bf96 <_dtoa_r+0x696>
 800c418:	459a      	cmp	sl, r3
 800c41a:	d1a4      	bne.n	800c366 <_dtoa_r+0xa66>
 800c41c:	9b04      	ldr	r3, [sp, #16]
 800c41e:	3301      	adds	r3, #1
 800c420:	9304      	str	r3, [sp, #16]
 800c422:	2331      	movs	r3, #49	@ 0x31
 800c424:	f88a 3000 	strb.w	r3, [sl]
 800c428:	e5b5      	b.n	800bf96 <_dtoa_r+0x696>
 800c42a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c42c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800c48c <_dtoa_r+0xb8c>
 800c430:	b11b      	cbz	r3, 800c43a <_dtoa_r+0xb3a>
 800c432:	f10a 0308 	add.w	r3, sl, #8
 800c436:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c438:	6013      	str	r3, [r2, #0]
 800c43a:	4650      	mov	r0, sl
 800c43c:	b017      	add	sp, #92	@ 0x5c
 800c43e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c442:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c444:	2b01      	cmp	r3, #1
 800c446:	f77f ae3d 	ble.w	800c0c4 <_dtoa_r+0x7c4>
 800c44a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c44c:	930a      	str	r3, [sp, #40]	@ 0x28
 800c44e:	2001      	movs	r0, #1
 800c450:	e65b      	b.n	800c10a <_dtoa_r+0x80a>
 800c452:	9b08      	ldr	r3, [sp, #32]
 800c454:	2b00      	cmp	r3, #0
 800c456:	f77f aed6 	ble.w	800c206 <_dtoa_r+0x906>
 800c45a:	4656      	mov	r6, sl
 800c45c:	4621      	mov	r1, r4
 800c45e:	4648      	mov	r0, r9
 800c460:	f7ff f9c3 	bl	800b7ea <quorem>
 800c464:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800c468:	9b08      	ldr	r3, [sp, #32]
 800c46a:	f806 8b01 	strb.w	r8, [r6], #1
 800c46e:	eba6 020a 	sub.w	r2, r6, sl
 800c472:	4293      	cmp	r3, r2
 800c474:	ddb3      	ble.n	800c3de <_dtoa_r+0xade>
 800c476:	4649      	mov	r1, r9
 800c478:	2300      	movs	r3, #0
 800c47a:	220a      	movs	r2, #10
 800c47c:	4658      	mov	r0, fp
 800c47e:	f000 f967 	bl	800c750 <__multadd>
 800c482:	4681      	mov	r9, r0
 800c484:	e7ea      	b.n	800c45c <_dtoa_r+0xb5c>
 800c486:	bf00      	nop
 800c488:	0800e37e 	.word	0x0800e37e
 800c48c:	0800e302 	.word	0x0800e302

0800c490 <_free_r>:
 800c490:	b538      	push	{r3, r4, r5, lr}
 800c492:	4605      	mov	r5, r0
 800c494:	2900      	cmp	r1, #0
 800c496:	d040      	beq.n	800c51a <_free_r+0x8a>
 800c498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c49c:	1f0c      	subs	r4, r1, #4
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	bfb8      	it	lt
 800c4a2:	18e4      	addlt	r4, r4, r3
 800c4a4:	f000 f8e6 	bl	800c674 <__malloc_lock>
 800c4a8:	4a1c      	ldr	r2, [pc, #112]	@ (800c51c <_free_r+0x8c>)
 800c4aa:	6813      	ldr	r3, [r2, #0]
 800c4ac:	b933      	cbnz	r3, 800c4bc <_free_r+0x2c>
 800c4ae:	6063      	str	r3, [r4, #4]
 800c4b0:	6014      	str	r4, [r2, #0]
 800c4b2:	4628      	mov	r0, r5
 800c4b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c4b8:	f000 b8e2 	b.w	800c680 <__malloc_unlock>
 800c4bc:	42a3      	cmp	r3, r4
 800c4be:	d908      	bls.n	800c4d2 <_free_r+0x42>
 800c4c0:	6820      	ldr	r0, [r4, #0]
 800c4c2:	1821      	adds	r1, r4, r0
 800c4c4:	428b      	cmp	r3, r1
 800c4c6:	bf01      	itttt	eq
 800c4c8:	6819      	ldreq	r1, [r3, #0]
 800c4ca:	685b      	ldreq	r3, [r3, #4]
 800c4cc:	1809      	addeq	r1, r1, r0
 800c4ce:	6021      	streq	r1, [r4, #0]
 800c4d0:	e7ed      	b.n	800c4ae <_free_r+0x1e>
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	685b      	ldr	r3, [r3, #4]
 800c4d6:	b10b      	cbz	r3, 800c4dc <_free_r+0x4c>
 800c4d8:	42a3      	cmp	r3, r4
 800c4da:	d9fa      	bls.n	800c4d2 <_free_r+0x42>
 800c4dc:	6811      	ldr	r1, [r2, #0]
 800c4de:	1850      	adds	r0, r2, r1
 800c4e0:	42a0      	cmp	r0, r4
 800c4e2:	d10b      	bne.n	800c4fc <_free_r+0x6c>
 800c4e4:	6820      	ldr	r0, [r4, #0]
 800c4e6:	4401      	add	r1, r0
 800c4e8:	1850      	adds	r0, r2, r1
 800c4ea:	4283      	cmp	r3, r0
 800c4ec:	6011      	str	r1, [r2, #0]
 800c4ee:	d1e0      	bne.n	800c4b2 <_free_r+0x22>
 800c4f0:	6818      	ldr	r0, [r3, #0]
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	4408      	add	r0, r1
 800c4f6:	6010      	str	r0, [r2, #0]
 800c4f8:	6053      	str	r3, [r2, #4]
 800c4fa:	e7da      	b.n	800c4b2 <_free_r+0x22>
 800c4fc:	d902      	bls.n	800c504 <_free_r+0x74>
 800c4fe:	230c      	movs	r3, #12
 800c500:	602b      	str	r3, [r5, #0]
 800c502:	e7d6      	b.n	800c4b2 <_free_r+0x22>
 800c504:	6820      	ldr	r0, [r4, #0]
 800c506:	1821      	adds	r1, r4, r0
 800c508:	428b      	cmp	r3, r1
 800c50a:	bf01      	itttt	eq
 800c50c:	6819      	ldreq	r1, [r3, #0]
 800c50e:	685b      	ldreq	r3, [r3, #4]
 800c510:	1809      	addeq	r1, r1, r0
 800c512:	6021      	streq	r1, [r4, #0]
 800c514:	6063      	str	r3, [r4, #4]
 800c516:	6054      	str	r4, [r2, #4]
 800c518:	e7cb      	b.n	800c4b2 <_free_r+0x22>
 800c51a:	bd38      	pop	{r3, r4, r5, pc}
 800c51c:	2000165c 	.word	0x2000165c

0800c520 <malloc>:
 800c520:	4b02      	ldr	r3, [pc, #8]	@ (800c52c <malloc+0xc>)
 800c522:	4601      	mov	r1, r0
 800c524:	6818      	ldr	r0, [r3, #0]
 800c526:	f000 b825 	b.w	800c574 <_malloc_r>
 800c52a:	bf00      	nop
 800c52c:	2000003c 	.word	0x2000003c

0800c530 <sbrk_aligned>:
 800c530:	b570      	push	{r4, r5, r6, lr}
 800c532:	4e0f      	ldr	r6, [pc, #60]	@ (800c570 <sbrk_aligned+0x40>)
 800c534:	460c      	mov	r4, r1
 800c536:	6831      	ldr	r1, [r6, #0]
 800c538:	4605      	mov	r5, r0
 800c53a:	b911      	cbnz	r1, 800c542 <sbrk_aligned+0x12>
 800c53c:	f000 fe40 	bl	800d1c0 <_sbrk_r>
 800c540:	6030      	str	r0, [r6, #0]
 800c542:	4621      	mov	r1, r4
 800c544:	4628      	mov	r0, r5
 800c546:	f000 fe3b 	bl	800d1c0 <_sbrk_r>
 800c54a:	1c43      	adds	r3, r0, #1
 800c54c:	d103      	bne.n	800c556 <sbrk_aligned+0x26>
 800c54e:	f04f 34ff 	mov.w	r4, #4294967295
 800c552:	4620      	mov	r0, r4
 800c554:	bd70      	pop	{r4, r5, r6, pc}
 800c556:	1cc4      	adds	r4, r0, #3
 800c558:	f024 0403 	bic.w	r4, r4, #3
 800c55c:	42a0      	cmp	r0, r4
 800c55e:	d0f8      	beq.n	800c552 <sbrk_aligned+0x22>
 800c560:	1a21      	subs	r1, r4, r0
 800c562:	4628      	mov	r0, r5
 800c564:	f000 fe2c 	bl	800d1c0 <_sbrk_r>
 800c568:	3001      	adds	r0, #1
 800c56a:	d1f2      	bne.n	800c552 <sbrk_aligned+0x22>
 800c56c:	e7ef      	b.n	800c54e <sbrk_aligned+0x1e>
 800c56e:	bf00      	nop
 800c570:	20001658 	.word	0x20001658

0800c574 <_malloc_r>:
 800c574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c578:	1ccd      	adds	r5, r1, #3
 800c57a:	f025 0503 	bic.w	r5, r5, #3
 800c57e:	3508      	adds	r5, #8
 800c580:	2d0c      	cmp	r5, #12
 800c582:	bf38      	it	cc
 800c584:	250c      	movcc	r5, #12
 800c586:	2d00      	cmp	r5, #0
 800c588:	4606      	mov	r6, r0
 800c58a:	db01      	blt.n	800c590 <_malloc_r+0x1c>
 800c58c:	42a9      	cmp	r1, r5
 800c58e:	d904      	bls.n	800c59a <_malloc_r+0x26>
 800c590:	230c      	movs	r3, #12
 800c592:	6033      	str	r3, [r6, #0]
 800c594:	2000      	movs	r0, #0
 800c596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c59a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c670 <_malloc_r+0xfc>
 800c59e:	f000 f869 	bl	800c674 <__malloc_lock>
 800c5a2:	f8d8 3000 	ldr.w	r3, [r8]
 800c5a6:	461c      	mov	r4, r3
 800c5a8:	bb44      	cbnz	r4, 800c5fc <_malloc_r+0x88>
 800c5aa:	4629      	mov	r1, r5
 800c5ac:	4630      	mov	r0, r6
 800c5ae:	f7ff ffbf 	bl	800c530 <sbrk_aligned>
 800c5b2:	1c43      	adds	r3, r0, #1
 800c5b4:	4604      	mov	r4, r0
 800c5b6:	d158      	bne.n	800c66a <_malloc_r+0xf6>
 800c5b8:	f8d8 4000 	ldr.w	r4, [r8]
 800c5bc:	4627      	mov	r7, r4
 800c5be:	2f00      	cmp	r7, #0
 800c5c0:	d143      	bne.n	800c64a <_malloc_r+0xd6>
 800c5c2:	2c00      	cmp	r4, #0
 800c5c4:	d04b      	beq.n	800c65e <_malloc_r+0xea>
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	4639      	mov	r1, r7
 800c5ca:	4630      	mov	r0, r6
 800c5cc:	eb04 0903 	add.w	r9, r4, r3
 800c5d0:	f000 fdf6 	bl	800d1c0 <_sbrk_r>
 800c5d4:	4581      	cmp	r9, r0
 800c5d6:	d142      	bne.n	800c65e <_malloc_r+0xea>
 800c5d8:	6821      	ldr	r1, [r4, #0]
 800c5da:	4630      	mov	r0, r6
 800c5dc:	1a6d      	subs	r5, r5, r1
 800c5de:	4629      	mov	r1, r5
 800c5e0:	f7ff ffa6 	bl	800c530 <sbrk_aligned>
 800c5e4:	3001      	adds	r0, #1
 800c5e6:	d03a      	beq.n	800c65e <_malloc_r+0xea>
 800c5e8:	6823      	ldr	r3, [r4, #0]
 800c5ea:	442b      	add	r3, r5
 800c5ec:	6023      	str	r3, [r4, #0]
 800c5ee:	f8d8 3000 	ldr.w	r3, [r8]
 800c5f2:	685a      	ldr	r2, [r3, #4]
 800c5f4:	bb62      	cbnz	r2, 800c650 <_malloc_r+0xdc>
 800c5f6:	f8c8 7000 	str.w	r7, [r8]
 800c5fa:	e00f      	b.n	800c61c <_malloc_r+0xa8>
 800c5fc:	6822      	ldr	r2, [r4, #0]
 800c5fe:	1b52      	subs	r2, r2, r5
 800c600:	d420      	bmi.n	800c644 <_malloc_r+0xd0>
 800c602:	2a0b      	cmp	r2, #11
 800c604:	d917      	bls.n	800c636 <_malloc_r+0xc2>
 800c606:	1961      	adds	r1, r4, r5
 800c608:	42a3      	cmp	r3, r4
 800c60a:	6025      	str	r5, [r4, #0]
 800c60c:	bf18      	it	ne
 800c60e:	6059      	strne	r1, [r3, #4]
 800c610:	6863      	ldr	r3, [r4, #4]
 800c612:	bf08      	it	eq
 800c614:	f8c8 1000 	streq.w	r1, [r8]
 800c618:	5162      	str	r2, [r4, r5]
 800c61a:	604b      	str	r3, [r1, #4]
 800c61c:	4630      	mov	r0, r6
 800c61e:	f000 f82f 	bl	800c680 <__malloc_unlock>
 800c622:	f104 000b 	add.w	r0, r4, #11
 800c626:	1d23      	adds	r3, r4, #4
 800c628:	f020 0007 	bic.w	r0, r0, #7
 800c62c:	1ac2      	subs	r2, r0, r3
 800c62e:	bf1c      	itt	ne
 800c630:	1a1b      	subne	r3, r3, r0
 800c632:	50a3      	strne	r3, [r4, r2]
 800c634:	e7af      	b.n	800c596 <_malloc_r+0x22>
 800c636:	6862      	ldr	r2, [r4, #4]
 800c638:	42a3      	cmp	r3, r4
 800c63a:	bf0c      	ite	eq
 800c63c:	f8c8 2000 	streq.w	r2, [r8]
 800c640:	605a      	strne	r2, [r3, #4]
 800c642:	e7eb      	b.n	800c61c <_malloc_r+0xa8>
 800c644:	4623      	mov	r3, r4
 800c646:	6864      	ldr	r4, [r4, #4]
 800c648:	e7ae      	b.n	800c5a8 <_malloc_r+0x34>
 800c64a:	463c      	mov	r4, r7
 800c64c:	687f      	ldr	r7, [r7, #4]
 800c64e:	e7b6      	b.n	800c5be <_malloc_r+0x4a>
 800c650:	461a      	mov	r2, r3
 800c652:	685b      	ldr	r3, [r3, #4]
 800c654:	42a3      	cmp	r3, r4
 800c656:	d1fb      	bne.n	800c650 <_malloc_r+0xdc>
 800c658:	2300      	movs	r3, #0
 800c65a:	6053      	str	r3, [r2, #4]
 800c65c:	e7de      	b.n	800c61c <_malloc_r+0xa8>
 800c65e:	230c      	movs	r3, #12
 800c660:	4630      	mov	r0, r6
 800c662:	6033      	str	r3, [r6, #0]
 800c664:	f000 f80c 	bl	800c680 <__malloc_unlock>
 800c668:	e794      	b.n	800c594 <_malloc_r+0x20>
 800c66a:	6005      	str	r5, [r0, #0]
 800c66c:	e7d6      	b.n	800c61c <_malloc_r+0xa8>
 800c66e:	bf00      	nop
 800c670:	2000165c 	.word	0x2000165c

0800c674 <__malloc_lock>:
 800c674:	4801      	ldr	r0, [pc, #4]	@ (800c67c <__malloc_lock+0x8>)
 800c676:	f7ff b89a 	b.w	800b7ae <__retarget_lock_acquire_recursive>
 800c67a:	bf00      	nop
 800c67c:	20001654 	.word	0x20001654

0800c680 <__malloc_unlock>:
 800c680:	4801      	ldr	r0, [pc, #4]	@ (800c688 <__malloc_unlock+0x8>)
 800c682:	f7ff b895 	b.w	800b7b0 <__retarget_lock_release_recursive>
 800c686:	bf00      	nop
 800c688:	20001654 	.word	0x20001654

0800c68c <_Balloc>:
 800c68c:	b570      	push	{r4, r5, r6, lr}
 800c68e:	69c6      	ldr	r6, [r0, #28]
 800c690:	4604      	mov	r4, r0
 800c692:	460d      	mov	r5, r1
 800c694:	b976      	cbnz	r6, 800c6b4 <_Balloc+0x28>
 800c696:	2010      	movs	r0, #16
 800c698:	f7ff ff42 	bl	800c520 <malloc>
 800c69c:	4602      	mov	r2, r0
 800c69e:	61e0      	str	r0, [r4, #28]
 800c6a0:	b920      	cbnz	r0, 800c6ac <_Balloc+0x20>
 800c6a2:	216b      	movs	r1, #107	@ 0x6b
 800c6a4:	4b17      	ldr	r3, [pc, #92]	@ (800c704 <_Balloc+0x78>)
 800c6a6:	4818      	ldr	r0, [pc, #96]	@ (800c708 <_Balloc+0x7c>)
 800c6a8:	f000 fd9a 	bl	800d1e0 <__assert_func>
 800c6ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c6b0:	6006      	str	r6, [r0, #0]
 800c6b2:	60c6      	str	r6, [r0, #12]
 800c6b4:	69e6      	ldr	r6, [r4, #28]
 800c6b6:	68f3      	ldr	r3, [r6, #12]
 800c6b8:	b183      	cbz	r3, 800c6dc <_Balloc+0x50>
 800c6ba:	69e3      	ldr	r3, [r4, #28]
 800c6bc:	68db      	ldr	r3, [r3, #12]
 800c6be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c6c2:	b9b8      	cbnz	r0, 800c6f4 <_Balloc+0x68>
 800c6c4:	2101      	movs	r1, #1
 800c6c6:	fa01 f605 	lsl.w	r6, r1, r5
 800c6ca:	1d72      	adds	r2, r6, #5
 800c6cc:	4620      	mov	r0, r4
 800c6ce:	0092      	lsls	r2, r2, #2
 800c6d0:	f000 fda4 	bl	800d21c <_calloc_r>
 800c6d4:	b160      	cbz	r0, 800c6f0 <_Balloc+0x64>
 800c6d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c6da:	e00e      	b.n	800c6fa <_Balloc+0x6e>
 800c6dc:	2221      	movs	r2, #33	@ 0x21
 800c6de:	2104      	movs	r1, #4
 800c6e0:	4620      	mov	r0, r4
 800c6e2:	f000 fd9b 	bl	800d21c <_calloc_r>
 800c6e6:	69e3      	ldr	r3, [r4, #28]
 800c6e8:	60f0      	str	r0, [r6, #12]
 800c6ea:	68db      	ldr	r3, [r3, #12]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d1e4      	bne.n	800c6ba <_Balloc+0x2e>
 800c6f0:	2000      	movs	r0, #0
 800c6f2:	bd70      	pop	{r4, r5, r6, pc}
 800c6f4:	6802      	ldr	r2, [r0, #0]
 800c6f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c6fa:	2300      	movs	r3, #0
 800c6fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c700:	e7f7      	b.n	800c6f2 <_Balloc+0x66>
 800c702:	bf00      	nop
 800c704:	0800e30f 	.word	0x0800e30f
 800c708:	0800e38f 	.word	0x0800e38f

0800c70c <_Bfree>:
 800c70c:	b570      	push	{r4, r5, r6, lr}
 800c70e:	69c6      	ldr	r6, [r0, #28]
 800c710:	4605      	mov	r5, r0
 800c712:	460c      	mov	r4, r1
 800c714:	b976      	cbnz	r6, 800c734 <_Bfree+0x28>
 800c716:	2010      	movs	r0, #16
 800c718:	f7ff ff02 	bl	800c520 <malloc>
 800c71c:	4602      	mov	r2, r0
 800c71e:	61e8      	str	r0, [r5, #28]
 800c720:	b920      	cbnz	r0, 800c72c <_Bfree+0x20>
 800c722:	218f      	movs	r1, #143	@ 0x8f
 800c724:	4b08      	ldr	r3, [pc, #32]	@ (800c748 <_Bfree+0x3c>)
 800c726:	4809      	ldr	r0, [pc, #36]	@ (800c74c <_Bfree+0x40>)
 800c728:	f000 fd5a 	bl	800d1e0 <__assert_func>
 800c72c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c730:	6006      	str	r6, [r0, #0]
 800c732:	60c6      	str	r6, [r0, #12]
 800c734:	b13c      	cbz	r4, 800c746 <_Bfree+0x3a>
 800c736:	69eb      	ldr	r3, [r5, #28]
 800c738:	6862      	ldr	r2, [r4, #4]
 800c73a:	68db      	ldr	r3, [r3, #12]
 800c73c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c740:	6021      	str	r1, [r4, #0]
 800c742:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c746:	bd70      	pop	{r4, r5, r6, pc}
 800c748:	0800e30f 	.word	0x0800e30f
 800c74c:	0800e38f 	.word	0x0800e38f

0800c750 <__multadd>:
 800c750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c754:	4607      	mov	r7, r0
 800c756:	460c      	mov	r4, r1
 800c758:	461e      	mov	r6, r3
 800c75a:	2000      	movs	r0, #0
 800c75c:	690d      	ldr	r5, [r1, #16]
 800c75e:	f101 0c14 	add.w	ip, r1, #20
 800c762:	f8dc 3000 	ldr.w	r3, [ip]
 800c766:	3001      	adds	r0, #1
 800c768:	b299      	uxth	r1, r3
 800c76a:	fb02 6101 	mla	r1, r2, r1, r6
 800c76e:	0c1e      	lsrs	r6, r3, #16
 800c770:	0c0b      	lsrs	r3, r1, #16
 800c772:	fb02 3306 	mla	r3, r2, r6, r3
 800c776:	b289      	uxth	r1, r1
 800c778:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c77c:	4285      	cmp	r5, r0
 800c77e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c782:	f84c 1b04 	str.w	r1, [ip], #4
 800c786:	dcec      	bgt.n	800c762 <__multadd+0x12>
 800c788:	b30e      	cbz	r6, 800c7ce <__multadd+0x7e>
 800c78a:	68a3      	ldr	r3, [r4, #8]
 800c78c:	42ab      	cmp	r3, r5
 800c78e:	dc19      	bgt.n	800c7c4 <__multadd+0x74>
 800c790:	6861      	ldr	r1, [r4, #4]
 800c792:	4638      	mov	r0, r7
 800c794:	3101      	adds	r1, #1
 800c796:	f7ff ff79 	bl	800c68c <_Balloc>
 800c79a:	4680      	mov	r8, r0
 800c79c:	b928      	cbnz	r0, 800c7aa <__multadd+0x5a>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	21ba      	movs	r1, #186	@ 0xba
 800c7a2:	4b0c      	ldr	r3, [pc, #48]	@ (800c7d4 <__multadd+0x84>)
 800c7a4:	480c      	ldr	r0, [pc, #48]	@ (800c7d8 <__multadd+0x88>)
 800c7a6:	f000 fd1b 	bl	800d1e0 <__assert_func>
 800c7aa:	6922      	ldr	r2, [r4, #16]
 800c7ac:	f104 010c 	add.w	r1, r4, #12
 800c7b0:	3202      	adds	r2, #2
 800c7b2:	0092      	lsls	r2, r2, #2
 800c7b4:	300c      	adds	r0, #12
 800c7b6:	f7ff f80a 	bl	800b7ce <memcpy>
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	4638      	mov	r0, r7
 800c7be:	f7ff ffa5 	bl	800c70c <_Bfree>
 800c7c2:	4644      	mov	r4, r8
 800c7c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c7c8:	3501      	adds	r5, #1
 800c7ca:	615e      	str	r6, [r3, #20]
 800c7cc:	6125      	str	r5, [r4, #16]
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c7d4:	0800e37e 	.word	0x0800e37e
 800c7d8:	0800e38f 	.word	0x0800e38f

0800c7dc <__hi0bits>:
 800c7dc:	4603      	mov	r3, r0
 800c7de:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c7e2:	bf3a      	itte	cc
 800c7e4:	0403      	lslcc	r3, r0, #16
 800c7e6:	2010      	movcc	r0, #16
 800c7e8:	2000      	movcs	r0, #0
 800c7ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c7ee:	bf3c      	itt	cc
 800c7f0:	021b      	lslcc	r3, r3, #8
 800c7f2:	3008      	addcc	r0, #8
 800c7f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c7f8:	bf3c      	itt	cc
 800c7fa:	011b      	lslcc	r3, r3, #4
 800c7fc:	3004      	addcc	r0, #4
 800c7fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c802:	bf3c      	itt	cc
 800c804:	009b      	lslcc	r3, r3, #2
 800c806:	3002      	addcc	r0, #2
 800c808:	2b00      	cmp	r3, #0
 800c80a:	db05      	blt.n	800c818 <__hi0bits+0x3c>
 800c80c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c810:	f100 0001 	add.w	r0, r0, #1
 800c814:	bf08      	it	eq
 800c816:	2020      	moveq	r0, #32
 800c818:	4770      	bx	lr

0800c81a <__lo0bits>:
 800c81a:	6803      	ldr	r3, [r0, #0]
 800c81c:	4602      	mov	r2, r0
 800c81e:	f013 0007 	ands.w	r0, r3, #7
 800c822:	d00b      	beq.n	800c83c <__lo0bits+0x22>
 800c824:	07d9      	lsls	r1, r3, #31
 800c826:	d421      	bmi.n	800c86c <__lo0bits+0x52>
 800c828:	0798      	lsls	r0, r3, #30
 800c82a:	bf49      	itett	mi
 800c82c:	085b      	lsrmi	r3, r3, #1
 800c82e:	089b      	lsrpl	r3, r3, #2
 800c830:	2001      	movmi	r0, #1
 800c832:	6013      	strmi	r3, [r2, #0]
 800c834:	bf5c      	itt	pl
 800c836:	2002      	movpl	r0, #2
 800c838:	6013      	strpl	r3, [r2, #0]
 800c83a:	4770      	bx	lr
 800c83c:	b299      	uxth	r1, r3
 800c83e:	b909      	cbnz	r1, 800c844 <__lo0bits+0x2a>
 800c840:	2010      	movs	r0, #16
 800c842:	0c1b      	lsrs	r3, r3, #16
 800c844:	b2d9      	uxtb	r1, r3
 800c846:	b909      	cbnz	r1, 800c84c <__lo0bits+0x32>
 800c848:	3008      	adds	r0, #8
 800c84a:	0a1b      	lsrs	r3, r3, #8
 800c84c:	0719      	lsls	r1, r3, #28
 800c84e:	bf04      	itt	eq
 800c850:	091b      	lsreq	r3, r3, #4
 800c852:	3004      	addeq	r0, #4
 800c854:	0799      	lsls	r1, r3, #30
 800c856:	bf04      	itt	eq
 800c858:	089b      	lsreq	r3, r3, #2
 800c85a:	3002      	addeq	r0, #2
 800c85c:	07d9      	lsls	r1, r3, #31
 800c85e:	d403      	bmi.n	800c868 <__lo0bits+0x4e>
 800c860:	085b      	lsrs	r3, r3, #1
 800c862:	f100 0001 	add.w	r0, r0, #1
 800c866:	d003      	beq.n	800c870 <__lo0bits+0x56>
 800c868:	6013      	str	r3, [r2, #0]
 800c86a:	4770      	bx	lr
 800c86c:	2000      	movs	r0, #0
 800c86e:	4770      	bx	lr
 800c870:	2020      	movs	r0, #32
 800c872:	4770      	bx	lr

0800c874 <__i2b>:
 800c874:	b510      	push	{r4, lr}
 800c876:	460c      	mov	r4, r1
 800c878:	2101      	movs	r1, #1
 800c87a:	f7ff ff07 	bl	800c68c <_Balloc>
 800c87e:	4602      	mov	r2, r0
 800c880:	b928      	cbnz	r0, 800c88e <__i2b+0x1a>
 800c882:	f240 1145 	movw	r1, #325	@ 0x145
 800c886:	4b04      	ldr	r3, [pc, #16]	@ (800c898 <__i2b+0x24>)
 800c888:	4804      	ldr	r0, [pc, #16]	@ (800c89c <__i2b+0x28>)
 800c88a:	f000 fca9 	bl	800d1e0 <__assert_func>
 800c88e:	2301      	movs	r3, #1
 800c890:	6144      	str	r4, [r0, #20]
 800c892:	6103      	str	r3, [r0, #16]
 800c894:	bd10      	pop	{r4, pc}
 800c896:	bf00      	nop
 800c898:	0800e37e 	.word	0x0800e37e
 800c89c:	0800e38f 	.word	0x0800e38f

0800c8a0 <__multiply>:
 800c8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a4:	4614      	mov	r4, r2
 800c8a6:	690a      	ldr	r2, [r1, #16]
 800c8a8:	6923      	ldr	r3, [r4, #16]
 800c8aa:	460f      	mov	r7, r1
 800c8ac:	429a      	cmp	r2, r3
 800c8ae:	bfa2      	ittt	ge
 800c8b0:	4623      	movge	r3, r4
 800c8b2:	460c      	movge	r4, r1
 800c8b4:	461f      	movge	r7, r3
 800c8b6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800c8ba:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800c8be:	68a3      	ldr	r3, [r4, #8]
 800c8c0:	6861      	ldr	r1, [r4, #4]
 800c8c2:	eb0a 0609 	add.w	r6, sl, r9
 800c8c6:	42b3      	cmp	r3, r6
 800c8c8:	b085      	sub	sp, #20
 800c8ca:	bfb8      	it	lt
 800c8cc:	3101      	addlt	r1, #1
 800c8ce:	f7ff fedd 	bl	800c68c <_Balloc>
 800c8d2:	b930      	cbnz	r0, 800c8e2 <__multiply+0x42>
 800c8d4:	4602      	mov	r2, r0
 800c8d6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c8da:	4b43      	ldr	r3, [pc, #268]	@ (800c9e8 <__multiply+0x148>)
 800c8dc:	4843      	ldr	r0, [pc, #268]	@ (800c9ec <__multiply+0x14c>)
 800c8de:	f000 fc7f 	bl	800d1e0 <__assert_func>
 800c8e2:	f100 0514 	add.w	r5, r0, #20
 800c8e6:	462b      	mov	r3, r5
 800c8e8:	2200      	movs	r2, #0
 800c8ea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800c8ee:	4543      	cmp	r3, r8
 800c8f0:	d321      	bcc.n	800c936 <__multiply+0x96>
 800c8f2:	f107 0114 	add.w	r1, r7, #20
 800c8f6:	f104 0214 	add.w	r2, r4, #20
 800c8fa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800c8fe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800c902:	9302      	str	r3, [sp, #8]
 800c904:	1b13      	subs	r3, r2, r4
 800c906:	3b15      	subs	r3, #21
 800c908:	f023 0303 	bic.w	r3, r3, #3
 800c90c:	3304      	adds	r3, #4
 800c90e:	f104 0715 	add.w	r7, r4, #21
 800c912:	42ba      	cmp	r2, r7
 800c914:	bf38      	it	cc
 800c916:	2304      	movcc	r3, #4
 800c918:	9301      	str	r3, [sp, #4]
 800c91a:	9b02      	ldr	r3, [sp, #8]
 800c91c:	9103      	str	r1, [sp, #12]
 800c91e:	428b      	cmp	r3, r1
 800c920:	d80c      	bhi.n	800c93c <__multiply+0x9c>
 800c922:	2e00      	cmp	r6, #0
 800c924:	dd03      	ble.n	800c92e <__multiply+0x8e>
 800c926:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d05a      	beq.n	800c9e4 <__multiply+0x144>
 800c92e:	6106      	str	r6, [r0, #16]
 800c930:	b005      	add	sp, #20
 800c932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c936:	f843 2b04 	str.w	r2, [r3], #4
 800c93a:	e7d8      	b.n	800c8ee <__multiply+0x4e>
 800c93c:	f8b1 a000 	ldrh.w	sl, [r1]
 800c940:	f1ba 0f00 	cmp.w	sl, #0
 800c944:	d023      	beq.n	800c98e <__multiply+0xee>
 800c946:	46a9      	mov	r9, r5
 800c948:	f04f 0c00 	mov.w	ip, #0
 800c94c:	f104 0e14 	add.w	lr, r4, #20
 800c950:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c954:	f8d9 3000 	ldr.w	r3, [r9]
 800c958:	fa1f fb87 	uxth.w	fp, r7
 800c95c:	b29b      	uxth	r3, r3
 800c95e:	fb0a 330b 	mla	r3, sl, fp, r3
 800c962:	4463      	add	r3, ip
 800c964:	f8d9 c000 	ldr.w	ip, [r9]
 800c968:	0c3f      	lsrs	r7, r7, #16
 800c96a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800c96e:	fb0a c707 	mla	r7, sl, r7, ip
 800c972:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800c976:	b29b      	uxth	r3, r3
 800c978:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c97c:	4572      	cmp	r2, lr
 800c97e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800c982:	f849 3b04 	str.w	r3, [r9], #4
 800c986:	d8e3      	bhi.n	800c950 <__multiply+0xb0>
 800c988:	9b01      	ldr	r3, [sp, #4]
 800c98a:	f845 c003 	str.w	ip, [r5, r3]
 800c98e:	9b03      	ldr	r3, [sp, #12]
 800c990:	3104      	adds	r1, #4
 800c992:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c996:	f1b9 0f00 	cmp.w	r9, #0
 800c99a:	d021      	beq.n	800c9e0 <__multiply+0x140>
 800c99c:	46ae      	mov	lr, r5
 800c99e:	f04f 0a00 	mov.w	sl, #0
 800c9a2:	682b      	ldr	r3, [r5, #0]
 800c9a4:	f104 0c14 	add.w	ip, r4, #20
 800c9a8:	f8bc b000 	ldrh.w	fp, [ip]
 800c9ac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800c9b0:	b29b      	uxth	r3, r3
 800c9b2:	fb09 770b 	mla	r7, r9, fp, r7
 800c9b6:	4457      	add	r7, sl
 800c9b8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800c9bc:	f84e 3b04 	str.w	r3, [lr], #4
 800c9c0:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c9c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9c8:	f8be 3000 	ldrh.w	r3, [lr]
 800c9cc:	4562      	cmp	r2, ip
 800c9ce:	fb09 330a 	mla	r3, r9, sl, r3
 800c9d2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800c9d6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c9da:	d8e5      	bhi.n	800c9a8 <__multiply+0x108>
 800c9dc:	9f01      	ldr	r7, [sp, #4]
 800c9de:	51eb      	str	r3, [r5, r7]
 800c9e0:	3504      	adds	r5, #4
 800c9e2:	e79a      	b.n	800c91a <__multiply+0x7a>
 800c9e4:	3e01      	subs	r6, #1
 800c9e6:	e79c      	b.n	800c922 <__multiply+0x82>
 800c9e8:	0800e37e 	.word	0x0800e37e
 800c9ec:	0800e38f 	.word	0x0800e38f

0800c9f0 <__pow5mult>:
 800c9f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c9f4:	4615      	mov	r5, r2
 800c9f6:	f012 0203 	ands.w	r2, r2, #3
 800c9fa:	4607      	mov	r7, r0
 800c9fc:	460e      	mov	r6, r1
 800c9fe:	d007      	beq.n	800ca10 <__pow5mult+0x20>
 800ca00:	4c25      	ldr	r4, [pc, #148]	@ (800ca98 <__pow5mult+0xa8>)
 800ca02:	3a01      	subs	r2, #1
 800ca04:	2300      	movs	r3, #0
 800ca06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ca0a:	f7ff fea1 	bl	800c750 <__multadd>
 800ca0e:	4606      	mov	r6, r0
 800ca10:	10ad      	asrs	r5, r5, #2
 800ca12:	d03d      	beq.n	800ca90 <__pow5mult+0xa0>
 800ca14:	69fc      	ldr	r4, [r7, #28]
 800ca16:	b97c      	cbnz	r4, 800ca38 <__pow5mult+0x48>
 800ca18:	2010      	movs	r0, #16
 800ca1a:	f7ff fd81 	bl	800c520 <malloc>
 800ca1e:	4602      	mov	r2, r0
 800ca20:	61f8      	str	r0, [r7, #28]
 800ca22:	b928      	cbnz	r0, 800ca30 <__pow5mult+0x40>
 800ca24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ca28:	4b1c      	ldr	r3, [pc, #112]	@ (800ca9c <__pow5mult+0xac>)
 800ca2a:	481d      	ldr	r0, [pc, #116]	@ (800caa0 <__pow5mult+0xb0>)
 800ca2c:	f000 fbd8 	bl	800d1e0 <__assert_func>
 800ca30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ca34:	6004      	str	r4, [r0, #0]
 800ca36:	60c4      	str	r4, [r0, #12]
 800ca38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ca3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ca40:	b94c      	cbnz	r4, 800ca56 <__pow5mult+0x66>
 800ca42:	f240 2171 	movw	r1, #625	@ 0x271
 800ca46:	4638      	mov	r0, r7
 800ca48:	f7ff ff14 	bl	800c874 <__i2b>
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	4604      	mov	r4, r0
 800ca50:	f8c8 0008 	str.w	r0, [r8, #8]
 800ca54:	6003      	str	r3, [r0, #0]
 800ca56:	f04f 0900 	mov.w	r9, #0
 800ca5a:	07eb      	lsls	r3, r5, #31
 800ca5c:	d50a      	bpl.n	800ca74 <__pow5mult+0x84>
 800ca5e:	4631      	mov	r1, r6
 800ca60:	4622      	mov	r2, r4
 800ca62:	4638      	mov	r0, r7
 800ca64:	f7ff ff1c 	bl	800c8a0 <__multiply>
 800ca68:	4680      	mov	r8, r0
 800ca6a:	4631      	mov	r1, r6
 800ca6c:	4638      	mov	r0, r7
 800ca6e:	f7ff fe4d 	bl	800c70c <_Bfree>
 800ca72:	4646      	mov	r6, r8
 800ca74:	106d      	asrs	r5, r5, #1
 800ca76:	d00b      	beq.n	800ca90 <__pow5mult+0xa0>
 800ca78:	6820      	ldr	r0, [r4, #0]
 800ca7a:	b938      	cbnz	r0, 800ca8c <__pow5mult+0x9c>
 800ca7c:	4622      	mov	r2, r4
 800ca7e:	4621      	mov	r1, r4
 800ca80:	4638      	mov	r0, r7
 800ca82:	f7ff ff0d 	bl	800c8a0 <__multiply>
 800ca86:	6020      	str	r0, [r4, #0]
 800ca88:	f8c0 9000 	str.w	r9, [r0]
 800ca8c:	4604      	mov	r4, r0
 800ca8e:	e7e4      	b.n	800ca5a <__pow5mult+0x6a>
 800ca90:	4630      	mov	r0, r6
 800ca92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca96:	bf00      	nop
 800ca98:	0800e3e8 	.word	0x0800e3e8
 800ca9c:	0800e30f 	.word	0x0800e30f
 800caa0:	0800e38f 	.word	0x0800e38f

0800caa4 <__lshift>:
 800caa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800caa8:	460c      	mov	r4, r1
 800caaa:	4607      	mov	r7, r0
 800caac:	4691      	mov	r9, r2
 800caae:	6923      	ldr	r3, [r4, #16]
 800cab0:	6849      	ldr	r1, [r1, #4]
 800cab2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cab6:	68a3      	ldr	r3, [r4, #8]
 800cab8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cabc:	f108 0601 	add.w	r6, r8, #1
 800cac0:	42b3      	cmp	r3, r6
 800cac2:	db0b      	blt.n	800cadc <__lshift+0x38>
 800cac4:	4638      	mov	r0, r7
 800cac6:	f7ff fde1 	bl	800c68c <_Balloc>
 800caca:	4605      	mov	r5, r0
 800cacc:	b948      	cbnz	r0, 800cae2 <__lshift+0x3e>
 800cace:	4602      	mov	r2, r0
 800cad0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cad4:	4b27      	ldr	r3, [pc, #156]	@ (800cb74 <__lshift+0xd0>)
 800cad6:	4828      	ldr	r0, [pc, #160]	@ (800cb78 <__lshift+0xd4>)
 800cad8:	f000 fb82 	bl	800d1e0 <__assert_func>
 800cadc:	3101      	adds	r1, #1
 800cade:	005b      	lsls	r3, r3, #1
 800cae0:	e7ee      	b.n	800cac0 <__lshift+0x1c>
 800cae2:	2300      	movs	r3, #0
 800cae4:	f100 0114 	add.w	r1, r0, #20
 800cae8:	f100 0210 	add.w	r2, r0, #16
 800caec:	4618      	mov	r0, r3
 800caee:	4553      	cmp	r3, sl
 800caf0:	db33      	blt.n	800cb5a <__lshift+0xb6>
 800caf2:	6920      	ldr	r0, [r4, #16]
 800caf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800caf8:	f104 0314 	add.w	r3, r4, #20
 800cafc:	f019 091f 	ands.w	r9, r9, #31
 800cb00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cb04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cb08:	d02b      	beq.n	800cb62 <__lshift+0xbe>
 800cb0a:	468a      	mov	sl, r1
 800cb0c:	2200      	movs	r2, #0
 800cb0e:	f1c9 0e20 	rsb	lr, r9, #32
 800cb12:	6818      	ldr	r0, [r3, #0]
 800cb14:	fa00 f009 	lsl.w	r0, r0, r9
 800cb18:	4310      	orrs	r0, r2
 800cb1a:	f84a 0b04 	str.w	r0, [sl], #4
 800cb1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb22:	459c      	cmp	ip, r3
 800cb24:	fa22 f20e 	lsr.w	r2, r2, lr
 800cb28:	d8f3      	bhi.n	800cb12 <__lshift+0x6e>
 800cb2a:	ebac 0304 	sub.w	r3, ip, r4
 800cb2e:	3b15      	subs	r3, #21
 800cb30:	f023 0303 	bic.w	r3, r3, #3
 800cb34:	3304      	adds	r3, #4
 800cb36:	f104 0015 	add.w	r0, r4, #21
 800cb3a:	4584      	cmp	ip, r0
 800cb3c:	bf38      	it	cc
 800cb3e:	2304      	movcc	r3, #4
 800cb40:	50ca      	str	r2, [r1, r3]
 800cb42:	b10a      	cbz	r2, 800cb48 <__lshift+0xa4>
 800cb44:	f108 0602 	add.w	r6, r8, #2
 800cb48:	3e01      	subs	r6, #1
 800cb4a:	4638      	mov	r0, r7
 800cb4c:	4621      	mov	r1, r4
 800cb4e:	612e      	str	r6, [r5, #16]
 800cb50:	f7ff fddc 	bl	800c70c <_Bfree>
 800cb54:	4628      	mov	r0, r5
 800cb56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cb5a:	f842 0f04 	str.w	r0, [r2, #4]!
 800cb5e:	3301      	adds	r3, #1
 800cb60:	e7c5      	b.n	800caee <__lshift+0x4a>
 800cb62:	3904      	subs	r1, #4
 800cb64:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb68:	459c      	cmp	ip, r3
 800cb6a:	f841 2f04 	str.w	r2, [r1, #4]!
 800cb6e:	d8f9      	bhi.n	800cb64 <__lshift+0xc0>
 800cb70:	e7ea      	b.n	800cb48 <__lshift+0xa4>
 800cb72:	bf00      	nop
 800cb74:	0800e37e 	.word	0x0800e37e
 800cb78:	0800e38f 	.word	0x0800e38f

0800cb7c <__mcmp>:
 800cb7c:	4603      	mov	r3, r0
 800cb7e:	690a      	ldr	r2, [r1, #16]
 800cb80:	6900      	ldr	r0, [r0, #16]
 800cb82:	b530      	push	{r4, r5, lr}
 800cb84:	1a80      	subs	r0, r0, r2
 800cb86:	d10e      	bne.n	800cba6 <__mcmp+0x2a>
 800cb88:	3314      	adds	r3, #20
 800cb8a:	3114      	adds	r1, #20
 800cb8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cb90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cb94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cb98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cb9c:	4295      	cmp	r5, r2
 800cb9e:	d003      	beq.n	800cba8 <__mcmp+0x2c>
 800cba0:	d205      	bcs.n	800cbae <__mcmp+0x32>
 800cba2:	f04f 30ff 	mov.w	r0, #4294967295
 800cba6:	bd30      	pop	{r4, r5, pc}
 800cba8:	42a3      	cmp	r3, r4
 800cbaa:	d3f3      	bcc.n	800cb94 <__mcmp+0x18>
 800cbac:	e7fb      	b.n	800cba6 <__mcmp+0x2a>
 800cbae:	2001      	movs	r0, #1
 800cbb0:	e7f9      	b.n	800cba6 <__mcmp+0x2a>
	...

0800cbb4 <__mdiff>:
 800cbb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbb8:	4689      	mov	r9, r1
 800cbba:	4606      	mov	r6, r0
 800cbbc:	4611      	mov	r1, r2
 800cbbe:	4648      	mov	r0, r9
 800cbc0:	4614      	mov	r4, r2
 800cbc2:	f7ff ffdb 	bl	800cb7c <__mcmp>
 800cbc6:	1e05      	subs	r5, r0, #0
 800cbc8:	d112      	bne.n	800cbf0 <__mdiff+0x3c>
 800cbca:	4629      	mov	r1, r5
 800cbcc:	4630      	mov	r0, r6
 800cbce:	f7ff fd5d 	bl	800c68c <_Balloc>
 800cbd2:	4602      	mov	r2, r0
 800cbd4:	b928      	cbnz	r0, 800cbe2 <__mdiff+0x2e>
 800cbd6:	f240 2137 	movw	r1, #567	@ 0x237
 800cbda:	4b3e      	ldr	r3, [pc, #248]	@ (800ccd4 <__mdiff+0x120>)
 800cbdc:	483e      	ldr	r0, [pc, #248]	@ (800ccd8 <__mdiff+0x124>)
 800cbde:	f000 faff 	bl	800d1e0 <__assert_func>
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cbe8:	4610      	mov	r0, r2
 800cbea:	b003      	add	sp, #12
 800cbec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbf0:	bfbc      	itt	lt
 800cbf2:	464b      	movlt	r3, r9
 800cbf4:	46a1      	movlt	r9, r4
 800cbf6:	4630      	mov	r0, r6
 800cbf8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cbfc:	bfba      	itte	lt
 800cbfe:	461c      	movlt	r4, r3
 800cc00:	2501      	movlt	r5, #1
 800cc02:	2500      	movge	r5, #0
 800cc04:	f7ff fd42 	bl	800c68c <_Balloc>
 800cc08:	4602      	mov	r2, r0
 800cc0a:	b918      	cbnz	r0, 800cc14 <__mdiff+0x60>
 800cc0c:	f240 2145 	movw	r1, #581	@ 0x245
 800cc10:	4b30      	ldr	r3, [pc, #192]	@ (800ccd4 <__mdiff+0x120>)
 800cc12:	e7e3      	b.n	800cbdc <__mdiff+0x28>
 800cc14:	f100 0b14 	add.w	fp, r0, #20
 800cc18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cc1c:	f109 0310 	add.w	r3, r9, #16
 800cc20:	60c5      	str	r5, [r0, #12]
 800cc22:	f04f 0c00 	mov.w	ip, #0
 800cc26:	f109 0514 	add.w	r5, r9, #20
 800cc2a:	46d9      	mov	r9, fp
 800cc2c:	6926      	ldr	r6, [r4, #16]
 800cc2e:	f104 0e14 	add.w	lr, r4, #20
 800cc32:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cc36:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cc3a:	9301      	str	r3, [sp, #4]
 800cc3c:	9b01      	ldr	r3, [sp, #4]
 800cc3e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cc42:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cc46:	b281      	uxth	r1, r0
 800cc48:	9301      	str	r3, [sp, #4]
 800cc4a:	fa1f f38a 	uxth.w	r3, sl
 800cc4e:	1a5b      	subs	r3, r3, r1
 800cc50:	0c00      	lsrs	r0, r0, #16
 800cc52:	4463      	add	r3, ip
 800cc54:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cc58:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cc5c:	b29b      	uxth	r3, r3
 800cc5e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cc62:	4576      	cmp	r6, lr
 800cc64:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc68:	f849 3b04 	str.w	r3, [r9], #4
 800cc6c:	d8e6      	bhi.n	800cc3c <__mdiff+0x88>
 800cc6e:	1b33      	subs	r3, r6, r4
 800cc70:	3b15      	subs	r3, #21
 800cc72:	f023 0303 	bic.w	r3, r3, #3
 800cc76:	3415      	adds	r4, #21
 800cc78:	3304      	adds	r3, #4
 800cc7a:	42a6      	cmp	r6, r4
 800cc7c:	bf38      	it	cc
 800cc7e:	2304      	movcc	r3, #4
 800cc80:	441d      	add	r5, r3
 800cc82:	445b      	add	r3, fp
 800cc84:	461e      	mov	r6, r3
 800cc86:	462c      	mov	r4, r5
 800cc88:	4544      	cmp	r4, r8
 800cc8a:	d30e      	bcc.n	800ccaa <__mdiff+0xf6>
 800cc8c:	f108 0103 	add.w	r1, r8, #3
 800cc90:	1b49      	subs	r1, r1, r5
 800cc92:	f021 0103 	bic.w	r1, r1, #3
 800cc96:	3d03      	subs	r5, #3
 800cc98:	45a8      	cmp	r8, r5
 800cc9a:	bf38      	it	cc
 800cc9c:	2100      	movcc	r1, #0
 800cc9e:	440b      	add	r3, r1
 800cca0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cca4:	b199      	cbz	r1, 800ccce <__mdiff+0x11a>
 800cca6:	6117      	str	r7, [r2, #16]
 800cca8:	e79e      	b.n	800cbe8 <__mdiff+0x34>
 800ccaa:	46e6      	mov	lr, ip
 800ccac:	f854 1b04 	ldr.w	r1, [r4], #4
 800ccb0:	fa1f fc81 	uxth.w	ip, r1
 800ccb4:	44f4      	add	ip, lr
 800ccb6:	0c08      	lsrs	r0, r1, #16
 800ccb8:	4471      	add	r1, lr
 800ccba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ccbe:	b289      	uxth	r1, r1
 800ccc0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ccc4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ccc8:	f846 1b04 	str.w	r1, [r6], #4
 800cccc:	e7dc      	b.n	800cc88 <__mdiff+0xd4>
 800ccce:	3f01      	subs	r7, #1
 800ccd0:	e7e6      	b.n	800cca0 <__mdiff+0xec>
 800ccd2:	bf00      	nop
 800ccd4:	0800e37e 	.word	0x0800e37e
 800ccd8:	0800e38f 	.word	0x0800e38f

0800ccdc <__d2b>:
 800ccdc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800cce0:	2101      	movs	r1, #1
 800cce2:	4690      	mov	r8, r2
 800cce4:	4699      	mov	r9, r3
 800cce6:	9e08      	ldr	r6, [sp, #32]
 800cce8:	f7ff fcd0 	bl	800c68c <_Balloc>
 800ccec:	4604      	mov	r4, r0
 800ccee:	b930      	cbnz	r0, 800ccfe <__d2b+0x22>
 800ccf0:	4602      	mov	r2, r0
 800ccf2:	f240 310f 	movw	r1, #783	@ 0x30f
 800ccf6:	4b23      	ldr	r3, [pc, #140]	@ (800cd84 <__d2b+0xa8>)
 800ccf8:	4823      	ldr	r0, [pc, #140]	@ (800cd88 <__d2b+0xac>)
 800ccfa:	f000 fa71 	bl	800d1e0 <__assert_func>
 800ccfe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd02:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cd06:	b10d      	cbz	r5, 800cd0c <__d2b+0x30>
 800cd08:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cd0c:	9301      	str	r3, [sp, #4]
 800cd0e:	f1b8 0300 	subs.w	r3, r8, #0
 800cd12:	d024      	beq.n	800cd5e <__d2b+0x82>
 800cd14:	4668      	mov	r0, sp
 800cd16:	9300      	str	r3, [sp, #0]
 800cd18:	f7ff fd7f 	bl	800c81a <__lo0bits>
 800cd1c:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cd20:	b1d8      	cbz	r0, 800cd5a <__d2b+0x7e>
 800cd22:	f1c0 0320 	rsb	r3, r0, #32
 800cd26:	fa02 f303 	lsl.w	r3, r2, r3
 800cd2a:	430b      	orrs	r3, r1
 800cd2c:	40c2      	lsrs	r2, r0
 800cd2e:	6163      	str	r3, [r4, #20]
 800cd30:	9201      	str	r2, [sp, #4]
 800cd32:	9b01      	ldr	r3, [sp, #4]
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	bf0c      	ite	eq
 800cd38:	2201      	moveq	r2, #1
 800cd3a:	2202      	movne	r2, #2
 800cd3c:	61a3      	str	r3, [r4, #24]
 800cd3e:	6122      	str	r2, [r4, #16]
 800cd40:	b1ad      	cbz	r5, 800cd6e <__d2b+0x92>
 800cd42:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cd46:	4405      	add	r5, r0
 800cd48:	6035      	str	r5, [r6, #0]
 800cd4a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cd4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cd50:	6018      	str	r0, [r3, #0]
 800cd52:	4620      	mov	r0, r4
 800cd54:	b002      	add	sp, #8
 800cd56:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cd5a:	6161      	str	r1, [r4, #20]
 800cd5c:	e7e9      	b.n	800cd32 <__d2b+0x56>
 800cd5e:	a801      	add	r0, sp, #4
 800cd60:	f7ff fd5b 	bl	800c81a <__lo0bits>
 800cd64:	9b01      	ldr	r3, [sp, #4]
 800cd66:	2201      	movs	r2, #1
 800cd68:	6163      	str	r3, [r4, #20]
 800cd6a:	3020      	adds	r0, #32
 800cd6c:	e7e7      	b.n	800cd3e <__d2b+0x62>
 800cd6e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cd72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cd76:	6030      	str	r0, [r6, #0]
 800cd78:	6918      	ldr	r0, [r3, #16]
 800cd7a:	f7ff fd2f 	bl	800c7dc <__hi0bits>
 800cd7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cd82:	e7e4      	b.n	800cd4e <__d2b+0x72>
 800cd84:	0800e37e 	.word	0x0800e37e
 800cd88:	0800e38f 	.word	0x0800e38f

0800cd8c <__ssputs_r>:
 800cd8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd90:	461f      	mov	r7, r3
 800cd92:	688e      	ldr	r6, [r1, #8]
 800cd94:	4682      	mov	sl, r0
 800cd96:	42be      	cmp	r6, r7
 800cd98:	460c      	mov	r4, r1
 800cd9a:	4690      	mov	r8, r2
 800cd9c:	680b      	ldr	r3, [r1, #0]
 800cd9e:	d82d      	bhi.n	800cdfc <__ssputs_r+0x70>
 800cda0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cda4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cda8:	d026      	beq.n	800cdf8 <__ssputs_r+0x6c>
 800cdaa:	6965      	ldr	r5, [r4, #20]
 800cdac:	6909      	ldr	r1, [r1, #16]
 800cdae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cdb2:	eba3 0901 	sub.w	r9, r3, r1
 800cdb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cdba:	1c7b      	adds	r3, r7, #1
 800cdbc:	444b      	add	r3, r9
 800cdbe:	106d      	asrs	r5, r5, #1
 800cdc0:	429d      	cmp	r5, r3
 800cdc2:	bf38      	it	cc
 800cdc4:	461d      	movcc	r5, r3
 800cdc6:	0553      	lsls	r3, r2, #21
 800cdc8:	d527      	bpl.n	800ce1a <__ssputs_r+0x8e>
 800cdca:	4629      	mov	r1, r5
 800cdcc:	f7ff fbd2 	bl	800c574 <_malloc_r>
 800cdd0:	4606      	mov	r6, r0
 800cdd2:	b360      	cbz	r0, 800ce2e <__ssputs_r+0xa2>
 800cdd4:	464a      	mov	r2, r9
 800cdd6:	6921      	ldr	r1, [r4, #16]
 800cdd8:	f7fe fcf9 	bl	800b7ce <memcpy>
 800cddc:	89a3      	ldrh	r3, [r4, #12]
 800cdde:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cde2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde6:	81a3      	strh	r3, [r4, #12]
 800cde8:	6126      	str	r6, [r4, #16]
 800cdea:	444e      	add	r6, r9
 800cdec:	6026      	str	r6, [r4, #0]
 800cdee:	463e      	mov	r6, r7
 800cdf0:	6165      	str	r5, [r4, #20]
 800cdf2:	eba5 0509 	sub.w	r5, r5, r9
 800cdf6:	60a5      	str	r5, [r4, #8]
 800cdf8:	42be      	cmp	r6, r7
 800cdfa:	d900      	bls.n	800cdfe <__ssputs_r+0x72>
 800cdfc:	463e      	mov	r6, r7
 800cdfe:	4632      	mov	r2, r6
 800ce00:	4641      	mov	r1, r8
 800ce02:	6820      	ldr	r0, [r4, #0]
 800ce04:	f000 f9c2 	bl	800d18c <memmove>
 800ce08:	2000      	movs	r0, #0
 800ce0a:	68a3      	ldr	r3, [r4, #8]
 800ce0c:	1b9b      	subs	r3, r3, r6
 800ce0e:	60a3      	str	r3, [r4, #8]
 800ce10:	6823      	ldr	r3, [r4, #0]
 800ce12:	4433      	add	r3, r6
 800ce14:	6023      	str	r3, [r4, #0]
 800ce16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce1a:	462a      	mov	r2, r5
 800ce1c:	f000 fa24 	bl	800d268 <_realloc_r>
 800ce20:	4606      	mov	r6, r0
 800ce22:	2800      	cmp	r0, #0
 800ce24:	d1e0      	bne.n	800cde8 <__ssputs_r+0x5c>
 800ce26:	4650      	mov	r0, sl
 800ce28:	6921      	ldr	r1, [r4, #16]
 800ce2a:	f7ff fb31 	bl	800c490 <_free_r>
 800ce2e:	230c      	movs	r3, #12
 800ce30:	f8ca 3000 	str.w	r3, [sl]
 800ce34:	89a3      	ldrh	r3, [r4, #12]
 800ce36:	f04f 30ff 	mov.w	r0, #4294967295
 800ce3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce3e:	81a3      	strh	r3, [r4, #12]
 800ce40:	e7e9      	b.n	800ce16 <__ssputs_r+0x8a>
	...

0800ce44 <_svfiprintf_r>:
 800ce44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce48:	4698      	mov	r8, r3
 800ce4a:	898b      	ldrh	r3, [r1, #12]
 800ce4c:	4607      	mov	r7, r0
 800ce4e:	061b      	lsls	r3, r3, #24
 800ce50:	460d      	mov	r5, r1
 800ce52:	4614      	mov	r4, r2
 800ce54:	b09d      	sub	sp, #116	@ 0x74
 800ce56:	d510      	bpl.n	800ce7a <_svfiprintf_r+0x36>
 800ce58:	690b      	ldr	r3, [r1, #16]
 800ce5a:	b973      	cbnz	r3, 800ce7a <_svfiprintf_r+0x36>
 800ce5c:	2140      	movs	r1, #64	@ 0x40
 800ce5e:	f7ff fb89 	bl	800c574 <_malloc_r>
 800ce62:	6028      	str	r0, [r5, #0]
 800ce64:	6128      	str	r0, [r5, #16]
 800ce66:	b930      	cbnz	r0, 800ce76 <_svfiprintf_r+0x32>
 800ce68:	230c      	movs	r3, #12
 800ce6a:	603b      	str	r3, [r7, #0]
 800ce6c:	f04f 30ff 	mov.w	r0, #4294967295
 800ce70:	b01d      	add	sp, #116	@ 0x74
 800ce72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce76:	2340      	movs	r3, #64	@ 0x40
 800ce78:	616b      	str	r3, [r5, #20]
 800ce7a:	2300      	movs	r3, #0
 800ce7c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ce7e:	2320      	movs	r3, #32
 800ce80:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ce84:	2330      	movs	r3, #48	@ 0x30
 800ce86:	f04f 0901 	mov.w	r9, #1
 800ce8a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce8e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d028 <_svfiprintf_r+0x1e4>
 800ce92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ce96:	4623      	mov	r3, r4
 800ce98:	469a      	mov	sl, r3
 800ce9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce9e:	b10a      	cbz	r2, 800cea4 <_svfiprintf_r+0x60>
 800cea0:	2a25      	cmp	r2, #37	@ 0x25
 800cea2:	d1f9      	bne.n	800ce98 <_svfiprintf_r+0x54>
 800cea4:	ebba 0b04 	subs.w	fp, sl, r4
 800cea8:	d00b      	beq.n	800cec2 <_svfiprintf_r+0x7e>
 800ceaa:	465b      	mov	r3, fp
 800ceac:	4622      	mov	r2, r4
 800ceae:	4629      	mov	r1, r5
 800ceb0:	4638      	mov	r0, r7
 800ceb2:	f7ff ff6b 	bl	800cd8c <__ssputs_r>
 800ceb6:	3001      	adds	r0, #1
 800ceb8:	f000 80a7 	beq.w	800d00a <_svfiprintf_r+0x1c6>
 800cebc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cebe:	445a      	add	r2, fp
 800cec0:	9209      	str	r2, [sp, #36]	@ 0x24
 800cec2:	f89a 3000 	ldrb.w	r3, [sl]
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	f000 809f 	beq.w	800d00a <_svfiprintf_r+0x1c6>
 800cecc:	2300      	movs	r3, #0
 800cece:	f04f 32ff 	mov.w	r2, #4294967295
 800ced2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ced6:	f10a 0a01 	add.w	sl, sl, #1
 800ceda:	9304      	str	r3, [sp, #16]
 800cedc:	9307      	str	r3, [sp, #28]
 800cede:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cee2:	931a      	str	r3, [sp, #104]	@ 0x68
 800cee4:	4654      	mov	r4, sl
 800cee6:	2205      	movs	r2, #5
 800cee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ceec:	484e      	ldr	r0, [pc, #312]	@ (800d028 <_svfiprintf_r+0x1e4>)
 800ceee:	f7fe fc60 	bl	800b7b2 <memchr>
 800cef2:	9a04      	ldr	r2, [sp, #16]
 800cef4:	b9d8      	cbnz	r0, 800cf2e <_svfiprintf_r+0xea>
 800cef6:	06d0      	lsls	r0, r2, #27
 800cef8:	bf44      	itt	mi
 800cefa:	2320      	movmi	r3, #32
 800cefc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf00:	0711      	lsls	r1, r2, #28
 800cf02:	bf44      	itt	mi
 800cf04:	232b      	movmi	r3, #43	@ 0x2b
 800cf06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800cf0a:	f89a 3000 	ldrb.w	r3, [sl]
 800cf0e:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf10:	d015      	beq.n	800cf3e <_svfiprintf_r+0xfa>
 800cf12:	4654      	mov	r4, sl
 800cf14:	2000      	movs	r0, #0
 800cf16:	f04f 0c0a 	mov.w	ip, #10
 800cf1a:	9a07      	ldr	r2, [sp, #28]
 800cf1c:	4621      	mov	r1, r4
 800cf1e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cf22:	3b30      	subs	r3, #48	@ 0x30
 800cf24:	2b09      	cmp	r3, #9
 800cf26:	d94b      	bls.n	800cfc0 <_svfiprintf_r+0x17c>
 800cf28:	b1b0      	cbz	r0, 800cf58 <_svfiprintf_r+0x114>
 800cf2a:	9207      	str	r2, [sp, #28]
 800cf2c:	e014      	b.n	800cf58 <_svfiprintf_r+0x114>
 800cf2e:	eba0 0308 	sub.w	r3, r0, r8
 800cf32:	fa09 f303 	lsl.w	r3, r9, r3
 800cf36:	4313      	orrs	r3, r2
 800cf38:	46a2      	mov	sl, r4
 800cf3a:	9304      	str	r3, [sp, #16]
 800cf3c:	e7d2      	b.n	800cee4 <_svfiprintf_r+0xa0>
 800cf3e:	9b03      	ldr	r3, [sp, #12]
 800cf40:	1d19      	adds	r1, r3, #4
 800cf42:	681b      	ldr	r3, [r3, #0]
 800cf44:	9103      	str	r1, [sp, #12]
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	bfbb      	ittet	lt
 800cf4a:	425b      	neglt	r3, r3
 800cf4c:	f042 0202 	orrlt.w	r2, r2, #2
 800cf50:	9307      	strge	r3, [sp, #28]
 800cf52:	9307      	strlt	r3, [sp, #28]
 800cf54:	bfb8      	it	lt
 800cf56:	9204      	strlt	r2, [sp, #16]
 800cf58:	7823      	ldrb	r3, [r4, #0]
 800cf5a:	2b2e      	cmp	r3, #46	@ 0x2e
 800cf5c:	d10a      	bne.n	800cf74 <_svfiprintf_r+0x130>
 800cf5e:	7863      	ldrb	r3, [r4, #1]
 800cf60:	2b2a      	cmp	r3, #42	@ 0x2a
 800cf62:	d132      	bne.n	800cfca <_svfiprintf_r+0x186>
 800cf64:	9b03      	ldr	r3, [sp, #12]
 800cf66:	3402      	adds	r4, #2
 800cf68:	1d1a      	adds	r2, r3, #4
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	9203      	str	r2, [sp, #12]
 800cf6e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800cf72:	9305      	str	r3, [sp, #20]
 800cf74:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d02c <_svfiprintf_r+0x1e8>
 800cf78:	2203      	movs	r2, #3
 800cf7a:	4650      	mov	r0, sl
 800cf7c:	7821      	ldrb	r1, [r4, #0]
 800cf7e:	f7fe fc18 	bl	800b7b2 <memchr>
 800cf82:	b138      	cbz	r0, 800cf94 <_svfiprintf_r+0x150>
 800cf84:	2240      	movs	r2, #64	@ 0x40
 800cf86:	9b04      	ldr	r3, [sp, #16]
 800cf88:	eba0 000a 	sub.w	r0, r0, sl
 800cf8c:	4082      	lsls	r2, r0
 800cf8e:	4313      	orrs	r3, r2
 800cf90:	3401      	adds	r4, #1
 800cf92:	9304      	str	r3, [sp, #16]
 800cf94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf98:	2206      	movs	r2, #6
 800cf9a:	4825      	ldr	r0, [pc, #148]	@ (800d030 <_svfiprintf_r+0x1ec>)
 800cf9c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cfa0:	f7fe fc07 	bl	800b7b2 <memchr>
 800cfa4:	2800      	cmp	r0, #0
 800cfa6:	d036      	beq.n	800d016 <_svfiprintf_r+0x1d2>
 800cfa8:	4b22      	ldr	r3, [pc, #136]	@ (800d034 <_svfiprintf_r+0x1f0>)
 800cfaa:	bb1b      	cbnz	r3, 800cff4 <_svfiprintf_r+0x1b0>
 800cfac:	9b03      	ldr	r3, [sp, #12]
 800cfae:	3307      	adds	r3, #7
 800cfb0:	f023 0307 	bic.w	r3, r3, #7
 800cfb4:	3308      	adds	r3, #8
 800cfb6:	9303      	str	r3, [sp, #12]
 800cfb8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfba:	4433      	add	r3, r6
 800cfbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800cfbe:	e76a      	b.n	800ce96 <_svfiprintf_r+0x52>
 800cfc0:	460c      	mov	r4, r1
 800cfc2:	2001      	movs	r0, #1
 800cfc4:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfc8:	e7a8      	b.n	800cf1c <_svfiprintf_r+0xd8>
 800cfca:	2300      	movs	r3, #0
 800cfcc:	f04f 0c0a 	mov.w	ip, #10
 800cfd0:	4619      	mov	r1, r3
 800cfd2:	3401      	adds	r4, #1
 800cfd4:	9305      	str	r3, [sp, #20]
 800cfd6:	4620      	mov	r0, r4
 800cfd8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfdc:	3a30      	subs	r2, #48	@ 0x30
 800cfde:	2a09      	cmp	r2, #9
 800cfe0:	d903      	bls.n	800cfea <_svfiprintf_r+0x1a6>
 800cfe2:	2b00      	cmp	r3, #0
 800cfe4:	d0c6      	beq.n	800cf74 <_svfiprintf_r+0x130>
 800cfe6:	9105      	str	r1, [sp, #20]
 800cfe8:	e7c4      	b.n	800cf74 <_svfiprintf_r+0x130>
 800cfea:	4604      	mov	r4, r0
 800cfec:	2301      	movs	r3, #1
 800cfee:	fb0c 2101 	mla	r1, ip, r1, r2
 800cff2:	e7f0      	b.n	800cfd6 <_svfiprintf_r+0x192>
 800cff4:	ab03      	add	r3, sp, #12
 800cff6:	9300      	str	r3, [sp, #0]
 800cff8:	462a      	mov	r2, r5
 800cffa:	4638      	mov	r0, r7
 800cffc:	4b0e      	ldr	r3, [pc, #56]	@ (800d038 <_svfiprintf_r+0x1f4>)
 800cffe:	a904      	add	r1, sp, #16
 800d000:	f7fd fdea 	bl	800abd8 <_printf_float>
 800d004:	1c42      	adds	r2, r0, #1
 800d006:	4606      	mov	r6, r0
 800d008:	d1d6      	bne.n	800cfb8 <_svfiprintf_r+0x174>
 800d00a:	89ab      	ldrh	r3, [r5, #12]
 800d00c:	065b      	lsls	r3, r3, #25
 800d00e:	f53f af2d 	bmi.w	800ce6c <_svfiprintf_r+0x28>
 800d012:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d014:	e72c      	b.n	800ce70 <_svfiprintf_r+0x2c>
 800d016:	ab03      	add	r3, sp, #12
 800d018:	9300      	str	r3, [sp, #0]
 800d01a:	462a      	mov	r2, r5
 800d01c:	4638      	mov	r0, r7
 800d01e:	4b06      	ldr	r3, [pc, #24]	@ (800d038 <_svfiprintf_r+0x1f4>)
 800d020:	a904      	add	r1, sp, #16
 800d022:	f7fe f877 	bl	800b114 <_printf_i>
 800d026:	e7ed      	b.n	800d004 <_svfiprintf_r+0x1c0>
 800d028:	0800e4e8 	.word	0x0800e4e8
 800d02c:	0800e4ee 	.word	0x0800e4ee
 800d030:	0800e4f2 	.word	0x0800e4f2
 800d034:	0800abd9 	.word	0x0800abd9
 800d038:	0800cd8d 	.word	0x0800cd8d

0800d03c <__sflush_r>:
 800d03c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d042:	0716      	lsls	r6, r2, #28
 800d044:	4605      	mov	r5, r0
 800d046:	460c      	mov	r4, r1
 800d048:	d454      	bmi.n	800d0f4 <__sflush_r+0xb8>
 800d04a:	684b      	ldr	r3, [r1, #4]
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	dc02      	bgt.n	800d056 <__sflush_r+0x1a>
 800d050:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d052:	2b00      	cmp	r3, #0
 800d054:	dd48      	ble.n	800d0e8 <__sflush_r+0xac>
 800d056:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d058:	2e00      	cmp	r6, #0
 800d05a:	d045      	beq.n	800d0e8 <__sflush_r+0xac>
 800d05c:	2300      	movs	r3, #0
 800d05e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d062:	682f      	ldr	r7, [r5, #0]
 800d064:	6a21      	ldr	r1, [r4, #32]
 800d066:	602b      	str	r3, [r5, #0]
 800d068:	d030      	beq.n	800d0cc <__sflush_r+0x90>
 800d06a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d06c:	89a3      	ldrh	r3, [r4, #12]
 800d06e:	0759      	lsls	r1, r3, #29
 800d070:	d505      	bpl.n	800d07e <__sflush_r+0x42>
 800d072:	6863      	ldr	r3, [r4, #4]
 800d074:	1ad2      	subs	r2, r2, r3
 800d076:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d078:	b10b      	cbz	r3, 800d07e <__sflush_r+0x42>
 800d07a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d07c:	1ad2      	subs	r2, r2, r3
 800d07e:	2300      	movs	r3, #0
 800d080:	4628      	mov	r0, r5
 800d082:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d084:	6a21      	ldr	r1, [r4, #32]
 800d086:	47b0      	blx	r6
 800d088:	1c43      	adds	r3, r0, #1
 800d08a:	89a3      	ldrh	r3, [r4, #12]
 800d08c:	d106      	bne.n	800d09c <__sflush_r+0x60>
 800d08e:	6829      	ldr	r1, [r5, #0]
 800d090:	291d      	cmp	r1, #29
 800d092:	d82b      	bhi.n	800d0ec <__sflush_r+0xb0>
 800d094:	4a28      	ldr	r2, [pc, #160]	@ (800d138 <__sflush_r+0xfc>)
 800d096:	410a      	asrs	r2, r1
 800d098:	07d6      	lsls	r6, r2, #31
 800d09a:	d427      	bmi.n	800d0ec <__sflush_r+0xb0>
 800d09c:	2200      	movs	r2, #0
 800d09e:	6062      	str	r2, [r4, #4]
 800d0a0:	6922      	ldr	r2, [r4, #16]
 800d0a2:	04d9      	lsls	r1, r3, #19
 800d0a4:	6022      	str	r2, [r4, #0]
 800d0a6:	d504      	bpl.n	800d0b2 <__sflush_r+0x76>
 800d0a8:	1c42      	adds	r2, r0, #1
 800d0aa:	d101      	bne.n	800d0b0 <__sflush_r+0x74>
 800d0ac:	682b      	ldr	r3, [r5, #0]
 800d0ae:	b903      	cbnz	r3, 800d0b2 <__sflush_r+0x76>
 800d0b0:	6560      	str	r0, [r4, #84]	@ 0x54
 800d0b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d0b4:	602f      	str	r7, [r5, #0]
 800d0b6:	b1b9      	cbz	r1, 800d0e8 <__sflush_r+0xac>
 800d0b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d0bc:	4299      	cmp	r1, r3
 800d0be:	d002      	beq.n	800d0c6 <__sflush_r+0x8a>
 800d0c0:	4628      	mov	r0, r5
 800d0c2:	f7ff f9e5 	bl	800c490 <_free_r>
 800d0c6:	2300      	movs	r3, #0
 800d0c8:	6363      	str	r3, [r4, #52]	@ 0x34
 800d0ca:	e00d      	b.n	800d0e8 <__sflush_r+0xac>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	4628      	mov	r0, r5
 800d0d0:	47b0      	blx	r6
 800d0d2:	4602      	mov	r2, r0
 800d0d4:	1c50      	adds	r0, r2, #1
 800d0d6:	d1c9      	bne.n	800d06c <__sflush_r+0x30>
 800d0d8:	682b      	ldr	r3, [r5, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d0c6      	beq.n	800d06c <__sflush_r+0x30>
 800d0de:	2b1d      	cmp	r3, #29
 800d0e0:	d001      	beq.n	800d0e6 <__sflush_r+0xaa>
 800d0e2:	2b16      	cmp	r3, #22
 800d0e4:	d11d      	bne.n	800d122 <__sflush_r+0xe6>
 800d0e6:	602f      	str	r7, [r5, #0]
 800d0e8:	2000      	movs	r0, #0
 800d0ea:	e021      	b.n	800d130 <__sflush_r+0xf4>
 800d0ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d0f0:	b21b      	sxth	r3, r3
 800d0f2:	e01a      	b.n	800d12a <__sflush_r+0xee>
 800d0f4:	690f      	ldr	r7, [r1, #16]
 800d0f6:	2f00      	cmp	r7, #0
 800d0f8:	d0f6      	beq.n	800d0e8 <__sflush_r+0xac>
 800d0fa:	0793      	lsls	r3, r2, #30
 800d0fc:	bf18      	it	ne
 800d0fe:	2300      	movne	r3, #0
 800d100:	680e      	ldr	r6, [r1, #0]
 800d102:	bf08      	it	eq
 800d104:	694b      	ldreq	r3, [r1, #20]
 800d106:	1bf6      	subs	r6, r6, r7
 800d108:	600f      	str	r7, [r1, #0]
 800d10a:	608b      	str	r3, [r1, #8]
 800d10c:	2e00      	cmp	r6, #0
 800d10e:	ddeb      	ble.n	800d0e8 <__sflush_r+0xac>
 800d110:	4633      	mov	r3, r6
 800d112:	463a      	mov	r2, r7
 800d114:	4628      	mov	r0, r5
 800d116:	6a21      	ldr	r1, [r4, #32]
 800d118:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d11c:	47e0      	blx	ip
 800d11e:	2800      	cmp	r0, #0
 800d120:	dc07      	bgt.n	800d132 <__sflush_r+0xf6>
 800d122:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d126:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d12a:	f04f 30ff 	mov.w	r0, #4294967295
 800d12e:	81a3      	strh	r3, [r4, #12]
 800d130:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d132:	4407      	add	r7, r0
 800d134:	1a36      	subs	r6, r6, r0
 800d136:	e7e9      	b.n	800d10c <__sflush_r+0xd0>
 800d138:	dfbffffe 	.word	0xdfbffffe

0800d13c <_fflush_r>:
 800d13c:	b538      	push	{r3, r4, r5, lr}
 800d13e:	690b      	ldr	r3, [r1, #16]
 800d140:	4605      	mov	r5, r0
 800d142:	460c      	mov	r4, r1
 800d144:	b913      	cbnz	r3, 800d14c <_fflush_r+0x10>
 800d146:	2500      	movs	r5, #0
 800d148:	4628      	mov	r0, r5
 800d14a:	bd38      	pop	{r3, r4, r5, pc}
 800d14c:	b118      	cbz	r0, 800d156 <_fflush_r+0x1a>
 800d14e:	6a03      	ldr	r3, [r0, #32]
 800d150:	b90b      	cbnz	r3, 800d156 <_fflush_r+0x1a>
 800d152:	f7fe f98b 	bl	800b46c <__sinit>
 800d156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d0f3      	beq.n	800d146 <_fflush_r+0xa>
 800d15e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d160:	07d0      	lsls	r0, r2, #31
 800d162:	d404      	bmi.n	800d16e <_fflush_r+0x32>
 800d164:	0599      	lsls	r1, r3, #22
 800d166:	d402      	bmi.n	800d16e <_fflush_r+0x32>
 800d168:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d16a:	f7fe fb20 	bl	800b7ae <__retarget_lock_acquire_recursive>
 800d16e:	4628      	mov	r0, r5
 800d170:	4621      	mov	r1, r4
 800d172:	f7ff ff63 	bl	800d03c <__sflush_r>
 800d176:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d178:	4605      	mov	r5, r0
 800d17a:	07da      	lsls	r2, r3, #31
 800d17c:	d4e4      	bmi.n	800d148 <_fflush_r+0xc>
 800d17e:	89a3      	ldrh	r3, [r4, #12]
 800d180:	059b      	lsls	r3, r3, #22
 800d182:	d4e1      	bmi.n	800d148 <_fflush_r+0xc>
 800d184:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d186:	f7fe fb13 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d18a:	e7dd      	b.n	800d148 <_fflush_r+0xc>

0800d18c <memmove>:
 800d18c:	4288      	cmp	r0, r1
 800d18e:	b510      	push	{r4, lr}
 800d190:	eb01 0402 	add.w	r4, r1, r2
 800d194:	d902      	bls.n	800d19c <memmove+0x10>
 800d196:	4284      	cmp	r4, r0
 800d198:	4623      	mov	r3, r4
 800d19a:	d807      	bhi.n	800d1ac <memmove+0x20>
 800d19c:	1e43      	subs	r3, r0, #1
 800d19e:	42a1      	cmp	r1, r4
 800d1a0:	d008      	beq.n	800d1b4 <memmove+0x28>
 800d1a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d1a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d1aa:	e7f8      	b.n	800d19e <memmove+0x12>
 800d1ac:	4601      	mov	r1, r0
 800d1ae:	4402      	add	r2, r0
 800d1b0:	428a      	cmp	r2, r1
 800d1b2:	d100      	bne.n	800d1b6 <memmove+0x2a>
 800d1b4:	bd10      	pop	{r4, pc}
 800d1b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d1ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d1be:	e7f7      	b.n	800d1b0 <memmove+0x24>

0800d1c0 <_sbrk_r>:
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	4d05      	ldr	r5, [pc, #20]	@ (800d1dc <_sbrk_r+0x1c>)
 800d1c6:	4604      	mov	r4, r0
 800d1c8:	4608      	mov	r0, r1
 800d1ca:	602b      	str	r3, [r5, #0]
 800d1cc:	f7f9 fb9e 	bl	800690c <_sbrk>
 800d1d0:	1c43      	adds	r3, r0, #1
 800d1d2:	d102      	bne.n	800d1da <_sbrk_r+0x1a>
 800d1d4:	682b      	ldr	r3, [r5, #0]
 800d1d6:	b103      	cbz	r3, 800d1da <_sbrk_r+0x1a>
 800d1d8:	6023      	str	r3, [r4, #0]
 800d1da:	bd38      	pop	{r3, r4, r5, pc}
 800d1dc:	20001650 	.word	0x20001650

0800d1e0 <__assert_func>:
 800d1e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1e2:	4614      	mov	r4, r2
 800d1e4:	461a      	mov	r2, r3
 800d1e6:	4b09      	ldr	r3, [pc, #36]	@ (800d20c <__assert_func+0x2c>)
 800d1e8:	4605      	mov	r5, r0
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	68d8      	ldr	r0, [r3, #12]
 800d1ee:	b954      	cbnz	r4, 800d206 <__assert_func+0x26>
 800d1f0:	4b07      	ldr	r3, [pc, #28]	@ (800d210 <__assert_func+0x30>)
 800d1f2:	461c      	mov	r4, r3
 800d1f4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1f8:	9100      	str	r1, [sp, #0]
 800d1fa:	462b      	mov	r3, r5
 800d1fc:	4905      	ldr	r1, [pc, #20]	@ (800d214 <__assert_func+0x34>)
 800d1fe:	f000 f86f 	bl	800d2e0 <fiprintf>
 800d202:	f000 f87f 	bl	800d304 <abort>
 800d206:	4b04      	ldr	r3, [pc, #16]	@ (800d218 <__assert_func+0x38>)
 800d208:	e7f4      	b.n	800d1f4 <__assert_func+0x14>
 800d20a:	bf00      	nop
 800d20c:	2000003c 	.word	0x2000003c
 800d210:	0800e53e 	.word	0x0800e53e
 800d214:	0800e510 	.word	0x0800e510
 800d218:	0800e503 	.word	0x0800e503

0800d21c <_calloc_r>:
 800d21c:	b570      	push	{r4, r5, r6, lr}
 800d21e:	fba1 5402 	umull	r5, r4, r1, r2
 800d222:	b93c      	cbnz	r4, 800d234 <_calloc_r+0x18>
 800d224:	4629      	mov	r1, r5
 800d226:	f7ff f9a5 	bl	800c574 <_malloc_r>
 800d22a:	4606      	mov	r6, r0
 800d22c:	b928      	cbnz	r0, 800d23a <_calloc_r+0x1e>
 800d22e:	2600      	movs	r6, #0
 800d230:	4630      	mov	r0, r6
 800d232:	bd70      	pop	{r4, r5, r6, pc}
 800d234:	220c      	movs	r2, #12
 800d236:	6002      	str	r2, [r0, #0]
 800d238:	e7f9      	b.n	800d22e <_calloc_r+0x12>
 800d23a:	462a      	mov	r2, r5
 800d23c:	4621      	mov	r1, r4
 800d23e:	f7fe f9e2 	bl	800b606 <memset>
 800d242:	e7f5      	b.n	800d230 <_calloc_r+0x14>

0800d244 <__ascii_mbtowc>:
 800d244:	b082      	sub	sp, #8
 800d246:	b901      	cbnz	r1, 800d24a <__ascii_mbtowc+0x6>
 800d248:	a901      	add	r1, sp, #4
 800d24a:	b142      	cbz	r2, 800d25e <__ascii_mbtowc+0x1a>
 800d24c:	b14b      	cbz	r3, 800d262 <__ascii_mbtowc+0x1e>
 800d24e:	7813      	ldrb	r3, [r2, #0]
 800d250:	600b      	str	r3, [r1, #0]
 800d252:	7812      	ldrb	r2, [r2, #0]
 800d254:	1e10      	subs	r0, r2, #0
 800d256:	bf18      	it	ne
 800d258:	2001      	movne	r0, #1
 800d25a:	b002      	add	sp, #8
 800d25c:	4770      	bx	lr
 800d25e:	4610      	mov	r0, r2
 800d260:	e7fb      	b.n	800d25a <__ascii_mbtowc+0x16>
 800d262:	f06f 0001 	mvn.w	r0, #1
 800d266:	e7f8      	b.n	800d25a <__ascii_mbtowc+0x16>

0800d268 <_realloc_r>:
 800d268:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d26c:	4680      	mov	r8, r0
 800d26e:	4615      	mov	r5, r2
 800d270:	460c      	mov	r4, r1
 800d272:	b921      	cbnz	r1, 800d27e <_realloc_r+0x16>
 800d274:	4611      	mov	r1, r2
 800d276:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d27a:	f7ff b97b 	b.w	800c574 <_malloc_r>
 800d27e:	b92a      	cbnz	r2, 800d28c <_realloc_r+0x24>
 800d280:	f7ff f906 	bl	800c490 <_free_r>
 800d284:	2400      	movs	r4, #0
 800d286:	4620      	mov	r0, r4
 800d288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d28c:	f000 f841 	bl	800d312 <_malloc_usable_size_r>
 800d290:	4285      	cmp	r5, r0
 800d292:	4606      	mov	r6, r0
 800d294:	d802      	bhi.n	800d29c <_realloc_r+0x34>
 800d296:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800d29a:	d8f4      	bhi.n	800d286 <_realloc_r+0x1e>
 800d29c:	4629      	mov	r1, r5
 800d29e:	4640      	mov	r0, r8
 800d2a0:	f7ff f968 	bl	800c574 <_malloc_r>
 800d2a4:	4607      	mov	r7, r0
 800d2a6:	2800      	cmp	r0, #0
 800d2a8:	d0ec      	beq.n	800d284 <_realloc_r+0x1c>
 800d2aa:	42b5      	cmp	r5, r6
 800d2ac:	462a      	mov	r2, r5
 800d2ae:	4621      	mov	r1, r4
 800d2b0:	bf28      	it	cs
 800d2b2:	4632      	movcs	r2, r6
 800d2b4:	f7fe fa8b 	bl	800b7ce <memcpy>
 800d2b8:	4621      	mov	r1, r4
 800d2ba:	4640      	mov	r0, r8
 800d2bc:	f7ff f8e8 	bl	800c490 <_free_r>
 800d2c0:	463c      	mov	r4, r7
 800d2c2:	e7e0      	b.n	800d286 <_realloc_r+0x1e>

0800d2c4 <__ascii_wctomb>:
 800d2c4:	4603      	mov	r3, r0
 800d2c6:	4608      	mov	r0, r1
 800d2c8:	b141      	cbz	r1, 800d2dc <__ascii_wctomb+0x18>
 800d2ca:	2aff      	cmp	r2, #255	@ 0xff
 800d2cc:	d904      	bls.n	800d2d8 <__ascii_wctomb+0x14>
 800d2ce:	228a      	movs	r2, #138	@ 0x8a
 800d2d0:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d4:	601a      	str	r2, [r3, #0]
 800d2d6:	4770      	bx	lr
 800d2d8:	2001      	movs	r0, #1
 800d2da:	700a      	strb	r2, [r1, #0]
 800d2dc:	4770      	bx	lr
	...

0800d2e0 <fiprintf>:
 800d2e0:	b40e      	push	{r1, r2, r3}
 800d2e2:	b503      	push	{r0, r1, lr}
 800d2e4:	4601      	mov	r1, r0
 800d2e6:	ab03      	add	r3, sp, #12
 800d2e8:	4805      	ldr	r0, [pc, #20]	@ (800d300 <fiprintf+0x20>)
 800d2ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800d2ee:	6800      	ldr	r0, [r0, #0]
 800d2f0:	9301      	str	r3, [sp, #4]
 800d2f2:	f000 f83d 	bl	800d370 <_vfiprintf_r>
 800d2f6:	b002      	add	sp, #8
 800d2f8:	f85d eb04 	ldr.w	lr, [sp], #4
 800d2fc:	b003      	add	sp, #12
 800d2fe:	4770      	bx	lr
 800d300:	2000003c 	.word	0x2000003c

0800d304 <abort>:
 800d304:	2006      	movs	r0, #6
 800d306:	b508      	push	{r3, lr}
 800d308:	f000 fa06 	bl	800d718 <raise>
 800d30c:	2001      	movs	r0, #1
 800d30e:	f7f9 fa88 	bl	8006822 <_exit>

0800d312 <_malloc_usable_size_r>:
 800d312:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d316:	1f18      	subs	r0, r3, #4
 800d318:	2b00      	cmp	r3, #0
 800d31a:	bfbc      	itt	lt
 800d31c:	580b      	ldrlt	r3, [r1, r0]
 800d31e:	18c0      	addlt	r0, r0, r3
 800d320:	4770      	bx	lr

0800d322 <__sfputc_r>:
 800d322:	6893      	ldr	r3, [r2, #8]
 800d324:	b410      	push	{r4}
 800d326:	3b01      	subs	r3, #1
 800d328:	2b00      	cmp	r3, #0
 800d32a:	6093      	str	r3, [r2, #8]
 800d32c:	da07      	bge.n	800d33e <__sfputc_r+0x1c>
 800d32e:	6994      	ldr	r4, [r2, #24]
 800d330:	42a3      	cmp	r3, r4
 800d332:	db01      	blt.n	800d338 <__sfputc_r+0x16>
 800d334:	290a      	cmp	r1, #10
 800d336:	d102      	bne.n	800d33e <__sfputc_r+0x1c>
 800d338:	bc10      	pop	{r4}
 800d33a:	f000 b931 	b.w	800d5a0 <__swbuf_r>
 800d33e:	6813      	ldr	r3, [r2, #0]
 800d340:	1c58      	adds	r0, r3, #1
 800d342:	6010      	str	r0, [r2, #0]
 800d344:	7019      	strb	r1, [r3, #0]
 800d346:	4608      	mov	r0, r1
 800d348:	bc10      	pop	{r4}
 800d34a:	4770      	bx	lr

0800d34c <__sfputs_r>:
 800d34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d34e:	4606      	mov	r6, r0
 800d350:	460f      	mov	r7, r1
 800d352:	4614      	mov	r4, r2
 800d354:	18d5      	adds	r5, r2, r3
 800d356:	42ac      	cmp	r4, r5
 800d358:	d101      	bne.n	800d35e <__sfputs_r+0x12>
 800d35a:	2000      	movs	r0, #0
 800d35c:	e007      	b.n	800d36e <__sfputs_r+0x22>
 800d35e:	463a      	mov	r2, r7
 800d360:	4630      	mov	r0, r6
 800d362:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d366:	f7ff ffdc 	bl	800d322 <__sfputc_r>
 800d36a:	1c43      	adds	r3, r0, #1
 800d36c:	d1f3      	bne.n	800d356 <__sfputs_r+0xa>
 800d36e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d370 <_vfiprintf_r>:
 800d370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d374:	460d      	mov	r5, r1
 800d376:	4614      	mov	r4, r2
 800d378:	4698      	mov	r8, r3
 800d37a:	4606      	mov	r6, r0
 800d37c:	b09d      	sub	sp, #116	@ 0x74
 800d37e:	b118      	cbz	r0, 800d388 <_vfiprintf_r+0x18>
 800d380:	6a03      	ldr	r3, [r0, #32]
 800d382:	b90b      	cbnz	r3, 800d388 <_vfiprintf_r+0x18>
 800d384:	f7fe f872 	bl	800b46c <__sinit>
 800d388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d38a:	07d9      	lsls	r1, r3, #31
 800d38c:	d405      	bmi.n	800d39a <_vfiprintf_r+0x2a>
 800d38e:	89ab      	ldrh	r3, [r5, #12]
 800d390:	059a      	lsls	r2, r3, #22
 800d392:	d402      	bmi.n	800d39a <_vfiprintf_r+0x2a>
 800d394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d396:	f7fe fa0a 	bl	800b7ae <__retarget_lock_acquire_recursive>
 800d39a:	89ab      	ldrh	r3, [r5, #12]
 800d39c:	071b      	lsls	r3, r3, #28
 800d39e:	d501      	bpl.n	800d3a4 <_vfiprintf_r+0x34>
 800d3a0:	692b      	ldr	r3, [r5, #16]
 800d3a2:	b99b      	cbnz	r3, 800d3cc <_vfiprintf_r+0x5c>
 800d3a4:	4629      	mov	r1, r5
 800d3a6:	4630      	mov	r0, r6
 800d3a8:	f000 f938 	bl	800d61c <__swsetup_r>
 800d3ac:	b170      	cbz	r0, 800d3cc <_vfiprintf_r+0x5c>
 800d3ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d3b0:	07dc      	lsls	r4, r3, #31
 800d3b2:	d504      	bpl.n	800d3be <_vfiprintf_r+0x4e>
 800d3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800d3b8:	b01d      	add	sp, #116	@ 0x74
 800d3ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3be:	89ab      	ldrh	r3, [r5, #12]
 800d3c0:	0598      	lsls	r0, r3, #22
 800d3c2:	d4f7      	bmi.n	800d3b4 <_vfiprintf_r+0x44>
 800d3c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d3c6:	f7fe f9f3 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d3ca:	e7f3      	b.n	800d3b4 <_vfiprintf_r+0x44>
 800d3cc:	2300      	movs	r3, #0
 800d3ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800d3d0:	2320      	movs	r3, #32
 800d3d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d3d6:	2330      	movs	r3, #48	@ 0x30
 800d3d8:	f04f 0901 	mov.w	r9, #1
 800d3dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800d3e0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d58c <_vfiprintf_r+0x21c>
 800d3e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d3e8:	4623      	mov	r3, r4
 800d3ea:	469a      	mov	sl, r3
 800d3ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d3f0:	b10a      	cbz	r2, 800d3f6 <_vfiprintf_r+0x86>
 800d3f2:	2a25      	cmp	r2, #37	@ 0x25
 800d3f4:	d1f9      	bne.n	800d3ea <_vfiprintf_r+0x7a>
 800d3f6:	ebba 0b04 	subs.w	fp, sl, r4
 800d3fa:	d00b      	beq.n	800d414 <_vfiprintf_r+0xa4>
 800d3fc:	465b      	mov	r3, fp
 800d3fe:	4622      	mov	r2, r4
 800d400:	4629      	mov	r1, r5
 800d402:	4630      	mov	r0, r6
 800d404:	f7ff ffa2 	bl	800d34c <__sfputs_r>
 800d408:	3001      	adds	r0, #1
 800d40a:	f000 80a7 	beq.w	800d55c <_vfiprintf_r+0x1ec>
 800d40e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d410:	445a      	add	r2, fp
 800d412:	9209      	str	r2, [sp, #36]	@ 0x24
 800d414:	f89a 3000 	ldrb.w	r3, [sl]
 800d418:	2b00      	cmp	r3, #0
 800d41a:	f000 809f 	beq.w	800d55c <_vfiprintf_r+0x1ec>
 800d41e:	2300      	movs	r3, #0
 800d420:	f04f 32ff 	mov.w	r2, #4294967295
 800d424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d428:	f10a 0a01 	add.w	sl, sl, #1
 800d42c:	9304      	str	r3, [sp, #16]
 800d42e:	9307      	str	r3, [sp, #28]
 800d430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d434:	931a      	str	r3, [sp, #104]	@ 0x68
 800d436:	4654      	mov	r4, sl
 800d438:	2205      	movs	r2, #5
 800d43a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d43e:	4853      	ldr	r0, [pc, #332]	@ (800d58c <_vfiprintf_r+0x21c>)
 800d440:	f7fe f9b7 	bl	800b7b2 <memchr>
 800d444:	9a04      	ldr	r2, [sp, #16]
 800d446:	b9d8      	cbnz	r0, 800d480 <_vfiprintf_r+0x110>
 800d448:	06d1      	lsls	r1, r2, #27
 800d44a:	bf44      	itt	mi
 800d44c:	2320      	movmi	r3, #32
 800d44e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d452:	0713      	lsls	r3, r2, #28
 800d454:	bf44      	itt	mi
 800d456:	232b      	movmi	r3, #43	@ 0x2b
 800d458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d45c:	f89a 3000 	ldrb.w	r3, [sl]
 800d460:	2b2a      	cmp	r3, #42	@ 0x2a
 800d462:	d015      	beq.n	800d490 <_vfiprintf_r+0x120>
 800d464:	4654      	mov	r4, sl
 800d466:	2000      	movs	r0, #0
 800d468:	f04f 0c0a 	mov.w	ip, #10
 800d46c:	9a07      	ldr	r2, [sp, #28]
 800d46e:	4621      	mov	r1, r4
 800d470:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d474:	3b30      	subs	r3, #48	@ 0x30
 800d476:	2b09      	cmp	r3, #9
 800d478:	d94b      	bls.n	800d512 <_vfiprintf_r+0x1a2>
 800d47a:	b1b0      	cbz	r0, 800d4aa <_vfiprintf_r+0x13a>
 800d47c:	9207      	str	r2, [sp, #28]
 800d47e:	e014      	b.n	800d4aa <_vfiprintf_r+0x13a>
 800d480:	eba0 0308 	sub.w	r3, r0, r8
 800d484:	fa09 f303 	lsl.w	r3, r9, r3
 800d488:	4313      	orrs	r3, r2
 800d48a:	46a2      	mov	sl, r4
 800d48c:	9304      	str	r3, [sp, #16]
 800d48e:	e7d2      	b.n	800d436 <_vfiprintf_r+0xc6>
 800d490:	9b03      	ldr	r3, [sp, #12]
 800d492:	1d19      	adds	r1, r3, #4
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	9103      	str	r1, [sp, #12]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	bfbb      	ittet	lt
 800d49c:	425b      	neglt	r3, r3
 800d49e:	f042 0202 	orrlt.w	r2, r2, #2
 800d4a2:	9307      	strge	r3, [sp, #28]
 800d4a4:	9307      	strlt	r3, [sp, #28]
 800d4a6:	bfb8      	it	lt
 800d4a8:	9204      	strlt	r2, [sp, #16]
 800d4aa:	7823      	ldrb	r3, [r4, #0]
 800d4ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800d4ae:	d10a      	bne.n	800d4c6 <_vfiprintf_r+0x156>
 800d4b0:	7863      	ldrb	r3, [r4, #1]
 800d4b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d4b4:	d132      	bne.n	800d51c <_vfiprintf_r+0x1ac>
 800d4b6:	9b03      	ldr	r3, [sp, #12]
 800d4b8:	3402      	adds	r4, #2
 800d4ba:	1d1a      	adds	r2, r3, #4
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	9203      	str	r2, [sp, #12]
 800d4c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d4c4:	9305      	str	r3, [sp, #20]
 800d4c6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d590 <_vfiprintf_r+0x220>
 800d4ca:	2203      	movs	r2, #3
 800d4cc:	4650      	mov	r0, sl
 800d4ce:	7821      	ldrb	r1, [r4, #0]
 800d4d0:	f7fe f96f 	bl	800b7b2 <memchr>
 800d4d4:	b138      	cbz	r0, 800d4e6 <_vfiprintf_r+0x176>
 800d4d6:	2240      	movs	r2, #64	@ 0x40
 800d4d8:	9b04      	ldr	r3, [sp, #16]
 800d4da:	eba0 000a 	sub.w	r0, r0, sl
 800d4de:	4082      	lsls	r2, r0
 800d4e0:	4313      	orrs	r3, r2
 800d4e2:	3401      	adds	r4, #1
 800d4e4:	9304      	str	r3, [sp, #16]
 800d4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d4ea:	2206      	movs	r2, #6
 800d4ec:	4829      	ldr	r0, [pc, #164]	@ (800d594 <_vfiprintf_r+0x224>)
 800d4ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d4f2:	f7fe f95e 	bl	800b7b2 <memchr>
 800d4f6:	2800      	cmp	r0, #0
 800d4f8:	d03f      	beq.n	800d57a <_vfiprintf_r+0x20a>
 800d4fa:	4b27      	ldr	r3, [pc, #156]	@ (800d598 <_vfiprintf_r+0x228>)
 800d4fc:	bb1b      	cbnz	r3, 800d546 <_vfiprintf_r+0x1d6>
 800d4fe:	9b03      	ldr	r3, [sp, #12]
 800d500:	3307      	adds	r3, #7
 800d502:	f023 0307 	bic.w	r3, r3, #7
 800d506:	3308      	adds	r3, #8
 800d508:	9303      	str	r3, [sp, #12]
 800d50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d50c:	443b      	add	r3, r7
 800d50e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d510:	e76a      	b.n	800d3e8 <_vfiprintf_r+0x78>
 800d512:	460c      	mov	r4, r1
 800d514:	2001      	movs	r0, #1
 800d516:	fb0c 3202 	mla	r2, ip, r2, r3
 800d51a:	e7a8      	b.n	800d46e <_vfiprintf_r+0xfe>
 800d51c:	2300      	movs	r3, #0
 800d51e:	f04f 0c0a 	mov.w	ip, #10
 800d522:	4619      	mov	r1, r3
 800d524:	3401      	adds	r4, #1
 800d526:	9305      	str	r3, [sp, #20]
 800d528:	4620      	mov	r0, r4
 800d52a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d52e:	3a30      	subs	r2, #48	@ 0x30
 800d530:	2a09      	cmp	r2, #9
 800d532:	d903      	bls.n	800d53c <_vfiprintf_r+0x1cc>
 800d534:	2b00      	cmp	r3, #0
 800d536:	d0c6      	beq.n	800d4c6 <_vfiprintf_r+0x156>
 800d538:	9105      	str	r1, [sp, #20]
 800d53a:	e7c4      	b.n	800d4c6 <_vfiprintf_r+0x156>
 800d53c:	4604      	mov	r4, r0
 800d53e:	2301      	movs	r3, #1
 800d540:	fb0c 2101 	mla	r1, ip, r1, r2
 800d544:	e7f0      	b.n	800d528 <_vfiprintf_r+0x1b8>
 800d546:	ab03      	add	r3, sp, #12
 800d548:	9300      	str	r3, [sp, #0]
 800d54a:	462a      	mov	r2, r5
 800d54c:	4630      	mov	r0, r6
 800d54e:	4b13      	ldr	r3, [pc, #76]	@ (800d59c <_vfiprintf_r+0x22c>)
 800d550:	a904      	add	r1, sp, #16
 800d552:	f7fd fb41 	bl	800abd8 <_printf_float>
 800d556:	4607      	mov	r7, r0
 800d558:	1c78      	adds	r0, r7, #1
 800d55a:	d1d6      	bne.n	800d50a <_vfiprintf_r+0x19a>
 800d55c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d55e:	07d9      	lsls	r1, r3, #31
 800d560:	d405      	bmi.n	800d56e <_vfiprintf_r+0x1fe>
 800d562:	89ab      	ldrh	r3, [r5, #12]
 800d564:	059a      	lsls	r2, r3, #22
 800d566:	d402      	bmi.n	800d56e <_vfiprintf_r+0x1fe>
 800d568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d56a:	f7fe f921 	bl	800b7b0 <__retarget_lock_release_recursive>
 800d56e:	89ab      	ldrh	r3, [r5, #12]
 800d570:	065b      	lsls	r3, r3, #25
 800d572:	f53f af1f 	bmi.w	800d3b4 <_vfiprintf_r+0x44>
 800d576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d578:	e71e      	b.n	800d3b8 <_vfiprintf_r+0x48>
 800d57a:	ab03      	add	r3, sp, #12
 800d57c:	9300      	str	r3, [sp, #0]
 800d57e:	462a      	mov	r2, r5
 800d580:	4630      	mov	r0, r6
 800d582:	4b06      	ldr	r3, [pc, #24]	@ (800d59c <_vfiprintf_r+0x22c>)
 800d584:	a904      	add	r1, sp, #16
 800d586:	f7fd fdc5 	bl	800b114 <_printf_i>
 800d58a:	e7e4      	b.n	800d556 <_vfiprintf_r+0x1e6>
 800d58c:	0800e4e8 	.word	0x0800e4e8
 800d590:	0800e4ee 	.word	0x0800e4ee
 800d594:	0800e4f2 	.word	0x0800e4f2
 800d598:	0800abd9 	.word	0x0800abd9
 800d59c:	0800d34d 	.word	0x0800d34d

0800d5a0 <__swbuf_r>:
 800d5a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5a2:	460e      	mov	r6, r1
 800d5a4:	4614      	mov	r4, r2
 800d5a6:	4605      	mov	r5, r0
 800d5a8:	b118      	cbz	r0, 800d5b2 <__swbuf_r+0x12>
 800d5aa:	6a03      	ldr	r3, [r0, #32]
 800d5ac:	b90b      	cbnz	r3, 800d5b2 <__swbuf_r+0x12>
 800d5ae:	f7fd ff5d 	bl	800b46c <__sinit>
 800d5b2:	69a3      	ldr	r3, [r4, #24]
 800d5b4:	60a3      	str	r3, [r4, #8]
 800d5b6:	89a3      	ldrh	r3, [r4, #12]
 800d5b8:	071a      	lsls	r2, r3, #28
 800d5ba:	d501      	bpl.n	800d5c0 <__swbuf_r+0x20>
 800d5bc:	6923      	ldr	r3, [r4, #16]
 800d5be:	b943      	cbnz	r3, 800d5d2 <__swbuf_r+0x32>
 800d5c0:	4621      	mov	r1, r4
 800d5c2:	4628      	mov	r0, r5
 800d5c4:	f000 f82a 	bl	800d61c <__swsetup_r>
 800d5c8:	b118      	cbz	r0, 800d5d2 <__swbuf_r+0x32>
 800d5ca:	f04f 37ff 	mov.w	r7, #4294967295
 800d5ce:	4638      	mov	r0, r7
 800d5d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d5d2:	6823      	ldr	r3, [r4, #0]
 800d5d4:	6922      	ldr	r2, [r4, #16]
 800d5d6:	b2f6      	uxtb	r6, r6
 800d5d8:	1a98      	subs	r0, r3, r2
 800d5da:	6963      	ldr	r3, [r4, #20]
 800d5dc:	4637      	mov	r7, r6
 800d5de:	4283      	cmp	r3, r0
 800d5e0:	dc05      	bgt.n	800d5ee <__swbuf_r+0x4e>
 800d5e2:	4621      	mov	r1, r4
 800d5e4:	4628      	mov	r0, r5
 800d5e6:	f7ff fda9 	bl	800d13c <_fflush_r>
 800d5ea:	2800      	cmp	r0, #0
 800d5ec:	d1ed      	bne.n	800d5ca <__swbuf_r+0x2a>
 800d5ee:	68a3      	ldr	r3, [r4, #8]
 800d5f0:	3b01      	subs	r3, #1
 800d5f2:	60a3      	str	r3, [r4, #8]
 800d5f4:	6823      	ldr	r3, [r4, #0]
 800d5f6:	1c5a      	adds	r2, r3, #1
 800d5f8:	6022      	str	r2, [r4, #0]
 800d5fa:	701e      	strb	r6, [r3, #0]
 800d5fc:	6962      	ldr	r2, [r4, #20]
 800d5fe:	1c43      	adds	r3, r0, #1
 800d600:	429a      	cmp	r2, r3
 800d602:	d004      	beq.n	800d60e <__swbuf_r+0x6e>
 800d604:	89a3      	ldrh	r3, [r4, #12]
 800d606:	07db      	lsls	r3, r3, #31
 800d608:	d5e1      	bpl.n	800d5ce <__swbuf_r+0x2e>
 800d60a:	2e0a      	cmp	r6, #10
 800d60c:	d1df      	bne.n	800d5ce <__swbuf_r+0x2e>
 800d60e:	4621      	mov	r1, r4
 800d610:	4628      	mov	r0, r5
 800d612:	f7ff fd93 	bl	800d13c <_fflush_r>
 800d616:	2800      	cmp	r0, #0
 800d618:	d0d9      	beq.n	800d5ce <__swbuf_r+0x2e>
 800d61a:	e7d6      	b.n	800d5ca <__swbuf_r+0x2a>

0800d61c <__swsetup_r>:
 800d61c:	b538      	push	{r3, r4, r5, lr}
 800d61e:	4b29      	ldr	r3, [pc, #164]	@ (800d6c4 <__swsetup_r+0xa8>)
 800d620:	4605      	mov	r5, r0
 800d622:	6818      	ldr	r0, [r3, #0]
 800d624:	460c      	mov	r4, r1
 800d626:	b118      	cbz	r0, 800d630 <__swsetup_r+0x14>
 800d628:	6a03      	ldr	r3, [r0, #32]
 800d62a:	b90b      	cbnz	r3, 800d630 <__swsetup_r+0x14>
 800d62c:	f7fd ff1e 	bl	800b46c <__sinit>
 800d630:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d634:	0719      	lsls	r1, r3, #28
 800d636:	d422      	bmi.n	800d67e <__swsetup_r+0x62>
 800d638:	06da      	lsls	r2, r3, #27
 800d63a:	d407      	bmi.n	800d64c <__swsetup_r+0x30>
 800d63c:	2209      	movs	r2, #9
 800d63e:	602a      	str	r2, [r5, #0]
 800d640:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d644:	f04f 30ff 	mov.w	r0, #4294967295
 800d648:	81a3      	strh	r3, [r4, #12]
 800d64a:	e033      	b.n	800d6b4 <__swsetup_r+0x98>
 800d64c:	0758      	lsls	r0, r3, #29
 800d64e:	d512      	bpl.n	800d676 <__swsetup_r+0x5a>
 800d650:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d652:	b141      	cbz	r1, 800d666 <__swsetup_r+0x4a>
 800d654:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d658:	4299      	cmp	r1, r3
 800d65a:	d002      	beq.n	800d662 <__swsetup_r+0x46>
 800d65c:	4628      	mov	r0, r5
 800d65e:	f7fe ff17 	bl	800c490 <_free_r>
 800d662:	2300      	movs	r3, #0
 800d664:	6363      	str	r3, [r4, #52]	@ 0x34
 800d666:	89a3      	ldrh	r3, [r4, #12]
 800d668:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d66c:	81a3      	strh	r3, [r4, #12]
 800d66e:	2300      	movs	r3, #0
 800d670:	6063      	str	r3, [r4, #4]
 800d672:	6923      	ldr	r3, [r4, #16]
 800d674:	6023      	str	r3, [r4, #0]
 800d676:	89a3      	ldrh	r3, [r4, #12]
 800d678:	f043 0308 	orr.w	r3, r3, #8
 800d67c:	81a3      	strh	r3, [r4, #12]
 800d67e:	6923      	ldr	r3, [r4, #16]
 800d680:	b94b      	cbnz	r3, 800d696 <__swsetup_r+0x7a>
 800d682:	89a3      	ldrh	r3, [r4, #12]
 800d684:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d688:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d68c:	d003      	beq.n	800d696 <__swsetup_r+0x7a>
 800d68e:	4621      	mov	r1, r4
 800d690:	4628      	mov	r0, r5
 800d692:	f000 f882 	bl	800d79a <__smakebuf_r>
 800d696:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d69a:	f013 0201 	ands.w	r2, r3, #1
 800d69e:	d00a      	beq.n	800d6b6 <__swsetup_r+0x9a>
 800d6a0:	2200      	movs	r2, #0
 800d6a2:	60a2      	str	r2, [r4, #8]
 800d6a4:	6962      	ldr	r2, [r4, #20]
 800d6a6:	4252      	negs	r2, r2
 800d6a8:	61a2      	str	r2, [r4, #24]
 800d6aa:	6922      	ldr	r2, [r4, #16]
 800d6ac:	b942      	cbnz	r2, 800d6c0 <__swsetup_r+0xa4>
 800d6ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d6b2:	d1c5      	bne.n	800d640 <__swsetup_r+0x24>
 800d6b4:	bd38      	pop	{r3, r4, r5, pc}
 800d6b6:	0799      	lsls	r1, r3, #30
 800d6b8:	bf58      	it	pl
 800d6ba:	6962      	ldrpl	r2, [r4, #20]
 800d6bc:	60a2      	str	r2, [r4, #8]
 800d6be:	e7f4      	b.n	800d6aa <__swsetup_r+0x8e>
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	e7f7      	b.n	800d6b4 <__swsetup_r+0x98>
 800d6c4:	2000003c 	.word	0x2000003c

0800d6c8 <_raise_r>:
 800d6c8:	291f      	cmp	r1, #31
 800d6ca:	b538      	push	{r3, r4, r5, lr}
 800d6cc:	4605      	mov	r5, r0
 800d6ce:	460c      	mov	r4, r1
 800d6d0:	d904      	bls.n	800d6dc <_raise_r+0x14>
 800d6d2:	2316      	movs	r3, #22
 800d6d4:	6003      	str	r3, [r0, #0]
 800d6d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d6da:	bd38      	pop	{r3, r4, r5, pc}
 800d6dc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d6de:	b112      	cbz	r2, 800d6e6 <_raise_r+0x1e>
 800d6e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d6e4:	b94b      	cbnz	r3, 800d6fa <_raise_r+0x32>
 800d6e6:	4628      	mov	r0, r5
 800d6e8:	f000 f830 	bl	800d74c <_getpid_r>
 800d6ec:	4622      	mov	r2, r4
 800d6ee:	4601      	mov	r1, r0
 800d6f0:	4628      	mov	r0, r5
 800d6f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6f6:	f000 b817 	b.w	800d728 <_kill_r>
 800d6fa:	2b01      	cmp	r3, #1
 800d6fc:	d00a      	beq.n	800d714 <_raise_r+0x4c>
 800d6fe:	1c59      	adds	r1, r3, #1
 800d700:	d103      	bne.n	800d70a <_raise_r+0x42>
 800d702:	2316      	movs	r3, #22
 800d704:	6003      	str	r3, [r0, #0]
 800d706:	2001      	movs	r0, #1
 800d708:	e7e7      	b.n	800d6da <_raise_r+0x12>
 800d70a:	2100      	movs	r1, #0
 800d70c:	4620      	mov	r0, r4
 800d70e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d712:	4798      	blx	r3
 800d714:	2000      	movs	r0, #0
 800d716:	e7e0      	b.n	800d6da <_raise_r+0x12>

0800d718 <raise>:
 800d718:	4b02      	ldr	r3, [pc, #8]	@ (800d724 <raise+0xc>)
 800d71a:	4601      	mov	r1, r0
 800d71c:	6818      	ldr	r0, [r3, #0]
 800d71e:	f7ff bfd3 	b.w	800d6c8 <_raise_r>
 800d722:	bf00      	nop
 800d724:	2000003c 	.word	0x2000003c

0800d728 <_kill_r>:
 800d728:	b538      	push	{r3, r4, r5, lr}
 800d72a:	2300      	movs	r3, #0
 800d72c:	4d06      	ldr	r5, [pc, #24]	@ (800d748 <_kill_r+0x20>)
 800d72e:	4604      	mov	r4, r0
 800d730:	4608      	mov	r0, r1
 800d732:	4611      	mov	r1, r2
 800d734:	602b      	str	r3, [r5, #0]
 800d736:	f7f9 f864 	bl	8006802 <_kill>
 800d73a:	1c43      	adds	r3, r0, #1
 800d73c:	d102      	bne.n	800d744 <_kill_r+0x1c>
 800d73e:	682b      	ldr	r3, [r5, #0]
 800d740:	b103      	cbz	r3, 800d744 <_kill_r+0x1c>
 800d742:	6023      	str	r3, [r4, #0]
 800d744:	bd38      	pop	{r3, r4, r5, pc}
 800d746:	bf00      	nop
 800d748:	20001650 	.word	0x20001650

0800d74c <_getpid_r>:
 800d74c:	f7f9 b852 	b.w	80067f4 <_getpid>

0800d750 <__swhatbuf_r>:
 800d750:	b570      	push	{r4, r5, r6, lr}
 800d752:	460c      	mov	r4, r1
 800d754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d758:	4615      	mov	r5, r2
 800d75a:	2900      	cmp	r1, #0
 800d75c:	461e      	mov	r6, r3
 800d75e:	b096      	sub	sp, #88	@ 0x58
 800d760:	da0c      	bge.n	800d77c <__swhatbuf_r+0x2c>
 800d762:	89a3      	ldrh	r3, [r4, #12]
 800d764:	2100      	movs	r1, #0
 800d766:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d76a:	bf14      	ite	ne
 800d76c:	2340      	movne	r3, #64	@ 0x40
 800d76e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d772:	2000      	movs	r0, #0
 800d774:	6031      	str	r1, [r6, #0]
 800d776:	602b      	str	r3, [r5, #0]
 800d778:	b016      	add	sp, #88	@ 0x58
 800d77a:	bd70      	pop	{r4, r5, r6, pc}
 800d77c:	466a      	mov	r2, sp
 800d77e:	f000 f849 	bl	800d814 <_fstat_r>
 800d782:	2800      	cmp	r0, #0
 800d784:	dbed      	blt.n	800d762 <__swhatbuf_r+0x12>
 800d786:	9901      	ldr	r1, [sp, #4]
 800d788:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d78c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d790:	4259      	negs	r1, r3
 800d792:	4159      	adcs	r1, r3
 800d794:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d798:	e7eb      	b.n	800d772 <__swhatbuf_r+0x22>

0800d79a <__smakebuf_r>:
 800d79a:	898b      	ldrh	r3, [r1, #12]
 800d79c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d79e:	079d      	lsls	r5, r3, #30
 800d7a0:	4606      	mov	r6, r0
 800d7a2:	460c      	mov	r4, r1
 800d7a4:	d507      	bpl.n	800d7b6 <__smakebuf_r+0x1c>
 800d7a6:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d7aa:	6023      	str	r3, [r4, #0]
 800d7ac:	6123      	str	r3, [r4, #16]
 800d7ae:	2301      	movs	r3, #1
 800d7b0:	6163      	str	r3, [r4, #20]
 800d7b2:	b003      	add	sp, #12
 800d7b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d7b6:	466a      	mov	r2, sp
 800d7b8:	ab01      	add	r3, sp, #4
 800d7ba:	f7ff ffc9 	bl	800d750 <__swhatbuf_r>
 800d7be:	9f00      	ldr	r7, [sp, #0]
 800d7c0:	4605      	mov	r5, r0
 800d7c2:	4639      	mov	r1, r7
 800d7c4:	4630      	mov	r0, r6
 800d7c6:	f7fe fed5 	bl	800c574 <_malloc_r>
 800d7ca:	b948      	cbnz	r0, 800d7e0 <__smakebuf_r+0x46>
 800d7cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d7d0:	059a      	lsls	r2, r3, #22
 800d7d2:	d4ee      	bmi.n	800d7b2 <__smakebuf_r+0x18>
 800d7d4:	f023 0303 	bic.w	r3, r3, #3
 800d7d8:	f043 0302 	orr.w	r3, r3, #2
 800d7dc:	81a3      	strh	r3, [r4, #12]
 800d7de:	e7e2      	b.n	800d7a6 <__smakebuf_r+0xc>
 800d7e0:	89a3      	ldrh	r3, [r4, #12]
 800d7e2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d7e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7ea:	81a3      	strh	r3, [r4, #12]
 800d7ec:	9b01      	ldr	r3, [sp, #4]
 800d7ee:	6020      	str	r0, [r4, #0]
 800d7f0:	b15b      	cbz	r3, 800d80a <__smakebuf_r+0x70>
 800d7f2:	4630      	mov	r0, r6
 800d7f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d7f8:	f000 f81e 	bl	800d838 <_isatty_r>
 800d7fc:	b128      	cbz	r0, 800d80a <__smakebuf_r+0x70>
 800d7fe:	89a3      	ldrh	r3, [r4, #12]
 800d800:	f023 0303 	bic.w	r3, r3, #3
 800d804:	f043 0301 	orr.w	r3, r3, #1
 800d808:	81a3      	strh	r3, [r4, #12]
 800d80a:	89a3      	ldrh	r3, [r4, #12]
 800d80c:	431d      	orrs	r5, r3
 800d80e:	81a5      	strh	r5, [r4, #12]
 800d810:	e7cf      	b.n	800d7b2 <__smakebuf_r+0x18>
	...

0800d814 <_fstat_r>:
 800d814:	b538      	push	{r3, r4, r5, lr}
 800d816:	2300      	movs	r3, #0
 800d818:	4d06      	ldr	r5, [pc, #24]	@ (800d834 <_fstat_r+0x20>)
 800d81a:	4604      	mov	r4, r0
 800d81c:	4608      	mov	r0, r1
 800d81e:	4611      	mov	r1, r2
 800d820:	602b      	str	r3, [r5, #0]
 800d822:	f7f9 f84d 	bl	80068c0 <_fstat>
 800d826:	1c43      	adds	r3, r0, #1
 800d828:	d102      	bne.n	800d830 <_fstat_r+0x1c>
 800d82a:	682b      	ldr	r3, [r5, #0]
 800d82c:	b103      	cbz	r3, 800d830 <_fstat_r+0x1c>
 800d82e:	6023      	str	r3, [r4, #0]
 800d830:	bd38      	pop	{r3, r4, r5, pc}
 800d832:	bf00      	nop
 800d834:	20001650 	.word	0x20001650

0800d838 <_isatty_r>:
 800d838:	b538      	push	{r3, r4, r5, lr}
 800d83a:	2300      	movs	r3, #0
 800d83c:	4d05      	ldr	r5, [pc, #20]	@ (800d854 <_isatty_r+0x1c>)
 800d83e:	4604      	mov	r4, r0
 800d840:	4608      	mov	r0, r1
 800d842:	602b      	str	r3, [r5, #0]
 800d844:	f7f9 f84b 	bl	80068de <_isatty>
 800d848:	1c43      	adds	r3, r0, #1
 800d84a:	d102      	bne.n	800d852 <_isatty_r+0x1a>
 800d84c:	682b      	ldr	r3, [r5, #0]
 800d84e:	b103      	cbz	r3, 800d852 <_isatty_r+0x1a>
 800d850:	6023      	str	r3, [r4, #0]
 800d852:	bd38      	pop	{r3, r4, r5, pc}
 800d854:	20001650 	.word	0x20001650

0800d858 <_init>:
 800d858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d85a:	bf00      	nop
 800d85c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d85e:	bc08      	pop	{r3}
 800d860:	469e      	mov	lr, r3
 800d862:	4770      	bx	lr

0800d864 <_fini>:
 800d864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d866:	bf00      	nop
 800d868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d86a:	bc08      	pop	{r3}
 800d86c:	469e      	mov	lr, r3
 800d86e:	4770      	bx	lr
