--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Mar 16 03:27:54 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     AutoShift
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets osc_clk_c_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets latch_c]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            50 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i94  (from clk +)
   Destination:    FD1S3AX    D              tmp_i95  (to clk +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path tmp_i94 to tmp_i95 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.449ns

 Path Details: tmp_i94 to tmp_i95

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i94 (from clk)
Route         2   e 1.002                                  tmp[93]
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.


Passed:  The following path meets requirements by 3.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i90  (from clk +)
   Destination:    FD1S3AX    D              tmp_i91  (to clk +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path tmp_i90 to tmp_i91 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.449ns

 Path Details: tmp_i90 to tmp_i91

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i90 (from clk)
Route         2   e 1.002                                  tmp[89]
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.


Passed:  The following path meets requirements by 3.449ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             tmp_i89  (from clk +)
   Destination:    FD1S3AX    D              tmp_i90  (to clk +)

   Delay:                   1.405ns  (28.7% logic, 71.3% route), 1 logic levels.

 Constraint Details:

      1.405ns data_path tmp_i89 to tmp_i90 meets
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 3.449ns

 Path Details: tmp_i89 to tmp_i90

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              tmp_i89 (from clk)
Route         2   e 1.002                                  tmp[88]
                  --------
                    1.405  (28.7% logic, 71.3% route), 1 logic levels.

Report: 1.551 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets osc_clk_c_c]             |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets latch_c]                 |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     1.551 ns|     1  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  94 paths, 95 nets, and 269 connections (56.0% coverage)


Peak memory: 187465728 bytes, TRCE: 741376 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
