
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000676                       # Number of seconds simulated
sim_ticks                                   675712000                       # Number of ticks simulated
final_tick                                  675712000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 145472                       # Simulator instruction rate (inst/s)
host_op_rate                                   282574                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56896803                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449164                       # Number of bytes of host memory used
host_seconds                                    11.88                       # Real time elapsed on the host
sim_insts                                     1727631                       # Number of instructions simulated
sim_ops                                       3355873                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          98880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         473024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             571904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         98880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       121664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          121664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7391                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1901                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1901                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         146334533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         700037886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846372419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    146334533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        146334533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      180053040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            180053040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      180053040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        146334533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        700037886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1026425459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000294397750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          155                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          155                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               19070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2394                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8937                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2935                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8937                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2935                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 534528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   37440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  162816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  571968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               187840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    585                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   370                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     675710000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8937                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2935                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     416                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    368.050794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.480542                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.003688                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          545     28.84%     28.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          462     24.44%     53.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          210     11.11%     64.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          127      6.72%     71.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           95      5.03%     76.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           56      2.96%     79.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           41      2.17%     81.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           32      1.69%     82.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          322     17.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1890                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          155                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.851613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     34.483358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     92.793010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             87     56.13%     56.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42     27.10%     83.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            12      7.74%     90.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.29%     92.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            4      2.58%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.65%     95.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.65%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            3      1.94%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.65%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           155                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          155                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.412903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.393546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.820097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              122     78.71%     78.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      2.58%     81.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               27     17.42%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           155                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        95744                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       438784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       162816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 141693502.557302534580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 649365410.115552186966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 240954726.273915529251                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1546                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7391                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2935                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58501000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    249779250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16124777750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37840.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33795.05                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5493961.75                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    151680250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               308280250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   41760000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18160.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36910.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       791.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       240.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.88                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     6913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2086                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      56916.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9431940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4990425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                34443360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               10095480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         52244400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             78910230                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1438560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       211740750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         9869760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          3233580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              416398485                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            616.236629                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            498823750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1021000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      22100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      8871250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     25704250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     153625750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    464389750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4112640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2182125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                25182780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3184200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         51015120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             74374740                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3025440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       179949000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        32002560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          9737340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              384765945                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            569.422986                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            504731750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4348500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      21580000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     26764500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     83351250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     145051750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    394616000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  184721                       # Number of BP lookups
system.cpu.branchPred.condPredicted            184721                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8774                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                91747                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25538                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                417                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           91747                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              79548                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12199                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1813                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      689896                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121245                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           697                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           118                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      207211                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           436                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       675712000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1351425                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             251868                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1976264                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      184721                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             105086                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1004413                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   18092                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2178                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          189                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    206886                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3039                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1268081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.027247                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.618066                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   684997     54.02%     54.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    11709      0.92%     54.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    51428      4.06%     59.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31780      2.51%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34633      2.73%     64.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29860      2.35%     66.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13233      1.04%     67.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    21868      1.72%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   388573     30.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1268081                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136686                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.462356                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   238671                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                466617                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    532248                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 21499                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   9046                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3754082                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   9046                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   250366                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  190385                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6420                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    540077                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                271787                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3718634                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3940                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  20810                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 165260                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  82995                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             4288235                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8275745                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3785737                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2566339                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842703                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   445532                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                158                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    110047                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               692934                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126007                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             36597                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12430                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3655059                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 293                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3558162                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              6544                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          299478                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       463278                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            229                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1268081                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.805942                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.825803                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              484294     38.19%     38.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72439      5.71%     43.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              115857      9.14%     53.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               98643      7.78%     60.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              115884      9.14%     69.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               94980      7.49%     77.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               88983      7.02%     84.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               90262      7.12%     91.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              106739      8.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1268081                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11839      8.65%      8.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  5810      4.24%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     46      0.03%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     20      0.01%     12.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2250      1.64%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             55346     40.44%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            33545     24.51%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1160      0.85%     80.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   707      0.52%     80.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             26095     19.07%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               52      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6073      0.17%      0.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1532881     43.08%     43.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9076      0.26%     43.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1933      0.05%     43.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429666     12.08%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  78      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  644      0.02%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19544      0.55%     56.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1621      0.05%     56.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296904      8.34%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                695      0.02%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236006      6.63%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8024      0.23%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208002      5.85%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               237122      6.66%     83.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96432      2.71%     86.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          447711     12.58%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25750      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3558162                       # Type of FU issued
system.cpu.iq.rate                           2.632896                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      136870                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.038466                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4525134                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1986093                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1594076                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4002685                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1968826                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1922764                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1627951                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2061008                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109503                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        51121                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9237                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          4750                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   9046                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  120033                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 11693                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3655352                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               447                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                692934                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126007                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                172                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1224                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  9747                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3440                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7239                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10679                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3538100                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                677719                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20062                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       798953                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   144903                       # Number of branches executed
system.cpu.iew.exec_stores                     121234                       # Number of stores executed
system.cpu.iew.exec_rate                     2.618051                       # Inst execution rate
system.cpu.iew.wb_sent                        3520559                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3516840                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2223599                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3558114                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.602320                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624938                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          299526                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8973                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1222183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.745802                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.218947                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       547543     44.80%     44.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       120278      9.84%     54.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        62919      5.15%     59.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        63827      5.22%     65.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        63372      5.19%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        43208      3.54%     73.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        42299      3.46%     77.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        34942      2.86%     80.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       243795     19.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1222183                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727631                       # Number of instructions committed
system.cpu.commit.committedOps                3355873                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758583                       # Number of memory references committed
system.cpu.commit.loads                        641813                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133515                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893663                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386215     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208575      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355873                       # Class of committed instruction
system.cpu.commit.bw_lim_events                243795                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4633787                       # The number of ROB reads
system.cpu.rob.rob_writes                     7357166                       # The number of ROB writes
system.cpu.timesIdled                             841                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83344                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727631                       # Number of Instructions Simulated
system.cpu.committedOps                       3355873                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.782242                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.782242                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.278377                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.278377                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3464822                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1365488                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2538522                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1896488                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    611233                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   768449                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1096099                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.522675                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              551660                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.317449                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.522675                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982510                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982510                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1389095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1389095                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       547268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          547268                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115447                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       662715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           662715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       662715                       # number of overall hits
system.cpu.dcache.overall_hits::total          662715                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        26811                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26811                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1326                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1326                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        28137                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28137                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        28137                       # number of overall misses
system.cpu.dcache.overall_misses::total         28137                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1530523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1530523500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81698492                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81698492                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1612221992                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1612221992                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1612221992                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1612221992                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       574079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       574079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       690852                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       690852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       690852                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       690852                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046703                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046703                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011355                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011355                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.040728                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.040728                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.040728                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.040728                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57085.655142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57085.655142                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61612.739065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61612.739065                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57299.001031                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57299.001031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57299.001031                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57299.001031                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41428                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          847                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               637                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.036107                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    94.111111                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1901                       # number of writebacks
system.cpu.dcache.writebacks::total              1901                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        20603                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        20603                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          143                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          143                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        20746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20746                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6208                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6208                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1183                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1183                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         7391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7391                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7391                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7391                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    404428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    404428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     76028492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     76028492                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    480456492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    480456492                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    480456492                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    480456492                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010698                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65146.262887                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65146.262887                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64267.533390                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64267.533390                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65005.613855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65005.613855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65005.613855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65005.613855                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7135                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.749461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               76824                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1034                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             74.297872                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.749461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.964354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.964354                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            415318                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           415318                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       204737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          204737                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       204737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           204737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       204737                       # number of overall hits
system.cpu.icache.overall_hits::total          204737                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2149                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2149                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2149                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2149                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2149                       # number of overall misses
system.cpu.icache.overall_misses::total          2149                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140405999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140405999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    140405999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140405999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140405999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140405999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       206886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       206886                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       206886                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       206886                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       206886                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       206886                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010387                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010387                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010387                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010387                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010387                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010387                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65335.504421                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65335.504421                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65335.504421                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65335.504421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65335.504421                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65335.504421                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1811                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    82.318182                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1034                       # number of writebacks
system.cpu.icache.writebacks::total              1034                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          602                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          602                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          602                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          602                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          602                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1547                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1547                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1547                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1547                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1547                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    108030999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108030999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    108030999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108030999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    108030999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108030999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007478                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007478                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007478                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007478                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69832.578539                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69832.578539                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69832.578539                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69832.578539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69832.578539                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69832.578539                       # average overall mshr miss latency
system.cpu.icache.replacements                   1034                       # number of replacements
system.membus.snoop_filter.tot_requests         17107                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    675712000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7746                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1901                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1034                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5234                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1191                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1191                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1547                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6200                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        21917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26043                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       165056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       594688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  759744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8938                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000783                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.027976                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8931     99.92%     99.92% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8938                       # Request fanout histogram
system.membus.reqLayer2.occupancy            30664000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8208747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           38755499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
