// Seed: 1996268802
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_6 = 32'd62
) (
    output tri id_0,
    input tri _id_1,
    output tri id_2,
    output supply0 id_3,
    output uwire id_4
    , id_8,
    output uwire id_5,
    input tri0 _id_6
);
  wire [1 'b0 : "" ==  -1] id_9;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  logic [-1 'b0 ==?  id_1 : id_6  ==  -1] id_10;
endmodule
