{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581096059160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581096059167 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 07 09:20:59 2020 " "Processing started: Fri Feb 07 09:20:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581096059167 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096059167 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4top -c lab4top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4top -c lab4top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096059167 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581096059711 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581096059711 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab4.qsys " "Elaborating Platform Designer system entity \"lab4.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096067439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:10 Progress: Loading lab4/lab4.qsys " "2020.02.07.09:21:10 Progress: Loading lab4/lab4.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096070514 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:10 Progress: Reading input file " "2020.02.07.09:21:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096070855 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:10 Progress: Adding clock \[clock_source 18.1\] " "2020.02.07.09:21:10 Progress: Adding clock \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096070934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module clock " "2020.02.07.09:21:11 Progress: Parameterizing module clock" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071485 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2020.02.07.09:21:11 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module jtag_uart " "2020.02.07.09:21:11 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\] " "2020.02.07.09:21:11 Progress: Adding memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module memory " "2020.02.07.09:21:11 Progress: Parameterizing module memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding pio \[altera_avalon_pio 18.1\] " "2020.02.07.09:21:11 Progress: Adding pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module pio " "2020.02.07.09:21:11 Progress: Parameterizing module pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding processor \[altera_nios2_gen2 18.1\] " "2020.02.07.09:21:11 Progress: Adding processor \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module processor " "2020.02.07.09:21:11 Progress: Parameterizing module processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2020.02.07.09:21:11 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071703 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Parameterizing module timer " "2020.02.07.09:21:11 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:11 Progress: Adding tonegen_0 \[tonegen 1.0\] " "2020.02.07.09:21:11 Progress: Adding tonegen_0 \[tonegen 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096071732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:12 Progress: Parameterizing module tonegen_0 " "2020.02.07.09:21:12 Progress: Parameterizing module tonegen_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096072057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:12 Progress: Building connections " "2020.02.07.09:21:12 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096072058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:12 Progress: Parameterizing connections " "2020.02.07.09:21:12 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096072089 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:12 Progress: Validating " "2020.02.07.09:21:12 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096072090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.02.07.09:21:12 Progress: Done reading input file " "2020.02.07.09:21:12 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096072594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab4.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096073128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4: Generating lab4 \"lab4\" for QUARTUS_SYNTH " "Lab4: Generating lab4 \"lab4\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096073523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'lab4_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'lab4_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0002_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab4_jtag_uart --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0002_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0002_jtag_uart_gen//lab4_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'lab4_jtag_uart' " "Jtag_uart: Done RTL generation for module 'lab4_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"lab4\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"lab4\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Starting RTL generation for module 'lab4_memory' " "Memory: Starting RTL generation for module 'lab4_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0003_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  \] " "Memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab4_memory --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0003_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0003_memory_gen//lab4_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096076918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: Done RTL generation for module 'lab4_memory' " "Memory: Done RTL generation for module 'lab4_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Memory: \"lab4\" instantiated altera_avalon_onchip_memory2 \"memory\" " "Memory: \"lab4\" instantiated altera_avalon_onchip_memory2 \"memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Starting RTL generation for module 'lab4_pio' " "Pio: Starting RTL generation for module 'lab4_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0004_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  \] " "Pio:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab4_pio --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0004_pio_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0004_pio_gen//lab4_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: Done RTL generation for module 'lab4_pio' " "Pio: Done RTL generation for module 'lab4_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio: \"lab4\" instantiated altera_avalon_pio \"pio\" " "Pio: \"lab4\" instantiated altera_avalon_pio \"pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077291 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor: \"lab4\" instantiated altera_nios2_gen2 \"processor\" " "Processor: \"lab4\" instantiated altera_nios2_gen2 \"processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'lab4_timer' " "Timer: Starting RTL generation for module 'lab4_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0005_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0005_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=lab4_timer --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0005_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0005_timer_gen//lab4_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'lab4_timer' " "Timer: Done RTL generation for module 'lab4_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"lab4\" instantiated altera_avalon_timer \"timer\" " "Timer: \"lab4\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tonegen_0: \"lab4\" instantiated tonegen \"tonegen_0\" " "Tonegen_0: \"lab4\" instantiated tonegen \"tonegen_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096077802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096079664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096079835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096080004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096080181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096080352 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096080520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab4\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab4\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096081720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab4\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab4\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096081737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab4\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab4\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096081741 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab4_processor_cpu' " "Cpu: Starting RTL generation for module 'lab4_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096081758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0009_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab4_processor_cpu --dir=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0009_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/A00991~1/AppData/Local/Temp/alt8299_4889538316635733949.dir/0009_cpu_gen//lab4_processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096081758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*) Starting Nios II generation " "Cpu: # 2020.02.07 09:21:22 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Checking for plaintext license. " "Cpu: # 2020.02.07 09:21:22 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.02.07 09:21:22 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.02.07 09:21:22 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.02.07 09:21:22 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Plaintext license not found. " "Cpu: # 2020.02.07 09:21:22 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.02.07 09:21:22 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.02.07 09:21:22 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:22 (*)   Creating all objects for CPU " "Cpu: # 2020.02.07 09:21:22 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:23 (*)   Generating RTL from CPU objects " "Cpu: # 2020.02.07 09:21:23 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:23 (*)   Creating plain-text RTL " "Cpu: # 2020.02.07 09:21:23 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.02.07 09:21:23 (*) Done Nios II generation " "Cpu: # 2020.02.07 09:21:23 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083952 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab4_processor_cpu' " "Cpu: Done RTL generation for module 'lab4_processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\" " "Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096083993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\" " "Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084061 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084110 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab4: Done \"lab4\" with 29 modules, 42 files " "Lab4: Done \"lab4\" with 29 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096084452 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab4.qsys " "Finished elaborating Platform Designer system entity \"lab4.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096085309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/lab4.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/lab4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "lab4/synthesis/lab4.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab4/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab4/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_irq_mapper " "Found entity 1: lab4_irq_mapper" {  } { { "lab4/synthesis/submodules/lab4_irq_mapper.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0 " "Found entity 1: lab4_mm_interconnect_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab4_mm_interconnect_0_rsp_mux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085549 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab4/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_mux " "Found entity 1: lab4_mm_interconnect_0_rsp_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_rsp_demux " "Found entity 1: lab4_mm_interconnect_0_rsp_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab4_mm_interconnect_0_cmd_mux_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_mux " "Found entity 1: lab4_mm_interconnect_0_cmd_mux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab4_mm_interconnect_0_cmd_demux_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_cmd_demux " "Found entity 1: lab4_mm_interconnect_0_cmd_demux" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_004_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_004_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085569 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_004 " "Found entity 2: lab4_mm_interconnect_0_router_004" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085569 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_002_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085572 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_002 " "Found entity 2: lab4_mm_interconnect_0_router_002" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_001_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085575 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router_001 " "Found entity 2: lab4_mm_interconnect_0_router_001" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085575 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab4_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab4_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab4_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581096085577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_mm_interconnect_0_router_default_decode " "Found entity 1: lab4_mm_interconnect_0_router_default_decode" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085579 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_mm_interconnect_0_router " "Found entity 2: lab4_mm_interconnect_0_router" {  } { { "lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab4/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab4/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab4/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/tonegenwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/tonegenwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonegenwrapper " "Found entity 1: tonegenwrapper" {  } { { "lab4/synthesis/submodules/tonegenwrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_timer " "Found entity 1: lab4_timer" {  } { { "lab4/synthesis/submodules/lab4_timer.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor " "Found entity 1: lab4_processor" {  } { { "lab4/synthesis/submodules/lab4_processor.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_register_bank_a_module " "Found entity 1: lab4_processor_cpu_register_bank_a_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_processor_cpu_register_bank_b_module " "Found entity 2: lab4_processor_cpu_register_bank_b_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_processor_cpu_nios2_oci_debug " "Found entity 3: lab4_processor_cpu_nios2_oci_debug" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_processor_cpu_nios2_oci_break " "Found entity 4: lab4_processor_cpu_nios2_oci_break" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_processor_cpu_nios2_oci_xbrk " "Found entity 5: lab4_processor_cpu_nios2_oci_xbrk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab4_processor_cpu_nios2_oci_dbrk " "Found entity 6: lab4_processor_cpu_nios2_oci_dbrk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab4_processor_cpu_nios2_oci_itrace " "Found entity 7: lab4_processor_cpu_nios2_oci_itrace" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab4_processor_cpu_nios2_oci_td_mode " "Found entity 8: lab4_processor_cpu_nios2_oci_td_mode" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab4_processor_cpu_nios2_oci_dtrace " "Found entity 9: lab4_processor_cpu_nios2_oci_dtrace" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab4_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab4_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab4_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab4_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab4_processor_cpu_nios2_oci_fifo " "Found entity 13: lab4_processor_cpu_nios2_oci_fifo" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab4_processor_cpu_nios2_oci_pib " "Found entity 14: lab4_processor_cpu_nios2_oci_pib" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab4_processor_cpu_nios2_oci_im " "Found entity 15: lab4_processor_cpu_nios2_oci_im" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab4_processor_cpu_nios2_performance_monitors " "Found entity 16: lab4_processor_cpu_nios2_performance_monitors" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab4_processor_cpu_nios2_avalon_reg " "Found entity 17: lab4_processor_cpu_nios2_avalon_reg" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab4_processor_cpu_ociram_sp_ram_module " "Found entity 18: lab4_processor_cpu_ociram_sp_ram_module" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab4_processor_cpu_nios2_ocimem " "Found entity 19: lab4_processor_cpu_nios2_ocimem" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab4_processor_cpu_nios2_oci " "Found entity 20: lab4_processor_cpu_nios2_oci" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab4_processor_cpu " "Found entity 21: lab4_processor_cpu" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_sysclk " "Found entity 1: lab4_processor_cpu_debug_slave_sysclk" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_tck " "Found entity 1: lab4_processor_cpu_debug_slave_tck" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_debug_slave_wrapper " "Found entity 1: lab4_processor_cpu_debug_slave_wrapper" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_processor_cpu_test_bench " "Found entity 1: lab4_processor_cpu_test_bench" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_pio " "Found entity 1: lab4_pio" {  } { { "lab4/synthesis/submodules/lab4_pio.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file lab4/synthesis/submodules/lab4_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_memory " "Found entity 1: lab4_memory" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4/synthesis/submodules/lab4_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file lab4/synthesis/submodules/lab4_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_jtag_uart_sim_scfifo_w " "Found entity 1: lab4_jtag_uart_sim_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085657 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab4_jtag_uart_scfifo_w " "Found entity 2: lab4_jtag_uart_scfifo_w" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085657 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab4_jtag_uart_sim_scfifo_r " "Found entity 3: lab4_jtag_uart_sim_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085657 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab4_jtag_uart_scfifo_r " "Found entity 4: lab4_jtag_uart_scfifo_r" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085657 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab4_jtag_uart " "Found entity 5: lab4_jtag_uart" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegenwrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file tonegenwrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 tonegenwrapper " "Found entity 1: tonegenwrapper" {  } { { "tonegenwrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegenwrapper.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonegen.sv 1 1 " "Found 1 design units, including 1 entities, in source file tonegen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tonegen " "Found entity 1: tonegen" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4top.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4top " "Found entity 1: lab4top" {  } { { "lab4top.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096085671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085671 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/lab4.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/lab4.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/lab4.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/lab4.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085673 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_avalon_sc_fifo.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085675 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085676 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085678 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085679 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085681 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_agent.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085682 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_translator.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085684 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_controller.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085685 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_synchronizer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085687 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_irq_mapper.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085688 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_jtag_uart.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_jtag_uart.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085690 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_memory.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_memory.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_memory.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_memory.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085692 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085694 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085696 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085697 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085699 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085700 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085701 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085703 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085704 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085706 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085707 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_router_004.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085709 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085710 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085712 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085713 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_pio.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_pio.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_pio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085715 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085716 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085719 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085721 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085723 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085724 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_processor_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085726 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_timer.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/lab4_timer.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_timer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/lab4_timer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/lab4_timer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085728 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/tonegenwrapper.v C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v " "File \"c:/users/a00991330/documents/github/elex7660/lab4/db/ip/lab4/submodules/tonegenwrapper.v\" is a duplicate of already analyzed file \"C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1581096085729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab4/submodules/tonegenwrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab4/submodules/tonegenwrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096085729 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4top " "Elaborating entity \"lab4top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581096085813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4 lab4:u0 " "Elaborating entity \"lab4\" for hierarchy \"lab4:u0\"" {  } { { "lab4top.sv" "u0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096085844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart lab4:u0\|lab4_jtag_uart:jtag_uart " "Elaborating entity \"lab4_jtag_uart\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\"" {  } { { "lab4/synthesis/lab4.v" "jtag_uart" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096085872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_w lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w " "Elaborating entity \"lab4_jtag_uart_scfifo_w\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_w" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096085891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "wfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086290 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096086290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096086599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096086599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_w:the_lab4_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_jtag_uart_scfifo_r lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r " "Elaborating entity \"lab4_jtag_uart_scfifo_r\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|lab4_jtag_uart_scfifo_r:the_lab4_jtag_uart_scfifo_r\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "the_lab4_jtag_uart_scfifo_r" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "lab4_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\"" {  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096086973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096086974 ""}  } { { "lab4/synthesis/submodules/lab4_jtag_uart.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096086974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096087778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4:u0\|lab4_jtag_uart:jtag_uart\|alt_jtag_atlantic:lab4_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096087919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_memory lab4:u0\|lab4_memory:memory " "Elaborating entity \"lab4_memory\" for hierarchy \"lab4:u0\|lab4_memory:memory\"" {  } { { "lab4/synthesis/lab4.v" "memory" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096087973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lab4_memory.hex " "Parameter \"init_file\" = \"lab4_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088112 ""}  } { { "lab4/synthesis/submodules/lab4_memory.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096088112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l2m1 " "Found entity 1: altsyncram_l2m1" {  } { { "db/altsyncram_l2m1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_l2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096088164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096088164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l2m1 lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_l2m1:auto_generated " "Elaborating entity \"altsyncram_l2m1\" for hierarchy \"lab4:u0\|lab4_memory:memory\|altsyncram:the_altsyncram\|altsyncram_l2m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_pio lab4:u0\|lab4_pio:pio " "Elaborating entity \"lab4_pio\" for hierarchy \"lab4:u0\|lab4_pio:pio\"" {  } { { "lab4/synthesis/lab4.v" "pio" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor lab4:u0\|lab4_processor:processor " "Elaborating entity \"lab4_processor\" for hierarchy \"lab4:u0\|lab4_processor:processor\"" {  } { { "lab4/synthesis/lab4.v" "processor" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu " "Elaborating entity \"lab4_processor_cpu\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\"" {  } { { "lab4/synthesis/submodules/lab4_processor.v" "cpu" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_test_bench lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench " "Elaborating entity \"lab4_processor_cpu_test_bench\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_test_bench:the_lab4_processor_cpu_test_bench\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_test_bench" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_register_bank_a_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a " "Elaborating entity \"lab4_processor_cpu_register_bank_a_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_register_bank_a" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088702 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096088702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096088755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096088755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_a_module:lab4_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_register_bank_b_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b " "Elaborating entity \"lab4_processor_cpu_register_bank_b_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_register_bank_b_module:lab4_processor_cpu_register_bank_b\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_register_bank_b" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci " "Elaborating entity \"lab4_processor_cpu_nios2_oci\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_debug lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug " "Elaborating entity \"lab4_processor_cpu_nios2_oci_debug\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_debug" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_debug:the_lab4_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096088914 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096088914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_break lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break " "Elaborating entity \"lab4_processor_cpu_nios2_oci_break\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_break:the_lab4_processor_cpu_nios2_oci_break\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_break" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_xbrk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"lab4_processor_cpu_nios2_oci_xbrk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_xbrk:the_lab4_processor_cpu_nios2_oci_xbrk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_dbrk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"lab4_processor_cpu_nios2_oci_dbrk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dbrk:the_lab4_processor_cpu_nios2_oci_dbrk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_itrace lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace " "Elaborating entity \"lab4_processor_cpu_nios2_oci_itrace\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_itrace:the_lab4_processor_cpu_nios2_oci_itrace\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_itrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096088998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_dtrace lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"lab4_processor_cpu_nios2_oci_dtrace\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_td_mode lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lab4_processor_cpu_nios2_oci_td_mode\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_dtrace:the_lab4_processor_cpu_nios2_oci_dtrace\|lab4_processor_cpu_nios2_oci_td_mode:lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_compute_input_tm_cnt lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lab4_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_compute_input_tm_cnt:the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo_wrptr_inc lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_wrptr_inc:the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_fifo_cnt_inc lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lab4_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_fifo:the_lab4_processor_cpu_nios2_oci_fifo\|lab4_processor_cpu_nios2_oci_fifo_cnt_inc:the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_pib lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib " "Elaborating entity \"lab4_processor_cpu_nios2_oci_pib\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_pib:the_lab4_processor_cpu_nios2_oci_pib\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_pib" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_oci_im lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im " "Elaborating entity \"lab4_processor_cpu_nios2_oci_im\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_oci_im:the_lab4_processor_cpu_nios2_oci_im\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_oci_im" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_avalon_reg lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg " "Elaborating entity \"lab4_processor_cpu_nios2_avalon_reg\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_avalon_reg:the_lab4_processor_cpu_nios2_avalon_reg\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_avalon_reg" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_nios2_ocimem lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem " "Elaborating entity \"lab4_processor_cpu_nios2_ocimem\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_nios2_ocimem" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_ociram_sp_ram_module lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram " "Elaborating entity \"lab4_processor_cpu_ociram_sp_ram_module\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "lab4_processor_cpu_ociram_sp_ram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_altsyncram" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089308 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089324 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096089324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581096089376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096089376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_nios2_ocimem:the_lab4_processor_cpu_nios2_ocimem\|lab4_processor_cpu_ociram_sp_ram_module:lab4_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_wrapper lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper " "Elaborating entity \"lab4_processor_cpu_debug_slave_wrapper\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu.v" "the_lab4_processor_cpu_debug_slave_wrapper" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_tck lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck " "Elaborating entity \"lab4_processor_cpu_debug_slave_tck\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_tck:the_lab4_processor_cpu_debug_slave_tck\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "the_lab4_processor_cpu_debug_slave_tck" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_processor_cpu_debug_slave_sysclk lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk " "Elaborating entity \"lab4_processor_cpu_debug_slave_sysclk\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|lab4_processor_cpu_debug_slave_sysclk:the_lab4_processor_cpu_debug_slave_sysclk\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "the_lab4_processor_cpu_debug_slave_sysclk" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "lab4_processor_cpu_debug_slave_phy" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Instantiated megafunction \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1581096089570 ""}  } { { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1581096089570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/lab4_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lab4:u0\|lab4_processor:processor\|lab4_processor_cpu:cpu\|lab4_processor_cpu_nios2_oci:the_lab4_processor_cpu_nios2_oci\|lab4_processor_cpu_debug_slave_wrapper:the_lab4_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:lab4_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_timer lab4:u0\|lab4_timer:timer " "Elaborating entity \"lab4_timer\" for hierarchy \"lab4:u0\|lab4_timer:timer\"" {  } { { "lab4/synthesis/lab4.v" "timer" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegenwrapper lab4:u0\|tonegenwrapper:tonegen_0 " "Elaborating entity \"tonegenwrapper\" for hierarchy \"lab4:u0\|tonegenwrapper:tonegen_0\"" {  } { { "lab4/synthesis/lab4.v" "tonegen_0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/lab4.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonegen lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0 " "Elaborating entity \"tonegen\" for hierarchy \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\"" {  } { { "lab4/synthesis/submodules/tonegenwrapper.v" "tonegen0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089674 ""}
{ "Error" "EVRFX_VERI_UNSUPPORTED_MIXED_EDGE_EVENT_EXPRESSION" "tonegen.sv(18) " "Verilog HDL Event Control error at tonegen.sv(18): mixed single- and double-edge expressions are not supported" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 18 0 0 } }  } 0 10122 "Verilog HDL Event Control error at %1!s!: mixed single- and double-edge expressions are not supported" 0 0 "Analysis & Synthesis" 0 -1 1581096089674 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count tonegen.sv(24) " "Verilog HDL Always Construct warning at tonegen.sv(24): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1581096089674 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "freq tonegen.sv(24) " "Verilog HDL Always Construct warning at tonegen.sv(24): variable \"freq\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1581096089674 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "spkr tonegen.sv(25) " "Verilog HDL Always Construct warning at tonegen.sv(25): variable \"spkr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1581096089674 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count tonegen.sv(29) " "Verilog HDL Always Construct warning at tonegen.sv(29): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1581096089675 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spkr tonegen.sv(18) " "Verilog HDL Always Construct warning at tonegen.sv(18): inferring latch(es) for variable \"spkr\", which holds its previous value in one or more paths through the always construct" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1581096089675 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spkr tonegen.sv(18) " "Inferred latch for \"spkr\" at tonegen.sv(18)" {  } { { "tonegen.sv" "" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/tonegen.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096089675 "|lab4top|lab4:u0|tonegenwrapper:tonegen_0|tonegen:tonegen0"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0 " "Can't elaborate user hierarchy \"lab4:u0\|tonegenwrapper:tonegen_0\|tonegen:tonegen0\"" {  } { { "lab4/synthesis/submodules/tonegenwrapper.v" "tonegen0" { Text "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/lab4/synthesis/submodules/tonegenwrapper.v" 22 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581096089676 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg " "Generated suppressed messages file C:/Users/a00991330/Documents/GitHub/ELEX7660/lab4/output_files/lab4top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096089853 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581096090269 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Feb 07 09:21:30 2020 " "Processing ended: Fri Feb 07 09:21:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581096090269 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581096090269 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581096090269 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096090269 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581096090882 ""}
