// generated by newgenasym  Tue Mar 29 11:59:19 2011


module vres (a, b, c);
    input a;
    output b;
    inout c;


    initial
        begin
        end

endmodule
