----------------
; Command Info ;
----------------
Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.198 

Tcl Command:
    report_timing -setup -file timing_impl.log -npaths 20 -detail full_path

Options:
    -setup 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 

Delay Model:
    Slow 900mV 100C Model

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                               ; Launch Clock                                                   ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.198 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.938      ;
; 0.204 ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1                                                                                                                       ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0  ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_1                         ; i_system_bd|sys_ddr4_cntrl_core_usr_clk     ; 3.752        ; -0.506     ; 3.083      ;
; 0.207 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.946      ;
; 0.207 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.947      ;
; 0.232 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.945      ;
; 0.237 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.947      ;
; 0.239 ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1                                                                                                                       ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0  ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_2                         ; i_system_bd|sys_ddr4_cntrl_core_usr_clk     ; 3.752        ; -0.446     ; 3.071      ;
; 0.239 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.943      ;
; 0.255 ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1                                                                                                                       ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a106~reg0 ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_1                         ; i_system_bd|sys_ddr4_cntrl_core_usr_clk     ; 3.752        ; -0.503     ; 3.056      ;
; 0.255 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]                                                                                                                                                                                                                                                                                                                                                                             ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.034     ; 3.893      ;
; 0.272 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.928      ;
; 0.279 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]                                                                                                                                                                  ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.323     ; 3.590      ;
; 0.280 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                  ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.323     ; 3.588      ;
; 0.280 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.917      ;
; 0.280 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0                            ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.045     ; 3.852      ;
; 0.287 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.918      ;
; 0.291 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.918      ;
; 0.291 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0                           ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.049     ; 3.923      ;
; 0.301 ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1                                                                                                                       ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a5~reg0   ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_2                         ; i_system_bd|sys_ddr4_cntrl_core_usr_clk     ; 3.752        ; -0.447     ; 3.062      ;
; 0.301 ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                                                                                                                                                                            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0                            ; i_system_bd|ad9680_jesd204|link_pll|outclk0                    ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.045     ; 3.849      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Setup slack is 0.198 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.118                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.316                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.198                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.938  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.543       ; 90         ; 3.543  ; 3.543  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.118   ; 3.938    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.118 ;   3.543  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[12]                                                                                                                                               ;
;   9.118 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.316   ; 0.215    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Setup slack is 0.204 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0     ;
; Launch Clock       ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|sys_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.385                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time ; 5.589                                                                                                                                                                                                                                                                                                                    ;
; Slack              ; 0.204                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.506 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.083  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.218       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.217       ; 72         ; 2.217  ; 2.217  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.866       ; 28         ; 0.866  ; 0.866  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.832       ; 54         ; 0.000  ; 2.715  ;
;    Cell                ;        ; 10    ; 2.399       ; 46         ; 0.000  ; 0.630  ;
;    PLL Compensation    ;        ; 2     ; -3.567      ; 0          ; -2.328 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 2.302   ; 2.185    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                          ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                  ;
;   0.693 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                  ;
;   0.784 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.184 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.184 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y87_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.432 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y87_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.432 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.186 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.187 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.154 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.154 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.140 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.302 ;   0.162  ; RR ; CELL ; 1      ; TILECTRL_X148_Y87_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out0[9]                                                                                                                                                                                       ;
;   2.302 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y88_N0    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.302 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y88_N0    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst~phy_reg1 ;
; 5.385   ; 3.083    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   3.168 ;   0.866  ; FF ; uTco ; 1      ; IO12LANE_X148_Y88_N0    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|data_to_core[48]                                                                                                                                                                                            ;
;   5.385 ;   2.217  ; FF ; IC   ; 1      ; EC_X140_Y88_N2          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a60|portadatain[0]                                                                                                                                                                     ;
;   5.385 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y88_N2          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0     ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.548   ; 1.679    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.445 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.521 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.138 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.138 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.768 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.769 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.530 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.530 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.530 ;   0.000  ; RR ; CELL ; 5      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   2.202 ;   -2.328 ; RR ; COMP ; 1      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.319 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.818 ;   0.499  ; RR ; CELL ; 1081   ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.533 ;   2.715  ; RR ; IC   ; 1      ; EC_X140_Y88_N2          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a60|clk0                                                                                                                                                                           ;
;   5.533 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y88_N2          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0 ;
;   5.548 ;   0.015  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.314   ; -0.234   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.589   ; 0.275    ;    ; uTsu ; 0      ; EC_X140_Y88_N2          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a60~reg0 ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Setup slack is 0.207 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.126                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.333                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.207                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.946  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.551       ; 90         ; 3.551  ; 3.551  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.126   ; 3.946    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.126 ;   3.551  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[10]                                                                                                                                               ;
;   9.126 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.333   ; 0.232    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Setup slack is 0.207 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.127                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.334                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.207                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.947  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.552       ; 90         ; 3.552  ; 3.552  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.127   ; 3.947    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.127 ;   3.552  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[9]                                                                                                                                                ;
;   9.127 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.334   ; 0.233    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Setup slack is 0.232 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.125                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.357                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.232                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.945  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.550       ; 90         ; 3.550  ; 3.550  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.125   ; 3.945    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.125 ;   3.550  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[13]                                                                                                                                               ;
;   9.125 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.357   ; 0.256    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Setup slack is 0.237 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.127                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.364                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.237                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.947  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.552       ; 90         ; 3.552  ; 3.552  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.127   ; 3.947    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.127 ;   3.552  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[3]                                                                                                                                                ;
;   9.127 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.364   ; 0.263    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Setup slack is 0.239 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0     ;
; Launch Clock       ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|sys_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.357                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time ; 5.596                                                                                                                                                                                                                                                                                                                    ;
; Slack              ; 0.239                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.446 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.071  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.202       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.195       ; 71         ; 2.195  ; 2.195  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.876       ; 29         ; 0.876  ; 0.876  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.876       ; 55         ; 0.000  ; 2.759  ;
;    Cell                ;        ; 10    ; 2.399       ; 45         ; 0.000  ; 0.630  ;
;    PLL Compensation    ;        ; 2     ; -3.567      ; 0          ; -2.328 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 2.286   ; 2.169    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                          ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                  ;
;   0.693 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                  ;
;   0.784 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.172 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.172 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y32_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.424 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y32_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.424 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.178 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.179 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.146 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.146 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.132 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.286 ;   0.154  ; RR ; CELL ; 1      ; TILECTRL_X148_Y32_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out1[9]                                                                                                                                                                                         ;
;   2.286 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y34_N1    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.286 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y34_N1    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1 ;
; 5.357   ; 3.071    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   3.162 ;   0.876  ; FF ; uTco ; 1      ; IO12LANE_X148_Y34_N1    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_to_core[68]                                                                                                                                                                                            ;
;   5.357 ;   2.195  ; FF ; IC   ; 1      ; EC_X140_Y65_N3          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a16|portadatain[2]                                                                                                                                                                     ;
;   5.357 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y65_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0     ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                                                                                                      ;
; 5.592   ; 1.723    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                           ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                              ;
;   4.445 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                              ;
;   4.521 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                              ;
;   5.138 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                 ;
;   5.138 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                           ;
;   5.768 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                   ;
;   5.769 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                        ;
;   4.530 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                     ;
;   4.530 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                 ;
;   4.530 ;   0.000  ; RR ; CELL ; 5      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                  ;
;   2.202 ;   -2.328 ; RR ; COMP ; 1      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                             ;
;   2.319 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                        ;
;   2.818 ;   0.499  ; RR ; CELL ; 1081   ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                       ;
;   5.577 ;   2.759  ; RR ; IC   ; 1      ; EC_X140_Y65_N3          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a16|clk0                                                                                                                                                                           ;
;   5.577 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y65_N3          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0 ;
;   5.592 ;   0.015  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                              ;
; 5.358   ; -0.234   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                    ;
; 5.596   ; 0.238    ;    ; uTsu ; 0      ; EC_X140_Y65_N3          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a16~reg0 ;
+---------+----------+----+------+--------+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Setup slack is 0.239 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.123                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.362                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.239                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.943  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.548       ; 90         ; 3.548  ; 3.548  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.123   ; 3.943    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.123 ;   3.548  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[1]                                                                                                                                                ;
;   9.123 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.362   ; 0.261    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Setup slack is 0.255 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a106~reg0    ;
; Launch Clock       ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_1                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|sys_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.355                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time ; 5.610                                                                                                                                                                                                                                                                                                                    ;
; Slack              ; 0.255                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.503 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.056  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.215       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.189       ; 72         ; 2.189  ; 2.189  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.867       ; 28         ; 0.867  ; 0.867  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.832       ; 54         ; 0.000  ; 2.715  ;
;    Cell                ;        ; 10    ; 2.399       ; 46         ; 0.000  ; 0.630  ;
;    PLL Compensation    ;        ; 2     ; -3.567      ; 0          ; -2.328 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 2.299   ; 2.182    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                          ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                  ;
;   0.693 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                  ;
;   0.784 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.184 ;   0.400  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|up_out[0]                                                                                                                                                                                                                                   ;
;   1.184 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y87_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|down_in[0]                                                                                                                                                                                                                                ;
;   1.432 ;   0.248  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y87_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                                                                                                                                                   ;
;   1.432 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|pll_cascade_in                                                                                                                                                                                                                                  ;
;   2.186 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vco_refclk                                                                          ;
;   2.187 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vctrl                                                                               ;
;   1.154 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3D                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate_1~vcoph[0]                                                                            ;
;   1.154 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                                                                                                                                                                                                        ;
;   2.140 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3D                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                                                                                                                                                                                                                     ;
;   2.299 ;   0.159  ; RR ; CELL ; 1      ; TILECTRL_X148_Y87_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate_1|phy_clk_out2[9]                                                                                                                                                                                       ;
;   2.299 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y90_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.299 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y90_N2    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1 ;
; 5.355   ; 3.056    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   3.166 ;   0.867  ; FF ; uTco ; 1      ; IO12LANE_X148_Y90_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_to_core[67]                                                                                                                                                                                            ;
;   5.355 ;   2.189  ; FF ; IC   ; 1      ; EC_X140_Y107_N2         ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a106|portadatain[1]                                                                                                                                                                    ;
;   5.355 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y107_N2         ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a106~reg0    ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                                                                                                       ;
; 5.548   ; 1.679    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                            ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                        ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                       ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                               ;
;   4.445 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                               ;
;   4.521 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                               ;
;   5.138 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                  ;
;   5.138 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                            ;
;   5.768 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                    ;
;   5.769 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                         ;
;   4.530 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                      ;
;   4.530 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                  ;
;   4.530 ;   0.000  ; RR ; CELL ; 5      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                   ;
;   2.202 ;   -2.328 ; RR ; COMP ; 1      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                              ;
;   2.319 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                         ;
;   2.818 ;   0.499  ; RR ; CELL ; 1081   ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                        ;
;   5.533 ;   2.715  ; RR ; IC   ; 1      ; EC_X140_Y107_N2         ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a106|clk0                                                                                                                                                                           ;
;   5.533 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y107_N2         ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a106~reg0 ;
;   5.548 ;   0.015  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                               ;
; 5.314   ; -0.234   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                     ;
; 5.610   ; 0.296    ;    ; uTsu ; 0      ; EC_X140_Y107_N2         ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a106~reg0 ;
+---------+----------+----+------+--------+-------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Setup slack is 0.255 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]                                                                                                                                                                                                                          ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.066                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.321                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.255                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.034 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.893  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.859       ; 50         ; 0.000  ; 2.641  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.548       ; 91         ; 3.548  ; 3.548  ;
;    Cell                ;        ; 2     ; 0.094       ; 2          ; 0.000  ; 0.094  ;
;    uTco                ;        ; 1     ; 0.251       ; 6          ; 0.251  ; 0.251  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.740       ; 54         ; 0.000  ; 2.547  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.173   ; 5.173    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.173 ;   2.641  ; RR ; IC   ; 1      ; FF_X35_Y145_N2        ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_waddr_int[0]|clk                                                                                                                                                                                                                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 1      ; FF_X35_Y145_N2        ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]                                                                                                                                                                                                                          ;
; 9.066   ; 3.893    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.424 ;   0.251  ; FF ; uTco ; 1      ; FF_X35_Y145_N2        ;            ; i_system_bd|ad9680_adcfifo|adc_waddr_int[0]|q                                                                                                                                                                                                                                               ;
;   5.518 ;   0.094  ; FF ; CELL ; 503    ; FF_X35_Y145_N2        ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[0]~la_lab/laboutt[1]                                                                                                                                                                                                        ;
;   9.066 ;   3.548  ; FF ; IC   ; 1      ; EC_X70_Y95_N0         ; Low Power  ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a279|portaaddr[0]                                                                                                                                                  ;
;   9.066 ;   0.000  ; FF ; CELL ; 0      ; EC_X70_Y95_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.139   ; 5.139    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.261 ;   2.547  ; RR ; IC   ; 1      ; EC_X70_Y95_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a279|clk0                                                                                                                                                          ;
;   8.261 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y95_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0 ;
;   9.139 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.109   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.321   ; 0.212    ;    ; uTsu ; 0      ; EC_X70_Y95_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a279~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Setup slack is 0.272 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.108                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.380                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.272                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.928  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.533       ; 90         ; 3.533  ; 3.533  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.108   ; 3.928    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.108 ;   3.533  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[4]                                                                                                                                                ;
;   9.108 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.380   ; 0.279    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Setup slack is 0.279 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]                                                                                                                                                                                                                                                                                           ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 9.004                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.283                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.279                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.323 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.590  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.100       ; 52         ; 0.000  ; 2.882  ;
;    Cell                ;        ; 14    ; 2.913       ; 48         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.403       ; 67         ; 0.165  ; 1.041  ;
;    Cell                ;        ; 16    ; 0.830       ; 23         ; 0.000  ; 0.174  ;
;    uTco                ;        ; 1     ; 0.357       ; 10         ; 0.357  ; 0.357  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.596       ; 52         ; 0.000  ; 2.403  ;
;    Cell                ;        ; 13    ; 2.353       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.414   ; 5.414    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108       ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108       ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4           ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4           ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.414 ;   2.882  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1H1 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                       ;
;   5.414 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                 ;
;   5.414 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg         ;
; 9.004   ; 3.590    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.771 ;   0.357  ; FF ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[6]                                                                                                                                                                                                                   ;
;   5.771 ;   0.000  ; FF ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[6] ;
;   6.812 ;   1.041  ; FF ; IC   ; 1      ; LABCELL_X1_Y148_N48       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|dataf                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.856 ;   0.044  ; FF ; CELL ; 1      ; LABCELL_X1_Y148_N48       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.860 ;   0.004  ; FF ; CELL ; 4      ; LABCELL_X1_Y148_N48       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux7~0~la_lab/laboutb[12]                                                                                                                                                                                                                                  ;
;   7.147 ;   0.287  ; FF ; IC   ; 1      ; MLABCELL_X2_Y147_N12      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|datae                                                                                                                                                                                                                                                                                                                                                                    ;
;   7.259 ;   0.112  ; FF ; CELL ; 2      ; MLABCELL_X2_Y147_N12      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|combout                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.265 ;   0.006  ; FF ; CELL ; 5      ; MLABCELL_X2_Y147_N12      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux48~0~la_mlab/laboutt[8]                                                                                                                                                                                                                                 ;
;   7.582 ;   0.317  ; FF ; IC   ; 1      ; MLABCELL_X2_Y148_N18      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|datad                                                                                                                                                                                                                                                                                                                                                                 ;
;   7.726 ;   0.144  ; FR ; CELL ; 2      ; MLABCELL_X2_Y148_N18      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|combout                                                                                                                                                                                                                                                                                                                                                               ;
;   7.732 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N18      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|WideOr3~0~la_mlab/laboutt[13]                                                                                                                                                                                                                             ;
;   7.931 ;   0.199  ; RR ; IC   ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|datac                                                                                                                                                                                                                                                                                                                                                          ;
;   8.105 ;   0.174  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|combout                                                                                                                                                                                                                                                                                                                                                        ;
;   8.110 ;   0.005  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~0~la_mlab/laboutt[6]                                                                                                                                                                                                                       ;
;   8.287 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X2_Y148_N24      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|datae                                                                                                                                                                                                                                                                                                                                                          ;
;   8.429 ;   0.142  ; RR ; CELL ; 2      ; MLABCELL_X2_Y148_N24      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|combout                                                                                                                                                                                                                                                                                                                                                        ;
;   8.435 ;   0.006  ; RR ; CELL ; 3      ; MLABCELL_X2_Y148_N24      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~3~la_mlab/laboutt[16]                                                                                                                                                                                                                      ;
;   8.600 ;   0.165  ; RR ; IC   ; 1      ; LABCELL_X3_Y148_N6        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|datae                                                                                                                                                                                                                                                                                                                                                           ;
;   8.734 ;   0.134  ; RR ; CELL ; 2      ; LABCELL_X3_Y148_N6        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   8.738 ;   0.004  ; RR ; CELL ; 1      ; LABCELL_X3_Y148_N6        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_lab/laboutt[4]                                                                                                                                                                                                                         ;
;   8.955 ;   0.217  ; RR ; IC   ; 1      ; LABCELL_X3_Y148_N36       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|dataf                                                                                                                                                                                                                                                                                                                                                             ;
;   9.004 ;   0.049  ; RF ; CELL ; 1      ; LABCELL_X3_Y148_N36       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|combout                                                                                                                                                                                                                                                                                                                                                           ;
;   9.004 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y148_N37            ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[2]|d                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   9.004 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y148_N37            ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2]                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                      ;
; 9.091   ; 5.091    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                   ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                   ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                           ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                             ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                   ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                   ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                 ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                        ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                         ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                        ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                            ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                              ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]  ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                            ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                           ;
;   8.117 ;   2.403  ; RR ; IC   ; 1      ; FF_X3_Y148_N37        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[2]|clk                                                                                             ;
;   8.117 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y148_N37        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2] ;
;   9.091 ;   0.974  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                              ;
; 9.017   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                    ;
; 9.283   ; 0.266    ;    ; uTsu ; 1      ; FF_X3_Y148_N37        ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[2] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Setup slack is 0.280 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                                                                                                                                           ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin                                                                                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 9.002                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time ; 9.282                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
; Slack              ; 0.280                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.323 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.588  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 7     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 3.100       ; 52         ; 0.000  ; 2.882  ;
;    Cell                ;        ; 14    ; 2.913       ; 48         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 7     ; 2.401       ; 67         ; 0.165  ; 1.041  ;
;    Cell                ;        ; 16    ; 0.830       ; 23         ; 0.000  ; 0.174  ;
;    uTco                ;        ; 1     ; 0.357       ; 10         ; 0.357  ; 0.357  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.596       ; 52         ; 0.000  ; 2.403  ;
;    Cell                ;        ; 13    ; 2.353       ; 48         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                  ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                           ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; 5.414   ; 5.414    ;    ;      ;        ;                           ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                           ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29                   ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108       ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108       ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB     ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB      ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                                                                                                                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                                                                                                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                                                                                                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                                                                                                                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                                                                                                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB                  ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                                                                                                                                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4           ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4           ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                             ;
;   5.414 ;   2.882  ; RR ; IC   ; 14     ; HSSIRXPLDPCSINTERFACE_1H1 ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk                                                                                                                                                                                                                       ;
;   5.414 ;   0.000  ; RR ; CELL ; 1      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data_fifo                                                                                                                                                                                                                 ;
;   5.414 ;   0.000  ; RR ; CELL ; 40     ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg         ;
; 9.002   ; 3.588    ;    ;      ;        ;                           ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;   5.771 ;   0.357  ; FF ; uTco ; 1      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[6]                                                                                                                                                                                                                   ;
;   5.771 ;   0.000  ; FF ; CELL ; 3      ; HSSIRXPLDPCSINTERFACE_1H1 ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm4:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch1_pld_rx_data[6] ;
;   6.812 ;   1.041  ; FF ; IC   ; 1      ; LABCELL_X1_Y148_N48       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|dataf                                                                                                                                                                                                                                                                                                                                                                     ;
;   6.856 ;   0.044  ; FF ; CELL ; 1      ; LABCELL_X1_Y148_N48       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux7~0|combout                                                                                                                                                                                                                                                                                                                                                                   ;
;   6.860 ;   0.004  ; FF ; CELL ; 4      ; LABCELL_X1_Y148_N48       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux7~0~la_lab/laboutb[12]                                                                                                                                                                                                                                  ;
;   7.147 ;   0.287  ; FF ; IC   ; 1      ; MLABCELL_X2_Y147_N12      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|datae                                                                                                                                                                                                                                                                                                                                                                    ;
;   7.259 ;   0.112  ; FF ; CELL ; 2      ; MLABCELL_X2_Y147_N12      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|Mux48~0|combout                                                                                                                                                                                                                                                                                                                                                                  ;
;   7.265 ;   0.006  ; FF ; CELL ; 5      ; MLABCELL_X2_Y147_N12      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux48~0~la_mlab/laboutt[8]                                                                                                                                                                                                                                 ;
;   7.582 ;   0.317  ; FF ; IC   ; 1      ; MLABCELL_X2_Y148_N18      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|datad                                                                                                                                                                                                                                                                                                                                                                 ;
;   7.726 ;   0.144  ; FR ; CELL ; 2      ; MLABCELL_X2_Y148_N18      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|WideOr3~0|combout                                                                                                                                                                                                                                                                                                                                                               ;
;   7.732 ;   0.006  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N18      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|WideOr3~0~la_mlab/laboutt[13]                                                                                                                                                                                                                             ;
;   7.931 ;   0.199  ; RR ; IC   ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|datac                                                                                                                                                                                                                                                                                                                                                          ;
;   8.105 ;   0.174  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~0|combout                                                                                                                                                                                                                                                                                                                                                        ;
;   8.110 ;   0.005  ; RR ; CELL ; 1      ; MLABCELL_X2_Y148_N9       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~0~la_mlab/laboutt[6]                                                                                                                                                                                                                       ;
;   8.287 ;   0.177  ; RR ; IC   ; 1      ; MLABCELL_X2_Y148_N24      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|datae                                                                                                                                                                                                                                                                                                                                                          ;
;   8.429 ;   0.142  ; RR ; CELL ; 2      ; MLABCELL_X2_Y148_N24      ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[0].i_dec|out_notintable~3|combout                                                                                                                                                                                                                                                                                                                                                        ;
;   8.435 ;   0.006  ; RR ; CELL ; 3      ; MLABCELL_X2_Y148_N24      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|out_notintable~3~la_mlab/laboutt[16]                                                                                                                                                                                                                      ;
;   8.600 ;   0.165  ; RR ; IC   ; 1      ; LABCELL_X3_Y148_N6        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|datae                                                                                                                                                                                                                                                                                                                                                           ;
;   8.734 ;   0.134  ; RR ; CELL ; 2      ; LABCELL_X3_Y148_N6        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout                                                                                                                                                                                                                                                                                                                                                         ;
;   8.739 ;   0.005  ; RR ; CELL ; 2      ; LABCELL_X3_Y148_N6        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_lab/laboutt[5]                                                                                                                                                                                                                         ;
;   8.954 ;   0.215  ; RR ; IC   ; 1      ; LABCELL_X3_Y148_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|dataf                                                                                                                                                                                                                                                                                                                                                             ;
;   9.002 ;   0.048  ; RF ; CELL ; 1      ; LABCELL_X3_Y148_N30       ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].gen_dpw[3].i_dec|out_disperr~0|combout                                                                                                                                                                                                                                                                                                                                                           ;
;   9.002 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y148_N32            ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]|d                                                                                                                                                                                                                                                                                                                                                                                                 ;
;   9.002 ;   0.000  ; FF ; CELL ; 1      ; FF_X3_Y148_N32            ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3]                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                              ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                      ;
; 9.091   ; 5.091    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                           ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                       ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                           ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                   ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                   ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                           ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                             ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                   ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                   ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                 ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                        ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                         ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                        ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                            ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                              ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]  ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                            ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                           ;
;   8.117 ;   2.403  ; RR ; IC   ; 1      ; FF_X3_Y148_N32        ; High Speed ; i_system_bd|ad9680_jesd204|phy|soft_pcs_3|disperr[3]|clk                                                                                             ;
;   8.117 ;   0.000  ; RR ; CELL ; 1      ; FF_X3_Y148_N32        ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3] ;
;   9.091 ;   0.974  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                              ;
; 9.017   ; -0.074   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                    ;
; 9.282   ; 0.265    ;    ; uTsu ; 1      ; FF_X3_Y148_N32        ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|jesd204_soft_pcs_rx:soft_pcs_3|disperr[3] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Setup slack is 0.280 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.097                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.377                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.280                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.917  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.522       ; 90         ; 3.522  ; 3.522  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.097   ; 3.917    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.097 ;   3.522  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[2]                                                                                                                                                ;
;   9.097 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.377   ; 0.276    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Setup slack is 0.280 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                        ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 9.032                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 9.312                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.280                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.045 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.852  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.457       ; 90         ; 3.457  ; 3.457  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.736       ; 54         ; 0.000  ; 2.543  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                           ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                         ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                         ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                 ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                   ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                         ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                         ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                       ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                              ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                  ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                              ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                  ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                    ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                        ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                           ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                        ;
; 9.032   ; 3.852    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                  ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                             ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                    ;
;   9.032 ;   3.457  ; RR ; IC   ; 1      ; EC_X70_Y96_N0         ; Low Power  ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a28|portadatain[15]                                                                                                                                               ;
;   9.032 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y96_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                            ;
; 9.135   ; 5.135    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                         ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                         ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                 ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                   ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                         ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                         ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                       ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                              ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                  ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                              ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                  ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                    ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                        ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   8.257 ;   2.543  ; RR ; IC   ; 1      ; EC_X70_Y96_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a28|clk0                                                                                                                                                          ;
;   8.257 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y96_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
;   9.135 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 9.105   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 9.312   ; 0.207    ;    ; uTsu ; 0      ; EC_X70_Y96_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Setup slack is 0.287 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.098                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.385                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.287                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.918  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.523       ; 90         ; 3.523  ; 3.523  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.098   ; 3.918    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.098 ;   3.523  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[6]                                                                                                                                                ;
;   9.098 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.385   ; 0.284    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Setup slack is 0.291 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.098                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.389                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.291                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.918  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.523       ; 90         ; 3.523  ; 3.523  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.098   ; 3.918    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.098 ;   3.523  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[5]                                                                                                                                                ;
;   9.098 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.389   ; 0.288    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Setup slack is 0.291 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                     ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                 ;
; Data Arrival Time  ; 9.103                                                                                                                                                                                                                                                                                       ;
; Data Required Time ; 9.394                                                                                                                                                                                                                                                                                       ;
; Slack              ; 0.291                                                                                                                                                                                                                                                                                       ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.049 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.923  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.528       ; 90         ; 3.528  ; 3.528  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.732       ; 54         ; 0.000  ; 2.539  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                            ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                            ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                         ;
; 9.103   ; 3.923    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                   ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                              ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                     ;
;   9.103 ;   3.528  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|portadatain[7]                                                                                                                                                ;
;   9.103 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                             ;
; 9.131   ; 5.131    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                  ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                          ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                  ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                    ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                          ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                        ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                               ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                   ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                                ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                               ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                   ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                     ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                         ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                   ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                  ;
;   8.253 ;   2.539  ; RR ; IC   ; 1      ; EC_X70_Y98_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a284|clk0                                                                                                                                                          ;
;   8.253 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y98_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
;   9.131 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                     ;
; 9.101   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                           ;
; 9.394   ; 0.293    ;    ; uTsu ; 0      ; EC_X70_Y98_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a284~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Setup slack is 0.301 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; To Node            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a5~reg0      ;
; Launch Clock       ; i_system_bd|sys_ddr4_cntrl_phy_clk_l_2                                                                                                                                                                                                                                                                                   ;
; Latch Clock        ; i_system_bd|sys_ddr4_cntrl_core_usr_clk                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 5.352                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time ; 5.653                                                                                                                                                                                                                                                                                                                    ;
; Slack              ; 0.301                                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.752  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.447 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.062  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 2     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 12    ; 3.206       ; 100        ; 0.000  ; 0.986  ;
;    PLL Compensation    ;        ; 1     ; -1.033      ; 0          ; -1.033 ; -1.033 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 2.165       ; 71         ; 2.165  ; 2.165  ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    uTco                ;        ; 1     ; 0.897       ; 29         ; 0.897  ; 0.897  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 3     ; 2.879       ; 55         ; 0.000  ; 2.762  ;
;    Cell                ;        ; 10    ; 2.399       ; 45         ; 0.000  ; 0.630  ;
;    PLL Compensation    ;        ; 2     ; -3.567      ; 0          ; -2.328 ; -1.239 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.117   ; 0.117    ;    ;      ;        ;                         ;            ; launch edge time                                                                                                                                                                                                                                                                                                         ;
; 2.290   ; 2.173    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   0.117 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   0.117 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                          ;
;   0.117 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                                  ;
;   0.693 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                                  ;
;   0.784 ;   0.091  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                                  ;
;   1.172 ;   0.388  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|down_out[0]                                                                                                                                                                                                                                 ;
;   1.172 ;   0.000  ; RR ; IC   ; 1      ; REFCLKINPUT_X148_Y32_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|up_in[0]                                                                                                                                                                                                                                              ;
;   1.424 ;   0.252  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y32_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk|clk_out                                                                                                                                                                                                                                               ;
;   1.424 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|pll_cascade_in                                                                                                                                                                                                                                    ;
;   2.178 ;   0.754  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vco_refclk                                                                            ;
;   2.179 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vctrl                                                                                 ;
;   1.146 ;   -1.033 ; RR ; COMP ; 2      ; IOPLL_3B                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~_Duplicate~vcoph[0]                                                                              ;
;   1.146 ;   0.000  ; RR ; CELL ; 5      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                                                                                                                                                                                                          ;
;   2.132 ;   0.986  ; RR ; CELL ; 5      ; IOPLL_3B                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                                                                                                                                                                                                       ;
;   2.290 ;   0.158  ; RR ; CELL ; 1      ; TILECTRL_X148_Y32_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~_Duplicate|phy_clk_out3[9]                                                                                                                                                                                         ;
;   2.290 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X148_Y36_N3    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|phy_clk[1]                                                                                                                                                                                                  ;
;   2.290 ;   0.000  ; RR ; CELL ; 65     ; IO12LANE_X148_Y36_N3    ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1 ;
; 5.352   ; 3.062    ;    ;      ;        ;                         ;            ; data path                                                                                                                                                                                                                                                                                                                ;
;   3.187 ;   0.897  ; FF ; uTco ; 1      ; IO12LANE_X148_Y36_N3    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[26]                                                                                                                                                                                            ;
;   5.352 ;   2.165  ; FF ; IC   ; 1      ; EC_X140_Y63_N0          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a5|portadatain[1]                                                                                                                                                                      ;
;   5.352 ;   0.000  ; FF ; CELL ; 0      ; EC_X140_Y63_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a5~reg0      ;
+---------+----------+----+------+--------+-------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.869   ; 3.869    ;    ;      ;        ;                         ;            ; latch edge time                                                                                                                                                                                                                                                                                                     ;
; 5.595   ; 1.726    ;    ;      ;        ;                         ;            ; clock path                                                                                                                                                                                                                                                                                                          ;
;   3.869 ;   0.000  ;    ;      ;        ;                         ;            ; source latency                                                                                                                                                                                                                                                                                                      ;
;   3.869 ;   0.000  ;    ;      ; 1      ; PIN_AG5                 ;            ; sys_ddr_ref_clk                                                                                                                                                                                                                                                                                                     ;
;   3.869 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|i                                                                                                                                                                                                                                                                                             ;
;   4.445 ;   0.576  ; RR ; CELL ; 3      ; IOIBUF_X148_Y61_N47     ;            ; sys_ddr_ref_clk~input|o                                                                                                                                                                                                                                                                                             ;
;   4.521 ;   0.076  ; RR ; CELL ; 3      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|ref_clk_in                                                                                                                                                                                                                             ;
;   5.138 ;   0.617  ; RR ; CELL ; 1      ; REFCLKINPUT_X148_Y60_N3 ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate|clk_out                                                                                                                                                                                                                                ;
;   5.138 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                                                                                                                                          ;
;   5.768 ;   0.630  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vco_refclk                                                                                  ;
;   5.769 ;   0.001  ; RR ; CELL ; 1      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vctrl                                                                                       ;
;   4.530 ;   -1.239 ; RR ; COMP ; 2      ; IOPLL_3C                ;            ; system_bd:i_system_bd|system_bd_altera_emif_181_i6g4tza:sys_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_yepuh6a:arch|system_bd_altera_emif_arch_nf_181_yepuh6a_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_inst~vcoph[0]                                                                                    ;
;   4.530 ;   0.000  ; RR ; CELL ; 6      ; IOPLL_3C                ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                                                                                                                                                ;
;   4.530 ;   0.000  ; RR ; CELL ; 5      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pll_vco_in[0]                                                                                                                                                                                                 ;
;   2.202 ;   -2.328 ; RR ; COMP ; 1      ; TILECTRL_X148_Y60_N2    ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|pa_core_clk_out[0]                                                                                                                                                                                            ;
;   2.319 ;   0.117  ; RR ; IC   ; 2      ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|inclk                                                                                                                                                                                       ;
;   2.818 ;   0.499  ; RR ; CELL ; 1081   ; CLKCTRL_3C_G_I31        ;            ; i_system_bd|sys_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf|outclk                                                                                                                                                                                      ;
;   5.580 ;   2.762  ; RR ; IC   ; 1      ; EC_X140_Y63_N0          ; High Speed ; i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a5|clk0                                                                                                                                                                           ;
;   5.580 ;   0.000  ; RR ; CELL ; 0      ; EC_X140_Y63_N0          ; High Speed ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a5~reg0 ;
;   5.595 ;   0.015  ;    ;      ;        ;                         ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                             ;
; 5.361   ; -0.234   ;    ;      ;        ;                         ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                   ;
; 5.653   ; 0.292    ;    ; uTsu ; 0      ; EC_X140_Y63_N0          ;            ; system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a5~reg0 ;
+---------+----------+----+------+--------+-------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Setup slack is 0.301 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                        ;
; To Node            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                                                                                                ;
; Data Arrival Time  ; 9.029                                                                                                                                                                                                                                                                                      ;
; Data Required Time ; 9.330                                                                                                                                                                                                                                                                                      ;
; Slack              ; 0.301                                                                                                                                                                                                                                                                                      ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.045 ;       ;             ;            ;        ;        ;
; Data Delay             ; 3.849  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.866       ; 50         ; 0.000  ; 2.648  ;
;    Cell                ;        ; 13    ; 2.913       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 3.454       ; 90         ; 3.454  ; 3.454  ;
;    Cell                ;        ; 2     ; 0.145       ; 4          ; 0.000  ; 0.145  ;
;    uTco                ;        ; 1     ; 0.250       ; 6          ; 0.250  ; 0.250  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.736       ; 54         ; 0.000  ; 2.543  ;
;    Cell                ;        ; 13    ; 2.353       ; 46         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                           ;
; 5.180   ; 5.180    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                         ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                         ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                 ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                   ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                         ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                         ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                       ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                              ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                  ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                              ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                  ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                    ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                        ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   5.180 ;   2.648  ; RR ; IC   ; 1      ; FF_X36_Y147_N28       ; Low Power  ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|clk                                                                                                                                                                                                                                           ;
;   5.180 ;   0.000  ; RR ; CELL ; 1      ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]                                                                                                                                                                                                                        ;
; 9.029   ; 3.849    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                  ;
;   5.430 ;   0.250  ; RR ; uTco ; 1      ; FF_X36_Y147_N28       ;            ; i_system_bd|ad9680_adcfifo|adc_wdata_int[28]|q                                                                                                                                                                                                                                             ;
;   5.575 ;   0.145  ; RR ; CELL ; 64     ; FF_X36_Y147_N28       ; Low Power  ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_wdata_int[28]~la_mlab/laboutt[18]                                                                                                                                                                                                    ;
;   9.029 ;   3.454  ; RR ; IC   ; 1      ; EC_X70_Y96_N0         ; Low Power  ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a28|portadatain[10]                                                                                                                                               ;
;   9.029 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y96_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                            ;
; 9.135   ; 5.135    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                                                                                                 ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                                                                                         ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                                                                                         ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                                                                                                 ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                                                                                   ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                                                                                         ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                                                                                         ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                                                                                       ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                                                                                              ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                                                                                                  ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                                                                                              ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                                                                                                  ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                                                                                    ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                                                                                        ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                                                                                                  ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                                                                                                 ;
;   8.257 ;   2.543  ; RR ; IC   ; 1      ; EC_X70_Y96_N0         ; Mixed      ; i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a28|clk0                                                                                                                                                          ;
;   8.257 ;   0.000  ; RR ; CELL ; 0      ; EC_X70_Y96_N0         ; High Speed ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
;   9.135 ;   0.878  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                    ;
; 9.105   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                                                                                                          ;
; 9.330   ; 0.225    ;    ; uTsu ; 0      ; EC_X70_Y96_N0         ;            ; system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a28~reg0 ;
+---------+----------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.044 

Tcl Command:
    report_timing -append -hold -file timing_impl.log -npaths 20 -detail full_path

Options:
    -hold 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.044 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]                                                                                                                                           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28]                                                                                                                         ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.511      ;
; 0.048 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                       ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS                       ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.509      ;
; 0.049 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                 ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; 0.000        ; 0.000      ; 0.507      ;
; 0.049 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4]                                                                                                                                                               ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4]                                                                                                                                                               ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.501      ;
; 0.049 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken                                                                                                                         ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken                                                                                                                         ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.507      ;
; 0.049 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync                                                                                                              ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync                                                                                                              ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.514      ;
; 0.049 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int                                                                                         ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int                                                                                         ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.506      ;
; 0.049 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken                                                                                                                          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken                                                                                                                          ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.508      ;
; 0.050 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0                                                                                                   ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0                                                                                                   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.508      ;
; 0.051 ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.514      ;
; 0.051 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]                                                                                             ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]                                                                                             ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.513      ;
; 0.051 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0                                                                                                   ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0                                                                                                   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.513      ;
; 0.052 ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.509      ;
; 0.052 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0                                                                                                 ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.509      ;
; 0.053 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int                                                                                         ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int                                                                                         ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.508      ;
; 0.054 ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2]                                                                                                          ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2]                                                                                                          ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk ; 0.000        ; 0.000      ; 0.487      ;
; 0.054 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65]                                                                                             ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65]                                                                                             ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.509      ;
; 0.054 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                              ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3]                                              ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.001      ; 0.493      ;
; 0.055 ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3]                                                                                                                                                                                                    ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3]                                                                                                                                                                                                    ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.490      ;
; 0.055 ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]                                                                                             ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE                                                                                   ; sys_clk_100mhz                                                     ; sys_clk_100mhz                                                     ; 0.000        ; 0.000      ; 0.513      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+

Path #1: Hold slack is 0.044 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]                   ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                            ;
; Data Arrival Time  ; 4.771                                                                                                                                                     ;
; Data Required Time ; 4.727                                                                                                                                                     ;
; Slack              ; 0.044                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.511 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.125       ; 73         ; 0.000 ; 3.125 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 61         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.200       ; 39         ; 0.200 ; 0.200 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                          ;
; 4.260   ; 4.260   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10             ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|o                                                                                                                                           ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                             ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   4.260 ;   3.125 ; RR ; IC   ; 1      ; FF_X60_Y149_N1       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|clk                                                                                       ;
;   4.260 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y149_N1       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_rdata[28]                   ;
; 4.771   ; 0.511   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                 ;
;   4.460 ;   0.200 ; FF ; uTco ; 1      ; FF_X60_Y149_N1       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|up_rdata[28]|q                                                                                         ;
;   4.460 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y149_N0 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|datad                                                                           ;
;   4.771 ;   0.311 ; FF ; CELL ; 1      ; MLABCELL_X60_Y149_N0 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d~28|combout                                                                         ;
;   4.771 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y149_N2       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|d                                                                              ;
;   4.771 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y149_N2       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28] ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                           ;
; 4.261   ; 4.261    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                           ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                             ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X60_Y149_N2      ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_rdata_d[28]|clk                                                                            ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y149_N2      ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28] ;
;   4.261 ;   -0.379 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                   ;
; 4.261   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                         ;
; 4.727   ; 0.466    ;    ; uTh  ; 1      ; FF_X60_Y149_N2      ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_rdata_d[28] ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Hold slack is 0.048 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                              ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                              ;
; Data Arrival Time  ; 4.736                                                                                                                                                                                                                                                       ;
; Data Required Time ; 4.688                                                                                                                                                                                                                                                       ;
; Slack              ; 0.048                                                                                                                                                                                                                                                       ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.509 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.092       ; 73         ; 0.000 ; 3.092 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.200       ; 39         ; 0.200 ; 0.200 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.361       ; 73         ; 0.000 ; 3.361 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                                                                                            ;
; 4.227   ; 4.227   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10             ;            ; sys_clk                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|i                                                                                                                                                                                                                                             ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|o                                                                                                                                                                                                                                             ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                               ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                  ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                 ;
;   4.227 ;   3.092 ; RR ; IC   ; 1      ; FF_X44_Y168_N1       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|clk                                                                                                                ;
;   4.227 ;   0.000 ; RR ; CELL ; 1      ; FF_X44_Y168_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
; 4.736   ; 0.509   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                                                                                                   ;
;   4.427 ;   0.200 ; FF ; uTco ; 2      ; FF_X44_Y168_N1       ;            ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|q                                                                                                                  ;
;   4.427 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X44_Y168_N0 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~10|datad                                                                                                                           ;
;   4.736 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X44_Y168_N0 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~10|combout                                                                                                                         ;
;   4.736 ;   0.000 ; FF ; CELL ; 1      ; FF_X44_Y168_N1       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|d                                                                                                                  ;
;   4.736 ;   0.000 ; FF ; CELL ; 1      ; FF_X44_Y168_N1       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
+---------+---------+----+------+--------+----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                             ;
; 4.227   ; 4.227    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                             ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                             ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                               ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                  ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                 ;
;   4.604 ;   3.361  ; RR ; IC   ; 1      ; FF_X44_Y168_N1      ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|clk                                                                                                                ;
;   4.604 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y168_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
;   4.227 ;   -0.377 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                     ;
; 4.227   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                           ;
; 4.688   ; 0.461    ;    ; uTh  ; 1      ; FF_X44_Y168_N1      ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_burst_adapter:axi_ad9144_core_s_axi_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Hold slack is 0.049 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; Launch Clock       ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                                ;
; Latch Clock        ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                                ;
; Data Arrival Time  ; 3.361                                                                                                                                                                             ;
; Data Required Time ; 3.312                                                                                                                                                                             ;
; Slack              ; 0.049                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.507 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 2.854       ; 100        ; 2.854 ; 2.854 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.198       ; 39         ; 0.198 ; 0.198 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 3.115       ; 100        ; 3.115 ; 3.115 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                                  ;
; 2.854   ; 2.854   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 5521   ; CLKCTRL_2L_G_I16     ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                               ;
;   2.854 ;   2.854 ; RR ; IC   ; 1      ; FF_X88_Y164_N7       ; High Speed ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|clk                                                                                                                   ;
;   2.854 ;   0.000 ; RR ; CELL ; 1      ; FF_X88_Y164_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; 3.361   ; 0.507   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                         ;
;   3.052 ;   0.198 ; FF ; uTco ; 2      ; FF_X88_Y164_N7       ;            ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|q                                                                                                                     ;
;   3.052 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X88_Y164_N6 ; High Speed ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|datad                                                                                                               ;
;   3.361 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X88_Y164_N6 ; High Speed ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0~0|combout                                                                                                             ;
;   3.361 ;   0.000 ; FF ; CELL ; 1      ; FF_X88_Y164_N7       ; High Speed ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|d                                                                                                                     ;
;   3.361 ;   0.000 ; FF ; CELL ; 1      ; FF_X88_Y164_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ;            ; latch edge time                                                                                                                                                                   ;
; 2.854   ; 2.854    ;    ;      ;        ;                  ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 5521   ; CLKCTRL_2L_G_I16 ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                               ;
;   3.115 ;   3.115  ; RR ; IC   ; 1      ; FF_X88_Y164_N7   ; High Speed ; i_system_bd|mm_interconnect_2|agent_pipeline_001|core|full0|clk                                                                                                                   ;
;   3.115 ;   0.000  ; RR ; CELL ; 1      ; FF_X88_Y164_N7   ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
;   2.854 ;   -0.261 ;    ;      ;        ;                  ;            ; clock pessimism removed                                                                                                                                                           ;
; 3.312   ; 0.458    ;    ; uTh  ; 1      ; FF_X88_Y164_N7   ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_zikmthi:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
+---------+----------+----+------+--------+------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Hold slack is 0.049 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                             ;
+--------------------+---------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                      ;
; Latch Clock        ; sys_clk_100mhz                                                                                                      ;
; Data Arrival Time  ; 4.740                                                                                                               ;
; Data Required Time ; 4.691                                                                                                               ;
; Slack              ; 0.049                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.501 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.104       ; 73         ; 0.000 ; 3.104 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 62         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.192       ; 38         ; 0.192 ; 0.192 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.374       ; 73         ; 0.000 ; 3.374 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                    ;
; 4.239   ; 4.239   ;    ;      ;        ;                       ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                             ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                     ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                     ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                       ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                          ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                         ;
;   4.239 ;   3.104 ; RR ; IC   ; 1      ; FF_X42_Y171_N37       ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]|clk                                                          ;
;   4.239 ;   0.000 ; RR ; CELL ; 1      ; FF_X42_Y171_N37       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
; 4.740   ; 0.501   ;    ;      ;        ;                       ;            ; data path                                                                                                           ;
;   4.431 ;   0.192 ; FF ; uTco ; 2      ; FF_X42_Y171_N37       ;            ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]|q                                                            ;
;   4.431 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X42_Y171_N36 ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]~0|datad                                                      ;
;   4.740 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X42_Y171_N36 ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]~0|combout                                                    ;
;   4.740 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y171_N37       ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]|d                                                            ;
;   4.740 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y171_N37       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                     ;
; 4.239   ; 4.239    ;    ;      ;        ;                     ;            ; clock path                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                             ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                     ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                     ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                       ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                          ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                         ;
;   4.617 ;   3.374  ; RR ; IC   ; 1      ; FF_X42_Y171_N37     ; High Speed ; i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_wcount[4]|clk                                                          ;
;   4.617 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y171_N37     ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
;   4.239 ;   -0.378 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                             ;
; 4.239   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                   ;
; 4.691   ; 0.452    ;    ; uTh  ; 1      ; FF_X42_Y171_N37     ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_wcount[4] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Hold slack is 0.049 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                   ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                            ;
; Data Arrival Time  ; 4.756                                                                                                                                                     ;
; Data Required Time ; 4.707                                                                                                                                                     ;
; Slack              ; 0.049                                                                                                                                                     ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.507 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.114       ; 73         ; 0.000 ; 3.114 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.198       ; 39         ; 0.198 ; 0.198 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.384       ; 73         ; 0.000 ; 3.384 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                      ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                          ;
; 4.249   ; 4.249   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10             ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|o                                                                                                                                           ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                             ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   4.249 ;   3.114 ; RR ; IC   ; 1      ; FF_X41_Y160_N7       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken|clk                                                                               ;
;   4.249 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y160_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
; 4.756   ; 0.507   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                 ;
;   4.447 ;   0.198 ; FF ; uTco ; 2      ; FF_X41_Y160_N7       ;            ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken|q                                                                                 ;
;   4.447 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X41_Y160_N6 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken~0|datad                                                                           ;
;   4.756 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X41_Y160_N6 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken~0|combout                                                                         ;
;   4.756 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y160_N7       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken|d                                                                                 ;
;   4.756 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y160_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
+---------+---------+----+------+--------+----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                           ;
; 4.249   ; 4.249    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                           ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                           ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                             ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                               ;
;   4.627 ;   3.384  ; RR ; IC   ; 1      ; FF_X41_Y160_N7      ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_core_s_axi_agent|address_taken|clk                                                                               ;
;   4.627 ;   0.000  ; RR ; CELL ; 1      ; FF_X41_Y160_N7      ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
;   4.249 ;   -0.378 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                   ;
; 4.249   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                         ;
; 4.707   ; 0.458    ;    ; uTh  ; 1      ; FF_X41_Y160_N7      ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|address_taken ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Hold slack is 0.049 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                              ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                       ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                       ;
; Data Arrival Time  ; 4.790                                                                                                                                                                ;
; Data Required Time ; 4.741                                                                                                                                                                ;
; Slack              ; 0.049                                                                                                                                                                ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.514 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.141       ; 73         ; 0.000 ; 3.141 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.313       ; 61         ; 0.000 ; 0.313 ;
;    uTco                ;       ; 1     ; 0.201       ; 39         ; 0.201 ; 0.201 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.414       ; 73         ; 0.000 ; 3.414 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                     ;
; 4.276   ; 4.276   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                      ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                      ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                        ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                           ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                          ;
;   4.276 ;   3.141 ; RR ; IC   ; 1      ; FF_X62_Y148_N20       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|clk                                                                                   ;
;   4.276 ;   0.000 ; RR ; CELL ; 1      ; FF_X62_Y148_N20       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
; 4.790   ; 0.514   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                            ;
;   4.477 ;   0.201 ; FF ; uTco ; 2      ; FF_X62_Y148_N20       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|q                                                                                     ;
;   4.477 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X62_Y148_N18 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync~0|datad                                                                               ;
;   4.790 ;   0.313 ; FF ; CELL ; 1      ; MLABCELL_X62_Y148_N18 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync~0|combout                                                                             ;
;   4.790 ;   0.000 ; FF ; CELL ; 1      ; FF_X62_Y148_N20       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|d                                                                                     ;
;   4.790 ;   0.000 ; FF ; CELL ; 1      ; FF_X62_Y148_N20       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
+---------+---------+----+------+--------+-----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                      ;
; 4.277   ; 4.277    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                          ;
;   4.657 ;   3.414  ; RR ; IC   ; 1      ; FF_X62_Y148_N20     ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_adc_sync|clk                                                                                   ;
;   4.657 ;   0.000  ; RR ; CELL ; 1      ; FF_X62_Y148_N20     ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
;   4.277 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                              ;
; 4.277   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                    ;
; 4.741   ; 0.464    ;    ; uTh  ; 1      ; FF_X62_Y148_N20     ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_adc_sync ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Hold slack is 0.049 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                            ;
; Data Arrival Time  ; 4.775                                                                                                                                                                                     ;
; Data Required Time ; 4.726                                                                                                                                                                                     ;
; Slack              ; 0.049                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.134       ; 73         ; 0.000 ; 3.134 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.197       ; 39         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.406       ; 73         ; 0.000 ; 3.406 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                          ;
; 4.269   ; 4.269   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                             ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   4.269 ;   3.134 ; RR ; IC   ; 1      ; FF_X60_Y148_N25       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int|clk                                                                                    ;
;   4.269 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y148_N25       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
; 4.775   ; 0.506   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                 ;
;   4.466 ;   0.197 ; FF ; uTco ; 2      ; FF_X60_Y148_N25       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int|q                                                                                      ;
;   4.466 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y148_N24 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int~0|datad                                                                                ;
;   4.775 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X60_Y148_N24 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int~0|combout                                                                              ;
;   4.775 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y148_N25       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int|d                                                                                      ;
;   4.775 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y148_N25       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                           ;
; 4.269   ; 4.269    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                             ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   4.649 ;   3.406  ; RR ; IC   ; 1      ; FF_X60_Y148_N25     ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|up_adc_pn_err_int|clk                                                                                    ;
;   4.649 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y148_N25     ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
;   4.269 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                   ;
; 4.269   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                         ;
; 4.726   ; 0.457    ;    ; uTh  ; 1      ; FF_X60_Y148_N25     ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_adc_pn_err_int ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Hold slack is 0.049 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                    ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                           ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                           ;
; Data Arrival Time  ; 4.781                                                                                                                                                    ;
; Data Required Time ; 4.732                                                                                                                                                    ;
; Slack              ; 0.049                                                                                                                                                    ;
+--------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.508 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.138       ; 73         ; 0.000 ; 3.138 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 61         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.199       ; 39         ; 0.199 ; 0.199 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.410       ; 73         ; 0.000 ; 3.410 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                         ;
; 4.273   ; 4.273   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10             ;            ; sys_clk                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|i                                                                                                                                          ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input|o                                                                                                                                          ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32  ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                            ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                               ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20     ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                              ;
;   4.273 ;   3.138 ; RR ; IC   ; 1      ; FF_X68_Y163_N7       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken|clk                                                                               ;
;   4.273 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y163_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
; 4.781   ; 0.508   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                ;
;   4.472 ;   0.199 ; FF ; uTco ; 2      ; FF_X68_Y163_N7       ;            ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken|q                                                                                 ;
;   4.472 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X68_Y163_N6 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken~0|datad                                                                           ;
;   4.781 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X68_Y163_N6 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken~0|combout                                                                         ;
;   4.781 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N7       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken|d                                                                                 ;
;   4.781 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N7       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
+---------+---------+----+------+--------+----------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                  ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                          ;
; 4.273   ; 4.273    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                          ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                          ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                            ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                               ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                              ;
;   4.653 ;   3.410  ; RR ; IC   ; 1      ; FF_X68_Y163_N7      ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9144_dma_s_axi_agent|address_taken|clk                                                                               ;
;   4.653 ;   0.000  ; RR ; CELL ; 1      ; FF_X68_Y163_N7      ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
;   4.273 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                  ;
; 4.273   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                        ;
; 4.732   ; 0.459    ;    ; uTh  ; 1      ; FF_X68_Y163_N7      ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_dma_s_axi_agent|address_taken ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Hold slack is 0.050 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                  ;
; Data Arrival Time  ; 4.740                                                                                                                                                                           ;
; Data Required Time ; 4.690                                                                                                                                                                           ;
; Slack              ; 0.050                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.508 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.097       ; 73         ; 0.000 ; 3.097 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.311       ; 61         ; 0.000 ; 0.311 ;
;    uTco                ;       ; 1     ; 0.197       ; 39         ; 0.197 ; 0.197 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.367       ; 73         ; 0.000 ; 3.367 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                ;
; 4.232   ; 4.232   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                   ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   4.232 ;   3.097 ; RR ; IC   ; 1      ; FF_X41_Y169_N25       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0|clk                                                                                                                   ;
;   4.232 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y169_N25       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
; 4.740   ; 0.508   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                       ;
;   4.429 ;   0.197 ; FF ; uTco ; 2      ; FF_X41_Y169_N25       ;            ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0|q                                                                                                                     ;
;   4.429 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X41_Y169_N24 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0~1|datad                                                                                                               ;
;   4.740 ;   0.311 ; FF ; CELL ; 1      ; MLABCELL_X41_Y169_N24 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0~1|combout                                                                                                             ;
;   4.740 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y169_N25       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0|d                                                                                                                     ;
;   4.740 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y169_N25       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                 ;
; 4.233   ; 4.233    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                   ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   4.610 ;   3.367  ; RR ; IC   ; 1      ; FF_X41_Y169_N25     ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_087|core|full0|clk                                                                                                                   ;
;   4.610 ;   0.000  ; RR ; CELL ; 1      ; FF_X41_Y169_N25     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
;   4.233 ;   -0.377 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                         ;
; 4.233   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                               ;
; 4.690   ; 0.457    ;    ; uTh  ; 1      ; FF_X41_Y169_N25     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_087|altera_avalon_st_pipeline_base:core|full0 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Hold slack is 0.051 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 4.732                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 4.681                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.051                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.514 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.083       ; 73         ; 0.000 ; 3.083 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 61         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.200       ; 39         ; 0.200 ; 0.200 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.351       ; 73         ; 0.000 ; 3.351 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                  ;
; 4.218   ; 4.218   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                     ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   3.083 ; RR ; IC   ; 1      ; FF_X60_Y190_N14       ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr[0]|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y190_N14       ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
; 4.732   ; 0.514   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                         ;
;   4.418 ;   0.200 ; FF ; uTco ; 2      ; FF_X60_Y190_N14       ;            ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr[0]|q                                                                                                                                                                                     ;
;   4.418 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y190_N12 ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr_nxt[0]~0|datad                                                                                                                                                                           ;
;   4.732 ;   0.314 ; FF ; CELL ; 2      ; MLABCELL_X60_Y190_N12 ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr_nxt[0]~0|combout                                                                                                                                                                         ;
;   4.732 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y190_N14       ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr[0]|d                                                                                                                                                                                     ;
;   4.732 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y190_N14       ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                   ;
; 4.218   ; 4.218    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                     ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.594 ;   3.351  ; RR ; IC   ; 1      ; FF_X60_Y190_N14     ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|getptr[0]|clk                                                                                                                                                                                   ;
;   4.594 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y190_N14     ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
;   4.218 ;   -0.376 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                           ;
; 4.218   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                 ;
; 4.681   ; 0.463    ;    ; uTh  ; 1      ; FF_X60_Y190_N14     ;            ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|getptr[0] ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Hold slack is 0.051 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                        ;
; Data Arrival Time  ; 4.786                                                                                                                                                                                 ;
; Data Required Time ; 4.735                                                                                                                                                                                 ;
; Slack              ; 0.051                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.513 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.138       ; 73         ; 0.000 ; 3.138 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 61         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.199       ; 39         ; 0.199 ; 0.199 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.410       ; 73         ; 0.000 ; 3.410 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                      ;
; 4.273   ; 4.273   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                       ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                       ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                         ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                            ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                           ;
;   4.273 ;   3.138 ; RR ; IC   ; 1      ; FF_X68_Y163_N20       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|clk                                                                                                                   ;
;   4.273 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y163_N20       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
; 4.786   ; 0.513   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                             ;
;   4.472 ;   0.199 ; FF ; uTco ; 2      ; FF_X68_Y163_N20       ;            ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|q                                                                                                                     ;
;   4.472 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X68_Y163_N18 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~0|datad                                                                                                               ;
;   4.786 ;   0.314 ; FF ; CELL ; 2      ; MLABCELL_X68_Y163_N18 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~0|combout                                                                                                             ;
;   4.786 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N20       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|d                                                                                                                     ;
;   4.786 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N20       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                       ;
; 4.273   ; 4.273    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                       ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                       ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                         ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                            ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                           ;
;   4.653 ;   3.410  ; RR ; IC   ; 1      ; FF_X68_Y163_N20     ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|clk                                                                                                                   ;
;   4.653 ;   0.000  ; RR ; CELL ; 1      ; FF_X68_Y163_N20     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
;   4.273 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                               ;
; 4.273   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                     ;
; 4.735   ; 0.462    ;    ; uTh  ; 1      ; FF_X68_Y163_N20     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Hold slack is 0.051 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                  ;
; Data Arrival Time  ; 4.745                                                                                                                                                                           ;
; Data Required Time ; 4.694                                                                                                                                                                           ;
; Slack              ; 0.051                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.513 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.097       ; 73         ; 0.000 ; 3.097 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 61         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.199       ; 39         ; 0.199 ; 0.199 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.366       ; 73         ; 0.000 ; 3.366 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                ;
; 4.232   ; 4.232   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                   ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   4.232 ;   3.097 ; RR ; IC   ; 1      ; FF_X42_Y169_N14       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0|clk                                                                                                                   ;
;   4.232 ;   0.000 ; RR ; CELL ; 1      ; FF_X42_Y169_N14       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
; 4.745   ; 0.513   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                       ;
;   4.431 ;   0.199 ; FF ; uTco ; 2      ; FF_X42_Y169_N14       ;            ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0|q                                                                                                                     ;
;   4.431 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X42_Y169_N12 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0~0|datad                                                                                                               ;
;   4.745 ;   0.314 ; FF ; CELL ; 1      ; MLABCELL_X42_Y169_N12 ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0~0|combout                                                                                                             ;
;   4.745 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y169_N14       ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0|d                                                                                                                     ;
;   4.745 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y169_N14       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                 ;
; 4.232   ; 4.232    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                 ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                 ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                   ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                      ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                     ;
;   4.609 ;   3.366  ; RR ; IC   ; 1      ; FF_X42_Y169_N14     ; High Speed ; i_system_bd|mm_interconnect_1|mux_pipeline_064|core|full0|clk                                                                                                                   ;
;   4.609 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y169_N14     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
;   4.232 ;   -0.377 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                         ;
; 4.232   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                               ;
; 4.694   ; 0.462    ;    ; uTh  ; 1      ; FF_X42_Y169_N14     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:mux_pipeline_064|altera_avalon_st_pipeline_base:core|full0 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Hold slack is 0.052 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                    ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                    ;
; Data Arrival Time  ; 4.727                                                                                                                                                                                                                                                                             ;
; Data Required Time ; 4.675                                                                                                                                                                                                                                                                             ;
; Slack              ; 0.052                                                                                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.509 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.083       ; 73         ; 0.000 ; 3.083 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 62         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.195       ; 38         ; 0.195 ; 0.195 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.351       ; 73         ; 0.000 ; 3.351 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                  ;
; 4.218   ; 4.218   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                     ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.218 ;   3.083 ; RR ; IC   ; 1      ; FF_X60_Y190_N32       ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr[1]|clk                                                                                                                                                                                   ;
;   4.218 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y190_N32       ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
; 4.727   ; 0.509   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                         ;
;   4.413 ;   0.195 ; FF ; uTco ; 2      ; FF_X60_Y190_N32       ;            ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr[1]|q                                                                                                                                                                                     ;
;   4.413 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y190_N30 ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr_nxt[1]~1|datad                                                                                                                                                                           ;
;   4.727 ;   0.314 ; FF ; CELL ; 2      ; MLABCELL_X60_Y190_N30 ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr_nxt[1]~1|combout                                                                                                                                                                         ;
;   4.727 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y190_N32       ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr[1]|d                                                                                                                                                                                     ;
;   4.727 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y190_N32       ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                   ;
; 4.218   ; 4.218    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                   ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                   ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                     ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                        ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                       ;
;   4.594 ;   3.351  ; RR ; IC   ; 1      ; FF_X60_Y190_N32     ; High Speed ; i_system_bd|sys_hps|fpga_interfaces|hps2fpga_light_weight|s2f_rl_adp_inst|i_s2f_r|putptr[1]|clk                                                                                                                                                                                   ;
;   4.594 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y190_N32     ; High Speed ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
;   4.218 ;   -0.376 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                           ;
; 4.218   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                 ;
; 4.675   ; 0.457    ;    ; uTh  ; 1      ; FF_X60_Y190_N32     ;            ; system_bd:i_system_bd|system_bd_altera_arria10_hps_181_o76rqqy:sys_hps|system_bd_altera_arria10_interface_generator_140_aeld3ta:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r|putptr[1] ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Hold slack is 0.052 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                    ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                    ;
; Data Arrival Time  ; 4.739                                                                                                                                                                             ;
; Data Required Time ; 4.687                                                                                                                                                                             ;
; Slack              ; 0.052                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.509 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.095       ; 73         ; 0.000 ; 3.095 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 62         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.195       ; 38         ; 0.195 ; 0.195 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.364       ; 73         ; 0.000 ; 3.364 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                  ;
; 4.230   ; 4.230   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                   ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                   ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                     ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                        ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                       ;
;   4.230 ;   3.095 ; RR ; IC   ; 1      ; FF_X42_Y157_N32       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0|clk                                                                                                                   ;
;   4.230 ;   0.000 ; RR ; CELL ; 1      ; FF_X42_Y157_N32       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
; 4.739   ; 0.509   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                         ;
;   4.425 ;   0.195 ; FF ; uTco ; 2      ; FF_X42_Y157_N32       ;            ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0|q                                                                                                                     ;
;   4.425 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X42_Y157_N30 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0~0|datad                                                                                                               ;
;   4.739 ;   0.314 ; FF ; CELL ; 1      ; MLABCELL_X42_Y157_N30 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0~0|combout                                                                                                             ;
;   4.739 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y157_N32       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0|d                                                                                                                     ;
;   4.739 ;   0.000 ; FF ; CELL ; 1      ; FF_X42_Y157_N32       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
+---------+---------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                   ;
; 4.230   ; 4.230    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                   ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                   ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                     ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                        ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                       ;
;   4.607 ;   3.364  ; RR ; IC   ; 1      ; FF_X42_Y157_N32     ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_001|core|full0|clk                                                                                                                   ;
;   4.607 ;   0.000  ; RR ; CELL ; 1      ; FF_X42_Y157_N32     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
;   4.230 ;   -0.377 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                           ;
; 4.230   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                 ;
; 4.687   ; 0.457    ;    ; uTh  ; 1      ; FF_X42_Y157_N32     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_001|altera_avalon_st_pipeline_base:core|full0 ;
+---------+----------+----+------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Hold slack is 0.053 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                            ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                            ;
; Data Arrival Time  ; 4.777                                                                                                                                                                                     ;
; Data Required Time ; 4.724                                                                                                                                                                                     ;
; Slack              ; 0.053                                                                                                                                                                                     ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.508 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.134       ; 73         ; 0.000 ; 3.134 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.315       ; 62         ; 0.000 ; 0.315 ;
;    uTco                ;       ; 1     ; 0.193       ; 38         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.406       ; 73         ; 0.000 ; 3.406 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                       ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                          ;
; 4.269   ; 4.269   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                             ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   4.269 ;   3.134 ; RR ; IC   ; 1      ; FF_X60_Y148_N56       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int|clk                                                                                    ;
;   4.269 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y148_N56       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
; 4.777   ; 0.508   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                 ;
;   4.462 ;   0.193 ; FF ; uTco ; 2      ; FF_X60_Y148_N56       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int|q                                                                                      ;
;   4.462 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y148_N54 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int~0|datad                                                                                ;
;   4.777 ;   0.315 ; FF ; CELL ; 1      ; MLABCELL_X60_Y148_N54 ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int~0|combout                                                                              ;
;   4.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y148_N56       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int|d                                                                                      ;
;   4.777 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y148_N56       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                   ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                           ;
; 4.269   ; 4.269    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                   ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                           ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                           ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                             ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                               ;
;   4.649 ;   3.406  ; RR ; IC   ; 1      ; FF_X60_Y148_N56     ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_err_int|clk                                                                                    ;
;   4.649 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y148_N56     ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
;   4.269 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                   ;
; 4.269   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                         ;
; 4.724   ; 0.455    ;    ; uTh  ; 1      ; FF_X60_Y148_N56     ;            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_err_int ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Hold slack is 0.054 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
; To Node            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
; Launch Clock       ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                       ;
; Latch Clock        ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk                                                                                                       ;
; Data Arrival Time  ; 3.356                                                                                                                                                                    ;
; Data Required Time ; 3.302                                                                                                                                                                    ;
; Slack              ; 0.054                                                                                                                                                                    ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.487 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 2.869       ; 100        ; 2.869 ; 2.869 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.307       ; 63         ; 0.000 ; 0.307 ;
;    uTco                ;       ; 1     ; 0.180       ; 37         ; 0.180 ; 0.180 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 3.134       ; 100        ; 3.134 ; 3.134 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;            ; launch edge time                                                                                                                                                         ;
; 2.869   ; 2.869   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 5521   ; CLKCTRL_2L_G_I16     ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                      ;
;   2.869 ;   2.869 ; RR ; IC   ; 1      ; FF_X76_Y157_N31      ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|dest_beat_counter[2]|clk                                                                         ;
;   2.869 ;   0.000 ; RR ; CELL ; 1      ; FF_X76_Y157_N31      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
; 3.356   ; 0.487   ;    ;      ;        ;                      ;            ; data path                                                                                                                                                                ;
;   3.049 ;   0.180 ; FF ; uTco ; 2      ; FF_X76_Y157_N31      ;            ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|dest_beat_counter[2]|q                                                                           ;
;   3.049 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X76_Y157_N30 ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|Add3~1|datad                                                                                     ;
;   3.356 ;   0.307 ; FF ; CELL ; 1      ; LABCELL_X76_Y157_N30 ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|Add3~1|combout                                                                                   ;
;   3.356 ;   0.000 ; FF ; CELL ; 1      ; FF_X76_Y157_N31      ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|dest_beat_counter[2]|d                                                                           ;
;   3.356 ;   0.000 ; FF ; CELL ; 1      ; FF_X76_Y157_N31      ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location         ; HS/LP      ; Element                                                                                                                                                                  ;
+---------+----------+----+------+--------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                  ;            ; latch edge time                                                                                                                                                          ;
; 2.869   ; 2.869    ;    ;      ;        ;                  ;            ; clock path                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;      ;        ;                  ;            ; source latency                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ; 5521   ; CLKCTRL_2L_G_I16 ;            ; i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|outclk                                                                                                      ;
;   3.134 ;   3.134  ; RR ; IC   ; 1      ; FF_X76_Y157_N31  ; High Speed ; i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_store_and_forward|dest_beat_counter[2]|clk                                                                         ;
;   3.134 ;   0.000  ; RR ; CELL ; 1      ; FF_X76_Y157_N31  ; High Speed ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
;   2.869 ;   -0.265 ;    ;      ;        ;                  ;            ; clock pessimism removed                                                                                                                                                  ;
; 3.302   ; 0.433    ;    ; uTh  ; 1      ; FF_X76_Y157_N31  ;            ; system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_beat_counter[2] ;
+---------+----------+----+------+--------+------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Hold slack is 0.054 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                               ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                        ;
; Data Arrival Time  ; 4.758                                                                                                                                                                                 ;
; Data Required Time ; 4.704                                                                                                                                                                                 ;
; Slack              ; 0.054                                                                                                                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.509 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.114       ; 73         ; 0.000 ; 3.114 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.316       ; 62         ; 0.000 ; 0.316 ;
;    uTco                ;       ; 1     ; 0.193       ; 38         ; 0.193 ; 0.193 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.384       ; 73         ; 0.000 ; 3.384 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                               ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                      ;
; 4.249   ; 4.249   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                               ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                       ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                       ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                         ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                            ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                           ;
;   4.249 ;   3.114 ; RR ; IC   ; 1      ; FF_X41_Y160_N56       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]|clk                                                                                                                   ;
;   4.249 ;   0.000 ; RR ; CELL ; 1      ; FF_X41_Y160_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
; 4.758   ; 0.509   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                             ;
;   4.442 ;   0.193 ; FF ; uTco ; 2      ; FF_X41_Y160_N56       ;            ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]|q                                                                                                                     ;
;   4.442 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X41_Y160_N54 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]~0|datad                                                                                                               ;
;   4.758 ;   0.316 ; FF ; CELL ; 2      ; MLABCELL_X41_Y160_N54 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]~0|combout                                                                                                             ;
;   4.758 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y160_N56       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]|d                                                                                                                     ;
;   4.758 ;   0.000 ; FF ; CELL ; 1      ; FF_X41_Y160_N56       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
+---------+---------+----+------+--------+-----------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                               ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                       ;
; 4.249   ; 4.249    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                       ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                       ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                         ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                            ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                           ;
;   4.627 ;   3.384  ; RR ; IC   ; 1      ; FF_X41_Y160_N56     ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_020|core|data1[65]|clk                                                                                                                   ;
;   4.627 ;   0.000  ; RR ; CELL ; 1      ; FF_X41_Y160_N56     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
;   4.249 ;   -0.378 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                               ;
; 4.249   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                     ;
; 4.704   ; 0.455    ;    ; uTh  ; 1      ; FF_X41_Y160_N56     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_020|altera_avalon_st_pipeline_base:core|data1[65] ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Hold slack is 0.054 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                              ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                       ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                       ;
; Data Arrival Time  ; 4.732                                                                                                                                                                                                                                ;
; Data Required Time ; 4.678                                                                                                                                                                                                                                ;
; Slack              ; 0.054                                                                                                                                                                                                                                ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.493 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.104       ; 73         ; 0.000 ; 3.104 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 63         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.184       ; 37         ; 0.184 ; 0.184 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.374       ; 73         ; 0.000 ; 3.374 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                     ;
; 4.239   ; 4.239   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                                                              ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                                                                      ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                                                                      ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                        ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                           ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                          ;
;   4.239 ;   3.104 ; RR ; IC   ; 1      ; FF_X60_Y158_N31       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|clk                                                                                                                ;
;   4.239 ;   0.000 ; RR ; CELL ; 1      ; FF_X60_Y158_N31       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
; 4.732   ; 0.493   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                                            ;
;   4.423 ;   0.184 ; FF ; uTco ; 2      ; FF_X60_Y158_N31       ;            ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|q                                                                                                                  ;
;   4.423 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X60_Y158_N30 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter~5|datad                                                                                                               ;
;   4.732 ;   0.309 ; FF ; CELL ; 1      ; MLABCELL_X60_Y158_N30 ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter~5|combout                                                                                                             ;
;   4.732 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y158_N31       ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|d                                                                                                                  ;
;   4.732 ;   0.000 ; FF ; CELL ; 1      ; FF_X60_Y158_N31       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                      ;
; 4.240   ; 4.240    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                          ;
;   4.617 ;   3.374  ; RR ; IC   ; 1      ; FF_X60_Y158_N31     ; High Speed ; i_system_bd|mm_interconnect_1|axi_ad9680_dma_s_axi_agent|read_burst_uncompressor|burst_uncompress_byte_counter[3]|clk                                                                                                                ;
;   4.617 ;   0.000  ; RR ; CELL ; 1      ; FF_X60_Y158_N31     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
;   4.240 ;   -0.377 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                              ;
; 4.240   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                    ;
; 4.678   ; 0.438    ;    ; uTh  ; 1      ; FF_X60_Y158_N31     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9680_dma_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[3] ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Hold slack is 0.055 
===============================================================================
+-----------------------------------------------------------------------------------------------------+
; Path Summary                                                                                        ;
+--------------------+--------------------------------------------------------------------------------+
; Property           ; Value                                                                          ;
+--------------------+--------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
; Launch Clock       ; sys_clk_100mhz                                                                 ;
; Latch Clock        ; sys_clk_100mhz                                                                 ;
; Data Arrival Time  ; 4.743                                                                          ;
; Data Required Time ; 4.688                                                                          ;
; Slack              ; 0.055                                                                          ;
+--------------------+--------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.490 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.118       ; 73         ; 0.000 ; 3.118 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.309       ; 63         ; 0.000 ; 0.309 ;
;    uTco                ;       ; 1     ; 0.181       ; 37         ; 0.181 ; 0.181 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.389       ; 73         ; 0.000 ; 3.389 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                          ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                               ;
; 4.253   ; 4.253   ;    ;      ;        ;                     ;            ; clock path                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                        ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                  ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                     ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                    ;
;   4.253 ;   3.118 ; RR ; IC   ; 1      ; FF_X72_Y180_N1      ; High Speed ; i_system_bd|sys_spi|state[3]|clk                                               ;
;   4.253 ;   0.000 ; RR ; CELL ; 1      ; FF_X72_Y180_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
; 4.743   ; 0.490   ;    ;      ;        ;                     ;            ; data path                                                                      ;
;   4.434 ;   0.181 ; FF ; uTco ; 2      ; FF_X72_Y180_N1      ;            ; i_system_bd|sys_spi|state[3]|q                                                 ;
;   4.434 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X72_Y180_N0 ; High Speed ; i_system_bd|sys_spi|state[3]~1|datad                                           ;
;   4.743 ;   0.309 ; FF ; CELL ; 1      ; LABCELL_X72_Y180_N0 ; High Speed ; i_system_bd|sys_spi|state[3]~1|combout                                         ;
;   4.743 ;   0.000 ; FF ; CELL ; 1      ; FF_X72_Y180_N1      ; High Speed ; i_system_bd|sys_spi|state[3]|d                                                 ;
;   4.743 ;   0.000 ; FF ; CELL ; 1      ; FF_X72_Y180_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
+---------+---------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                ;
; 4.253   ; 4.253    ;    ;      ;        ;                     ;            ; clock path                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                        ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                  ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                     ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                    ;
;   4.632 ;   3.389  ; RR ; IC   ; 1      ; FF_X72_Y180_N1      ; High Speed ; i_system_bd|sys_spi|state[3]|clk                                               ;
;   4.632 ;   0.000  ; RR ; CELL ; 1      ; FF_X72_Y180_N1      ; High Speed ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
;   4.253 ;   -0.379 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                        ;
; 4.253   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                              ;
; 4.688   ; 0.435    ;    ; uTh  ; 1      ; FF_X72_Y180_N1      ;            ; system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|state[3] ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Hold slack is 0.055 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]           ;
; To Node            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.786                                                                                                                                                                                           ;
; Data Required Time ; 4.731                                                                                                                                                                                           ;
; Slack              ; 0.055                                                                                                                                                                                           ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.513 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.138       ; 73         ; 0.000 ; 3.138 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 4     ; 0.314       ; 61         ; 0.000 ; 0.314 ;
;    uTco                ;       ; 1     ; 0.199       ; 39         ; 0.199 ; 0.199 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.410       ; 73         ; 0.000 ; 3.410 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                             ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                         ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                ;
; 4.273   ; 4.273   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10              ;            ; sys_clk                                                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|i                                                                                                                                                                                 ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input|o                                                                                                                                                                                 ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32   ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                   ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                      ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20      ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                     ;
;   4.273 ;   3.138 ; RR ; IC   ; 1      ; FF_X68_Y163_N20       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|clk                                                                                                                             ;
;   4.273 ;   0.000 ; RR ; CELL ; 1      ; FF_X68_Y163_N20       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]           ;
; 4.786   ; 0.513   ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                       ;
;   4.472 ;   0.199 ; FF ; uTco ; 2      ; FF_X68_Y163_N20       ;            ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]|q                                                                                                                               ;
;   4.472 ;   0.000 ; FF ; CELL ; 1      ; MLABCELL_X68_Y163_N18 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~0|datad                                                                                                                         ;
;   4.786 ;   0.314 ; FF ; CELL ; 2      ; MLABCELL_X68_Y163_N18 ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~0|combout                                                                                                                       ;
;   4.786 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N19       ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~DUPLICATE|d                                                                                                                     ;
;   4.786 ;   0.000 ; FF ; CELL ; 1      ; FF_X68_Y163_N19       ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE ;
+---------+---------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                 ;
; 4.273   ; 4.273    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                         ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                 ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                 ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                   ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                      ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                     ;
;   4.653 ;   3.410  ; RR ; IC   ; 1      ; FF_X68_Y163_N19     ; High Speed ; i_system_bd|mm_interconnect_1|agent_pipeline_016|core|data1[65]~DUPLICATE|clk                                                                                                                   ;
;   4.653 ;   0.000  ; RR ; CELL ; 1      ; FF_X68_Y163_N19     ; High Speed ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE ;
;   4.273 ;   -0.380 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                         ;
; 4.273   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                               ;
; 4.731   ; 0.458    ;    ; uTh  ; 1      ; FF_X68_Y163_N19     ;            ; system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_lokqtjy:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_016|altera_avalon_st_pipeline_base:core|data1[65]~DUPLICATE ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.669 

Tcl Command:
    report_timing -append -recovery -file timing_impl.log -npaths 20 -detail full_path

Options:
    -recovery 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                                                                 ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 1.669 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]                     ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.016     ; 2.149      ;
; 1.855 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.856 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.856 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.857 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.857 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.858 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.858 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.862 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.863 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.863 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.887 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.888 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.892 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.127     ; 1.805      ;
; 1.893 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.893 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.127     ; 1.805      ;
; 1.894 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5]  ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.895 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.896 ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; i_system_bd|ad9680_jesd204|link_pll|outclk0 ; 4.000        ; -0.139     ; 1.792      ;
; 1.899 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 4.000        ; -0.127     ; 1.805      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Recovery slack is 1.669 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                             ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                  ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                         ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                         ;
; Data Arrival Time  ; 7.411                                                                                                                                                                                               ;
; Data Required Time ; 9.080                                                                                                                                                                                               ;
; Slack              ; 1.669                                                                                                                                                                                               ;
+--------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.016 ;       ;             ;            ;        ;        ;
; Data Delay             ; 2.149  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;        ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.798       ; 84         ; 1.798  ; 1.798  ;
;    Cell                ;        ; 2     ; 0.097       ; 5          ; 0.000  ; 0.097  ;
;    uTco                ;        ; 1     ; 0.254       ; 12         ; 0.254  ; 0.254  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.726       ; 53         ; 0.000  ; 2.548  ;
;    Cell                ;        ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                      ;
; 5.262   ; 5.262    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;            ; tx_ref_clk                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;            ; tx_ref_clk~input|i                                                                                                                                                                                    ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;            ; tx_ref_clk~input|o                                                                                                                                                                                    ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                            ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                              ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                    ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                    ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                  ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                         ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                             ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                          ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                         ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                             ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                               ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                   ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                             ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                            ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power  ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                             ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                    ;
; 7.411   ; 2.149    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                             ;
;   5.516 ;   0.254  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;            ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                               ;
;   5.613 ;   0.097  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power  ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18] ;
;   7.411 ;   1.798  ; FF ; IC   ; 1      ; FF_X76_Y117_N13       ; Mixed      ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clrn                                                                                                   ;
;   7.411 ;   0.000  ; FF ; CELL ; 1      ; FF_X76_Y117_N13       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0]   ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                     ;
; 9.246   ; 5.246    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                      ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;            ; tx_ref_clk                                                                                                                                                                                          ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;            ; tx_ref_clk~input|i                                                                                                                                                                                  ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;            ; tx_ref_clk~input|o                                                                                                                                                                                  ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                          ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;            ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                            ;
;   4.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                  ;
;   4.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                  ;
;   4.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                ;
;   5.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                       ;
;   5.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                           ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                        ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                       ;
;   4.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                           ;
;   4.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                             ;
;   5.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                 ;
;   5.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                           ;
;   5.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;            ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                          ;
;   8.287 ;   2.548  ; RR ; IC   ; 1      ; FF_X76_Y117_N13       ; High Speed ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_xfer_status|d_acc_data[0]|clk                                                                                                  ;
;   8.287 ;   0.000  ; RR ; CELL ; 1      ; FF_X76_Y117_N13       ; High Speed ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0] ;
;   9.246 ;   0.959  ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                             ;
; 9.216   ; -0.030   ;    ;      ;        ;                       ;            ; clock uncertainty                                                                                                                                                                                   ;
; 9.080   ; -0.136   ;    ; uTsu ; 1      ; FF_X76_Y117_N13       ;            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status|d_acc_data[0] ;
+---------+----------+----+------+--------+-----------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Recovery slack is 1.855 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.802                                                                                                                                                                                                                   ;
; Slack              ; 1.855                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N32       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N32       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N32       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N32       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.802   ; -0.184   ;    ; uTsu ; 1      ; FF_X28_Y150_N32       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Recovery slack is 1.856 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.803                                                                                                                                                                                                                   ;
; Slack              ; 1.856                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N44       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[72]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N44       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N44       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[72]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N44       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.803   ; -0.183   ;    ; uTsu ; 1      ; FF_X28_Y150_N44       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Recovery slack is 1.856 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.803                                                                                                                                                                                                                   ;
; Slack              ; 1.856                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N50       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[73]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N50       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N50       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[73]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N50       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.803   ; -0.183   ;    ; uTsu ; 1      ; FF_X28_Y150_N50       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Recovery slack is 1.857 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.804                                                                                                                                                                                                                  ;
; Slack              ; 1.857                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N38       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N38       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N38       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N38       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.804   ; -0.182   ;    ; uTsu ; 1      ; FF_X28_Y150_N38       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Recovery slack is 1.857 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.804                                                                                                                                                                                                                   ;
; Slack              ; 1.857                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N20       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N20       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N20       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N20       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.804   ; -0.182   ;    ; uTsu ; 1      ; FF_X28_Y150_N20       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Recovery slack is 1.858 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.805                                                                                                                                                                                                                  ;
; Slack              ; 1.858                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N14       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N14       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N14       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N14       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.805   ; -0.181   ;    ; uTsu ; 1      ; FF_X28_Y150_N14       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Recovery slack is 1.858 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.805                                                                                                                                                                                                                   ;
; Slack              ; 1.858                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N26       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[75]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N26       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N26       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[75]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N26       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.805   ; -0.181   ;    ; uTsu ; 1      ; FF_X28_Y150_N26       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Recovery slack is 1.862 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.809                                                                                                                                                                                                                   ;
; Slack              ; 1.862                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N35       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[75]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N35       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N35       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[75]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N35       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.809   ; -0.177   ;    ; uTsu ; 1      ; FF_X28_Y150_N35       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[75] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Recovery slack is 1.863 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.810                                                                                                                                                                                                                  ;
; Slack              ; 1.863                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N17       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[6]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N17       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N17       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[6]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N17       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.810   ; -0.176   ;    ; uTsu ; 1      ; FF_X28_Y150_N17       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Recovery slack is 1.863 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.810                                                                                                                                                                                                                  ;
; Slack              ; 1.863                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N41       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[6]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N41       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N41       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[6]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N41       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.810   ; -0.176   ;    ; uTsu ; 1      ; FF_X28_Y150_N41       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[6] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Recovery slack is 1.887 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.834                                                                                                                                                                                                                  ;
; Slack              ; 1.887                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N40       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N40       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N40       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N40       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.834   ; -0.152   ;    ; uTsu ; 1      ; FF_X28_Y150_N40       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Recovery slack is 1.888 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.835                                                                                                                                                                                                                  ;
; Slack              ; 1.888                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N16       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N16       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N16       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[4]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N16       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.835   ; -0.151   ;    ; uTsu ; 1      ; FF_X28_Y150_N16       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[4] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Recovery slack is 1.892 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.067                                                                                                                                                                                                                   ;
; Data Required Time ; 8.959                                                                                                                                                                                                                   ;
; Slack              ; 1.892                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.127 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.805  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;        ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.454       ; 81         ; 1.454  ; 1.454  ;
;    Cell                ;        ; 2     ; 0.097       ; 5          ; 0.000  ; 0.097  ;
;    uTco                ;        ; 1     ; 0.254       ; 14         ; 0.254  ; 0.254  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.714       ; 53         ; 0.000  ; 2.536  ;
;    Cell                ;        ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                        ;
; 5.262   ; 5.262    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.067   ; 1.805    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                               ;
;   5.516 ;   0.254  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.613 ;   0.097  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                   ;
;   7.067 ;   1.454  ; FF ; IC   ; 1      ; FF_X31_Y123_N32       ; Mixed     ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[21]|clrn                                                                                                 ;
;   7.067 ;   0.000  ; FF ; CELL ; 1      ; FF_X31_Y123_N32       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.135   ; 5.135    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.275 ;   2.536  ; RR ; IC   ; 1      ; FF_X31_Y123_N32       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[21]|clk                                                                                                  ;
;   8.275 ;   0.000  ; RR ; CELL ; 1      ; FF_X31_Y123_N32       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
;   9.135 ;   0.860  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 9.105   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.959   ; -0.146   ;    ; uTsu ; 1      ; FF_X31_Y123_N32       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[21] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Recovery slack is 1.893 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.840                                                                                                                                                                                                                  ;
; Slack              ; 1.893                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N37       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[5]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N37       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N37       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[5]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N37       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.840   ; -0.146   ;    ; uTsu ; 1      ; FF_X28_Y150_N37       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Recovery slack is 1.893 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.067                                                                                                                                                                                                                   ;
; Data Required Time ; 8.960                                                                                                                                                                                                                   ;
; Slack              ; 1.893                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.127 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.805  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;        ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.454       ; 81         ; 1.454  ; 1.454  ;
;    Cell                ;        ; 2     ; 0.097       ; 5          ; 0.000  ; 0.097  ;
;    uTco                ;        ; 1     ; 0.254       ; 14         ; 0.254  ; 0.254  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.714       ; 53         ; 0.000  ; 2.536  ;
;    Cell                ;        ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                        ;
; 5.262   ; 5.262    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.067   ; 1.805    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                               ;
;   5.516 ;   0.254  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.613 ;   0.097  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                   ;
;   7.067 ;   1.454  ; FF ; IC   ; 1      ; FF_X31_Y123_N38       ; Mixed     ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[18]|clrn                                                                                                 ;
;   7.067 ;   0.000  ; FF ; CELL ; 1      ; FF_X31_Y123_N38       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.135   ; 5.135    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.275 ;   2.536  ; RR ; IC   ; 1      ; FF_X31_Y123_N38       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[18]|clk                                                                                                  ;
;   8.275 ;   0.000  ; RR ; CELL ; 1      ; FF_X31_Y123_N38       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
;   9.135 ;   0.860  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 9.105   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.960   ; -0.145   ;    ; uTsu ; 1      ; FF_X31_Y123_N38       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[18] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Recovery slack is 1.894 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                  ;
; Data Required Time ; 8.841                                                                                                                                                                                                                  ;
; Slack              ; 1.894                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                       ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                     ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                              ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                  ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N13       ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[5]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N13       ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
+---------+----------+----+------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                             ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                     ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                     ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                    ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N13       ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[5]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N13       ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 8.841   ; -0.145   ;    ; uTsu ; 1      ; FF_X28_Y150_N13       ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[5] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Recovery slack is 1.895 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.842                                                                                                                                                                                                                   ;
; Slack              ; 1.895                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N7        ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[72]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N7        ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N7        ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[72]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N7        ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.842   ; -0.144   ;    ; uTsu ; 1      ; FF_X28_Y150_N7        ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[72] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Recovery slack is 1.896 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
; Launch Clock       ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9680_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 6.947                                                                                                                                                                                                                   ;
; Data Required Time ; 8.843                                                                                                                                                                                                                   ;
; Slack              ; 1.896                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.139 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.792  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.841       ; 49         ; 0.000  ; 2.623  ;
;    Cell                ;        ; 13    ; 2.913       ; 51         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.437       ; 80         ; 1.437  ; 1.437  ;
;    Cell                ;        ; 2     ; 0.130       ; 7          ; 0.000  ; 0.130  ;
;    uTco                ;        ; 1     ; 0.225       ; 13         ; 0.225  ; 0.225  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.617       ; 53         ; 0.000  ; 2.424  ;
;    Cell                ;        ; 13    ; 2.353       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;            ; launch edge time                                                                                                                                                                                                        ;
; 5.155   ; 5.155    ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;            ; rx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;            ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;            ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.734 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.884 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.884 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.323 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.454 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.454 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.855 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.315 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.770 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HB              ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.988 ;   0.218  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.532 ;   0.544  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;            ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.155 ;   2.623  ; RR ; IC   ; 1      ; FF_X59_Y150_N35       ; High Speed ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.155 ;   0.000  ; RR ; CELL ; 1      ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst                                      ;
; 6.947   ; 1.792    ;    ;      ;        ;                       ;            ; data path                                                                                                                                                                                                               ;
;   5.380 ;   0.225  ; FF ; uTco ; 1      ; FF_X59_Y150_N35       ;            ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.510 ;   0.130  ; FF ; CELL ; 72     ; FF_X59_Y150_N35       ; High Speed ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutb[3]                   ;
;   6.947 ;   1.437  ; FF ; IC   ; 1      ; FF_X28_Y150_N1        ; Mixed      ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[73]|clrn                                                                                                 ;
;   6.947 ;   0.000  ; FF ; CELL ; 1      ; FF_X28_Y150_N1        ; Low Power  ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
+---------+----------+----+------+--------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.016   ; 5.016    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_R29               ;           ; rx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.050 ;   0.050  ; FF ; CELL ; 1      ; IOIBUF_X0_Y145_N108   ;           ; rx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.050 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.050 ;   0.000  ; FF ; CELL ; 6      ; HSSIREFCLKDIVIDER_1HB ;           ; rx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.651 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.768 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HB  ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.768 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.126 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.230 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.230 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.398 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.717 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.044 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HB              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch2_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.237 ;   0.193  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.714 ;   0.477  ; RR ; CELL ; 4201   ; CLKCTRL_1H_G_I4       ;           ; i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.138 ;   2.424  ; RR ; IC   ; 1      ; FF_X28_Y150_N1        ; Low Power ; i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[73]|clk                                                                                                  ;
;   8.138 ;   0.000  ; RR ; CELL ; 1      ; FF_X28_Y150_N1        ; Low Power ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
;   9.016 ;   0.878  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 8.986   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.843   ; -0.143   ;    ; uTsu ; 1      ; FF_X28_Y150_N1        ;           ; system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[73] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Recovery slack is 1.899 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 7.067                                                                                                                                                                                                                   ;
; Data Required Time ; 8.966                                                                                                                                                                                                                   ;
; Slack              ; 1.899                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Recovery Relationship  ; 4.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.127 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.805  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;        ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;        ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 1.454       ; 81         ; 1.454  ; 1.454  ;
;    Cell                ;        ; 2     ; 0.097       ; 5          ; 0.000  ; 0.097  ;
;    uTco                ;        ; 1     ; 0.254       ; 14         ; 0.254  ; 0.254  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 4     ; 2.714       ; 53         ; 0.000  ; 2.536  ;
;    Cell                ;        ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;        ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                        ;
; 5.262   ; 5.262    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 7.067   ; 1.805    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                               ;
;   5.516 ;   0.254  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   5.613 ;   0.097  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                   ;
;   7.067 ;   1.454  ; FF ; IC   ; 1      ; FF_X31_Y123_N35       ; Mixed     ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[83]|clrn                                                                                                 ;
;   7.067 ;   0.000  ; FF ; CELL ; 1      ; FF_X31_Y123_N35       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.000   ; 4.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 9.135   ; 5.135    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   4.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   4.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   4.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   4.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   4.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   4.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   4.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   4.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   5.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   5.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   5.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   4.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   4.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   5.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   5.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   5.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   8.275 ;   2.536  ; RR ; IC   ; 1      ; FF_X31_Y123_N35       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[83]|clk                                                                                                  ;
;   8.275 ;   0.000  ; RR ; CELL ; 1      ; FF_X31_Y123_N35       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
;   9.135 ;   0.860  ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 9.105   ; -0.030   ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 8.966   ; -0.139   ;    ; uTsu ; 1      ; FF_X31_Y123_N35       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[83] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


----------------
; Command Info ;
----------------
Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.321 

Tcl Command:
    report_timing -append -removal -file timing_impl.log -npaths 20 -detail full_path

Options:
    -removal 
    -npaths 20 
    -detail full_path 
    -file {timing_impl.log} 
    -append 

Delay Model:
    Slow 900mV 100C Model

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.321 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.418      ;
; 0.322 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.418      ;
; 0.322 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.418      ;
; 0.324 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.418      ;
; 0.328 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.418      ;
; 0.364 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.458      ;
; 0.365 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.458      ;
; 0.367 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3                                                                                                                                                                           ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.000      ; 0.458      ;
; 0.374 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2]                                                                                                                                                     ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.020      ; 0.511      ;
; 0.380 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0]                                                                                                                                                     ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.020      ; 0.511      ;
; 0.381 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[52]                                                                                                                                                    ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.020      ; 0.511      ;
; 0.383 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[53]                                                                                                                                                    ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.020      ; 0.511      ;
; 0.384 ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                                                                                                                                                                                                                              ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[1]                                                                                                                                                     ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; i_system_bd|ad9144_jesd204|link_pll|outclk0 ; 0.000        ; 0.020      ; 0.511      ;
; 0.407 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.506      ;
; 0.408 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.506      ;
; 0.413 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]       ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.506      ;
; 0.416 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.018      ; 0.506      ;
; 0.416 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                                                                                                                                                                           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_r[0]                                                                                                                                                                                          ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.000      ; 0.501      ;
; 0.416 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                                                                                                                                                                           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2]                                                                                                                                                                                 ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.000      ; 0.501      ;
; 0.416 ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                                                                                                                                                                           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                                                                                                                                                 ; sys_clk_100mhz                              ; sys_clk_100mhz                              ; 0.000        ; 0.000      ; 0.501      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+

Path #1: Removal slack is 0.321 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.679                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.358                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.321                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.126       ; 73         ; 0.000 ; 3.126 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.153       ; 37         ; 0.153 ; 0.153 ;
;    Cell                ;       ; 2     ; 0.089       ; 21         ; 0.000 ; 0.089 ;
;    uTco                ;       ; 1     ; 0.176       ; 42         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.261   ; 4.261   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.261 ;   3.126 ; RR ; IC   ; 1      ; FF_X3_Y163_N52      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.679   ; 0.418   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.437 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y163_N52      ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.526 ;   0.089 ; RR ; CELL ; 5      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14] ;
;   4.679 ;   0.153 ; RR ; IC   ; 1      ; FF_X4_Y163_N47      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn                                                                                                                                                                                                                                                                                   ;
;   4.679 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y163_N47      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 4.279   ; 4.279    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                             ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                             ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                               ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X4_Y163_N47      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clk                                                                                                                                                                                             ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y163_N47      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
;   4.279 ;   -0.361 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 4.279   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 4.358   ; 0.079    ;    ; uTh  ; 1      ; FF_X4_Y163_N47      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #2: Removal slack is 0.322 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.679                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.357                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.322                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.126       ; 73         ; 0.000 ; 3.126 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.153       ; 37         ; 0.153 ; 0.153 ;
;    Cell                ;       ; 2     ; 0.089       ; 21         ; 0.000 ; 0.089 ;
;    uTco                ;       ; 1     ; 0.176       ; 42         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.261   ; 4.261   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.261 ;   3.126 ; RR ; IC   ; 1      ; FF_X3_Y163_N52      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.679   ; 0.418   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.437 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y163_N52      ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.526 ;   0.089 ; RR ; CELL ; 5      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14] ;
;   4.679 ;   0.153 ; RR ; IC   ; 1      ; FF_X4_Y163_N11      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                          ;
;   4.679 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y163_N11      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.279   ; 4.279    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X4_Y163_N11      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y163_N11      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   4.279 ;   -0.361 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.279   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.357   ; 0.078    ;    ; uTh  ; 1      ; FF_X4_Y163_N11      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #3: Removal slack is 0.322 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                      ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.679                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.357                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.322                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.126       ; 73         ; 0.000 ; 3.126 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.153       ; 37         ; 0.153 ; 0.153 ;
;    Cell                ;       ; 2     ; 0.089       ; 21         ; 0.000 ; 0.089 ;
;    uTco                ;       ; 1     ; 0.176       ; 42         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.261   ; 4.261   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.261 ;   3.126 ; RR ; IC   ; 1      ; FF_X3_Y163_N52      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.679   ; 0.418   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.437 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y163_N52      ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.526 ;   0.089 ; RR ; CELL ; 5      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14] ;
;   4.679 ;   0.153 ; RR ; IC   ; 1      ; FF_X4_Y163_N17      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clrn                                                                                                                                                                                                                                                                    ;
;   4.679 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y163_N17      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]                                                                         ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                            ;
; 4.279   ; 4.279    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                            ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                            ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                              ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                 ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X4_Y163_N17      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0]|clk                                                                                                                                                                                             ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y163_N17      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
;   4.279 ;   -0.361 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                                    ;
; 4.279   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                          ;
; 4.357   ; 0.078    ;    ; uTh  ; 1      ; FF_X4_Y163_N17      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_waitrequest_write_int[0] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #4: Removal slack is 0.324 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.679                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.355                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.324                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.126       ; 73         ; 0.000 ; 3.126 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.153       ; 37         ; 0.153 ; 0.153 ;
;    Cell                ;       ; 2     ; 0.089       ; 21         ; 0.000 ; 0.089 ;
;    uTco                ;       ; 1     ; 0.176       ; 42         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.261   ; 4.261   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.261 ;   3.126 ; RR ; IC   ; 1      ; FF_X3_Y163_N52      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.679   ; 0.418   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.437 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y163_N52      ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.526 ;   0.089 ; RR ; CELL ; 5      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14] ;
;   4.679 ;   0.153 ; RR ; IC   ; 1      ; FF_X4_Y163_N25      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                          ;
;   4.679 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y163_N25      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.279   ; 4.279    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X4_Y163_N25      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y163_N25      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   4.279 ;   -0.361 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.279   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.355   ; 0.076    ;    ; uTh  ; 1      ; FF_X4_Y163_N25      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #5: Removal slack is 0.328 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.679                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.351                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.328                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.418 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.126       ; 73         ; 0.000 ; 3.126 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.153       ; 37         ; 0.153 ; 0.153 ;
;    Cell                ;       ; 2     ; 0.089       ; 21         ; 0.000 ; 0.089 ;
;    uTco                ;       ; 1     ; 0.176       ; 42         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.397       ; 73         ; 0.000 ; 3.397 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.261   ; 4.261   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.261 ;   3.126 ; RR ; IC   ; 1      ; FF_X3_Y163_N52      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.261 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.679   ; 0.418   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.437 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y163_N52      ;            ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.526 ;   0.089 ; RR ; CELL ; 5      ; FF_X3_Y163_N52      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[14] ;
;   4.679 ;   0.153 ; RR ; IC   ; 1      ; FF_X4_Y163_N56      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn                                                                                                                                                                                                                                                                          ;
;   4.679 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y163_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.279   ; 4.279    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.640 ;   3.397  ; RR ; IC   ; 1      ; FF_X4_Y163_N56      ; High Speed ; i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clk                                                                                                                                                                                             ;
;   4.640 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y163_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
;   4.279 ;   -0.361 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.279   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.351   ; 0.072    ;    ; uTh  ; 1      ; FF_X4_Y163_N56      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_jesd204_phy_10_acll4ya:phy|system_bd_altera_xcvr_native_a10_181_a4siy7a:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #6: Removal slack is 0.364 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.707                                                                                                                                                                                            ;
; Data Required Time ; 4.343                                                                                                                                                                                            ;
; Slack              ; 0.364                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.458 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.180       ; 39         ; 0.180  ; 0.180  ;
;    Cell                ;       ; 2     ; 0.070       ; 15         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 45         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                      ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                    ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                    ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                            ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                              ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                    ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                    ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                  ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                         ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                             ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                          ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                         ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                             ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                               ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                   ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                             ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                            ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                             ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                    ;
; 4.707   ; 0.458    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                             ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                               ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18] ;
;   4.707 ;   0.180  ; FF ; IC   ; 1      ; FF_X43_Y127_N43       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn                                                                                                    ;
;   4.707 ;   0.000  ; FF ; CELL ; 1      ; FF_X43_Y127_N43       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2      ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                  ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                              ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N43       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clk                                                                                                ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N43       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
;   4.249 ;   -1.013 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                          ;
; 4.249   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                ;
; 4.343   ; 0.094    ;    ; uTh  ; 1      ; FF_X43_Y127_N43       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2 ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #7: Removal slack is 0.365 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.707                                                                                                                                                                                            ;
; Data Required Time ; 4.342                                                                                                                                                                                            ;
; Slack              ; 0.365                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.458 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.180       ; 39         ; 0.180  ; 0.180  ;
;    Cell                ;       ; 2     ; 0.070       ; 15         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 45         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                      ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                    ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                    ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                            ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                              ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                    ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                    ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                  ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                         ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                             ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                          ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                         ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                             ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                               ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                   ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                             ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                            ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                             ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                    ;
; 4.707   ; 0.458    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                             ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                               ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18] ;
;   4.707 ;   0.180  ; FF ; IC   ; 1      ; FF_X43_Y127_N44       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m1|clrn                                                                                                    ;
;   4.707 ;   0.000  ; FF ; CELL ; 1      ; FF_X43_Y127_N44       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1      ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                  ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                              ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N44       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m1|clk                                                                                                ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N44       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
;   4.249 ;   -1.013 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                          ;
; 4.249   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                ;
; 4.342   ; 0.093    ;    ; uTh  ; 1      ; FF_X43_Y127_N44       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m1 ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #8: Removal slack is 0.367 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst               ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                      ;
; Data Arrival Time  ; 4.707                                                                                                                                                                                            ;
; Data Required Time ; 4.340                                                                                                                                                                                            ;
; Slack              ; 0.367                                                                                                                                                                                            ;
+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.000 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.458 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.180       ; 39         ; 0.180  ; 0.180  ;
;    Cell                ;       ; 2     ; 0.070       ; 15         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 45         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                               ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                      ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                            ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                    ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                    ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                            ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                              ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                    ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                    ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                  ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                         ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                             ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                          ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                         ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                             ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                               ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                   ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                             ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                            ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                             ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                    ;
; 4.707   ; 0.458    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                             ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                               ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18] ;
;   4.707 ;   0.180  ; FF ; IC   ; 1      ; FF_X43_Y127_N40       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m3|clrn                                                                                                    ;
;   4.707 ;   0.000  ; FF ; CELL ; 1      ; FF_X43_Y127_N40       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3      ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                             ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                          ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                  ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                       ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                               ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                               ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                       ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                         ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                               ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                               ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                             ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                    ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                        ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                     ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                    ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                        ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                          ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                              ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                        ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                       ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X43_Y127_N40       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m3|clk                                                                                                ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N40       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
;   4.249 ;   -1.013 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                          ;
; 4.249   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                ;
; 4.340   ; 0.091    ;    ; uTh  ; 1      ; FF_X43_Y127_N40       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m3 ;
+---------+----------+----+------+--------+-----------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #9: Removal slack is 0.374 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 4.760                                                                                                                                                                                                                  ;
; Data Required Time ; 4.386                                                                                                                                                                                                                  ;
; Slack              ; 0.374                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.020 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.511 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.233       ; 46         ; 0.233  ; 0.233  ;
;    Cell                ;       ; 2     ; 0.070       ; 14         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 41         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                       ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; 4.760   ; 0.511    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                              ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                  ;
;   4.760 ;   0.233  ; FF ; IC   ; 1      ; FF_X44_Y127_N20       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[2]|clrn                                                                                                 ;
;   4.760 ;   0.000  ; FF ; CELL ; 1      ; FF_X44_Y127_N20       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 4.269   ; 4.269    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X44_Y127_N20       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[2]|clk                                                                                                  ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y127_N20       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2] ;
;   4.269 ;   -0.993 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 4.269   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 4.386   ; 0.117    ;    ; uTh  ; 1      ; FF_X44_Y127_N20       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[2] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #10: Removal slack is 0.380 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 4.760                                                                                                                                                                                                                  ;
; Data Required Time ; 4.380                                                                                                                                                                                                                  ;
; Slack              ; 0.380                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.020 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.511 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.233       ; 46         ; 0.233  ; 0.233  ;
;    Cell                ;       ; 2     ; 0.070       ; 14         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 41         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                       ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; 4.760   ; 0.511    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                              ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                  ;
;   4.760 ;   0.233  ; FF ; IC   ; 1      ; FF_X44_Y127_N56       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[0]|clrn                                                                                                 ;
;   4.760 ;   0.000  ; FF ; CELL ; 1      ; FF_X44_Y127_N56       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 4.269   ; 4.269    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X44_Y127_N56       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[0]|clk                                                                                                  ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y127_N56       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0] ;
;   4.269 ;   -0.993 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 4.269   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 4.380   ; 0.111    ;    ; uTh  ; 1      ; FF_X44_Y127_N56       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[0] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #11: Removal slack is 0.381 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[52] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 4.760                                                                                                                                                                                                                   ;
; Data Required Time ; 4.379                                                                                                                                                                                                                   ;
; Slack              ; 0.381                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.020 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.511 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.233       ; 46         ; 0.233  ; 0.233  ;
;    Cell                ;       ; 2     ; 0.070       ; 14         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 41         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                        ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 4.760   ; 0.511    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                               ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                   ;
;   4.760 ;   0.233  ; FF ; IC   ; 1      ; FF_X44_Y127_N38       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[52]|clrn                                                                                                 ;
;   4.760 ;   0.000  ; FF ; CELL ; 1      ; FF_X44_Y127_N38       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[52] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 4.269   ; 4.269    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X44_Y127_N38       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[52]|clk                                                                                                  ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y127_N38       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[52] ;
;   4.269 ;   -0.993 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.269   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 4.379   ; 0.110    ;    ; uTh  ; 1      ; FF_X44_Y127_N38       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[52] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #12: Removal slack is 0.383 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[53] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                             ;
; Data Arrival Time  ; 4.760                                                                                                                                                                                                                   ;
; Data Required Time ; 4.377                                                                                                                                                                                                                   ;
; Slack              ; 0.383                                                                                                                                                                                                                   ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.020 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.511 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.233       ; 46         ; 0.233  ; 0.233  ;
;    Cell                ;       ; 2     ; 0.070       ; 14         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 41         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                        ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                               ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                      ;
; 4.760   ; 0.511    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                               ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                 ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                   ;
;   4.760 ;   0.233  ; FF ; IC   ; 1      ; FF_X44_Y127_N58       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[53]|clrn                                                                                                 ;
;   4.760 ;   0.000  ; FF ; CELL ; 1      ; FF_X44_Y127_N58       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[53] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                         ;
; 4.269   ; 4.269    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                      ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                      ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                              ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                                ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                      ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                      ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                    ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                           ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                               ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                            ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                           ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                               ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                 ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                     ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                               ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                              ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X44_Y127_N58       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[53]|clk                                                                                                  ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y127_N58       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[53] ;
;   4.269 ;   -0.993 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                 ;
; 4.269   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                       ;
; 4.377   ; 0.108    ;    ; uTh  ; 1      ; FF_X44_Y127_N58       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[53] ;
+---------+----------+----+------+--------+-----------------------+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #13: Removal slack is 0.384 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; To Node            ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[1] ;
; Launch Clock       ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Latch Clock        ; i_system_bd|ad9144_jesd204|link_pll|outclk0                                                                                                                                                                            ;
; Data Arrival Time  ; 4.760                                                                                                                                                                                                                  ;
; Data Required Time ; 4.376                                                                                                                                                                                                                  ;
; Slack              ; 0.384                                                                                                                                                                                                                  ;
+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.020 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.511 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.688       ; 53         ; 0.000  ; 2.510  ;
;    Cell                ;       ; 13    ; 2.393       ; 47         ; 0.000  ; 0.601  ;
;    PLL Compensation    ;       ; 1     ; -0.832      ; 0          ; -0.832 ; -0.832 ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.233       ; 46         ; 0.233  ; 0.233  ;
;    Cell                ;       ; 2     ; 0.070       ; 14         ; 0.000  ; 0.070  ;
;    uTco                ;       ; 1     ; 0.208       ; 41         ; 0.208  ; 0.208  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 4     ; 2.921       ; 50         ; 0.000  ; 2.720  ;
;    Cell                ;       ; 13    ; 2.940       ; 50         ; 0.000  ; 0.684  ;
;    PLL Compensation    ;       ; 1     ; -0.599      ; 0          ; -0.599 ; -0.599 ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; launch edge time                                                                                                                                                                                                       ;
; 4.249   ; 4.249    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.661 ;   0.601  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.778 ;   0.117  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.778 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.136 ;   0.358  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.240 ;   0.104  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.240 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.408 ;   -0.832 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   0.727 ;   0.319  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.054 ;   0.327  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.232 ;   0.178  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   1.739 ;   0.507  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   4.249 ;   2.510  ; RR ; IC   ; 1      ; FF_X43_Y127_N28       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|clk                                                                                                                              ;
;   4.249 ;   0.000  ; RR ; CELL ; 1      ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst                                     ;
; 4.760   ; 0.511    ;    ;      ;        ;                       ;           ; data path                                                                                                                                                                                                              ;
;   4.457 ;   0.208  ; FF ; uTco ; 1      ; FF_X43_Y127_N28       ;           ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q                                                                                                                                ;
;   4.527 ;   0.070  ; FF ; CELL ; 296    ; FF_X43_Y127_N28       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[18]                  ;
;   4.760 ;   0.233  ; FF ; IC   ; 1      ; FF_X44_Y127_N41       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[1]|clrn                                                                                                 ;
;   4.760 ;   0.000  ; FF ; CELL ; 1      ; FF_X44_Y127_N41       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[1] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location              ; HS/LP     ; Element                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                       ;           ; latch edge time                                                                                                                                                                                                        ;
; 4.269   ; 4.269    ;    ;      ;        ;                       ;           ; clock path                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ;        ;                       ;           ; source latency                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_N29               ;           ; tx_ref_clk                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ; FF ; IC   ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|i                                                                                                                                                                                                     ;
;   0.060 ;   0.060  ; FF ; CELL ; 1      ; IOIBUF_X0_Y149_N108   ;           ; tx_ref_clk~input|o                                                                                                                                                                                                     ;
;   0.060 ;   0.000  ; FF ; IC   ; 1      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_inp                                                                                                                                                                             ;
;   0.060 ;   0.000  ; FF ; CELL ; 3      ; HSSIREFCLKDIVIDER_1HT ;           ; tx_ref_clk~inputFITTER_INSERTED|refclk_a                                                                                                                                                                               ;
;   0.744 ;   0.684  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk                                                                                                                                                     ;
;   0.894 ;   0.150  ; FF ; CELL ; 1      ; FPLLREFCLKSELECT_1HT  ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|outclk                                                                                                                                                     ;
;   0.894 ;   0.000  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|refclk                                                                                                                                                                   ;
;   1.333 ;   0.439  ; FF ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_refclk                                                                                          ;
;   1.464 ;   0.131  ; FR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_pfd_up                                                                                              ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_uppfd                                                                                           ;
;   1.464 ;   0.000  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vco_vcoph0                                                                                          ;
;   0.865 ;   -0.599 ; RR ; COMP ; 5      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~fpll_vcoph0                                                                                              ;
;   1.325 ;   0.460  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]                                                                                                                                                                ;
;   1.780 ;   0.455  ; RR ; CELL ; 1      ; FPLL_1HT              ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|fpll_inst~hssi_tile/ch5_pld_pma_fpll_pllcout[0]                                                                    ;
;   1.981 ;   0.201  ; RR ; IC   ; 2      ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|inclk                                                                                                                                                              ;
;   2.542 ;   0.561  ; RR ; CELL ; 20510  ; CLKCTRL_1H_G_I10      ;           ; i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk                                                                                                                                                             ;
;   5.262 ;   2.720  ; RR ; IC   ; 1      ; FF_X44_Y127_N41       ; Low Power ; i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[1].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[1]|clk                                                                                                  ;
;   5.262 ;   0.000  ; RR ; CELL ; 1      ; FF_X44_Y127_N41       ; Low Power ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[1] ;
;   4.269 ;   -0.993 ;    ;      ;        ;                       ;           ; clock pessimism removed                                                                                                                                                                                                ;
; 4.269   ; 0.000    ;    ;      ;        ;                       ;           ; clock uncertainty                                                                                                                                                                                                      ;
; 4.376   ; 0.107    ;    ; uTh  ; 1      ; FF_X44_Y127_N41       ;           ; system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[1] ;
+---------+----------+----+------+--------+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #14: Removal slack is 0.407 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.764                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.357                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.407                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.123       ; 73         ; 0.000 ; 3.123 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.237       ; 47         ; 0.237 ; 0.237 ;
;    Cell                ;       ; 2     ; 0.093       ; 18         ; 0.000 ; 0.093 ;
;    uTco                ;       ; 1     ; 0.176       ; 35         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.393       ; 73         ; 0.000 ; 3.393 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.258   ; 4.258   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.258 ;   3.123 ; RR ; IC   ; 1      ; FF_X3_Y161_N56      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.258 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.764   ; 0.506   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y161_N56      ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.527 ;   0.093 ; RR ; CELL ; 5      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   4.764 ;   0.237 ; RR ; IC   ; 1      ; FF_X4_Y161_N41      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn                                                                                                                                                                                                                                                                          ;
;   4.764 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y161_N41      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.276   ; 4.276    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.636 ;   3.393  ; RR ; IC   ; 1      ; FF_X4_Y161_N41      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clk                                                                                                                                                                                             ;
;   4.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y161_N41      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
;   4.276 ;   -0.360 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.276   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.357   ; 0.081    ;    ; uTh  ; 1      ; FF_X4_Y161_N41      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #15: Removal slack is 0.408 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.764                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.356                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.408                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.123       ; 73         ; 0.000 ; 3.123 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.237       ; 47         ; 0.237 ; 0.237 ;
;    Cell                ;       ; 2     ; 0.093       ; 18         ; 0.000 ; 0.093 ;
;    uTco                ;       ; 1     ; 0.176       ; 35         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.393       ; 73         ; 0.000 ; 3.393 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.258   ; 4.258   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.258 ;   3.123 ; RR ; IC   ; 1      ; FF_X3_Y161_N56      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.258 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.764   ; 0.506   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y161_N56      ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.527 ;   0.093 ; RR ; CELL ; 5      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   4.764 ;   0.237 ; RR ; IC   ; 1      ; FF_X4_Y161_N47      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn                                                                                                                                                                                                                                                                          ;
;   4.764 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y161_N47      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.276   ; 4.276    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.636 ;   3.393  ; RR ; IC   ; 1      ; FF_X4_Y161_N47      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clk                                                                                                                                                                                             ;
;   4.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y161_N47      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
;   4.276 ;   -0.360 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.276   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.356   ; 0.080    ;    ; uTh  ; 1      ; FF_X4_Y161_N47      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #16: Removal slack is 0.413 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.764                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.351                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.413                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.123       ; 73         ; 0.000 ; 3.123 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.237       ; 47         ; 0.237 ; 0.237 ;
;    Cell                ;       ; 2     ; 0.093       ; 18         ; 0.000 ; 0.093 ;
;    uTco                ;       ; 1     ; 0.176       ; 35         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.393       ; 73         ; 0.000 ; 3.393 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.258   ; 4.258   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.258 ;   3.123 ; RR ; IC   ; 1      ; FF_X3_Y161_N56      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.258 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.764   ; 0.506   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y161_N56      ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.527 ;   0.093 ; RR ; CELL ; 5      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   4.764 ;   0.237 ; RR ; IC   ; 1      ; FF_X4_Y161_N7       ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                                                                                                          ;
;   4.764 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y161_N7       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]                                                                               ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 4.276   ; 4.276    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                      ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                      ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                        ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                           ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                          ;
;   4.636 ;   3.393  ; RR ; IC   ; 1      ; FF_X4_Y161_N7       ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clk                                                                                                                                                                                             ;
;   4.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y161_N7       ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
;   4.276 ;   -0.360 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                              ;
; 4.276   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                                    ;
; 4.351   ; 0.075    ;    ; uTh  ; 1      ; FF_X4_Y161_N7       ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #17: Removal slack is 0.416 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                                                                                                                                                                                                  ;
; Data Arrival Time  ; 4.764                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time ; 4.348                                                                                                                                                                                                                                                                                                                                                                                                                           ;
; Slack              ; 0.416                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.018 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.506 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.123       ; 73         ; 0.000 ; 3.123 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.237       ; 47         ; 0.237 ; 0.237 ;
;    Cell                ;       ; 2     ; 0.093       ; 18         ; 0.000 ; 0.093 ;
;    uTco                ;       ; 1     ; 0.176       ; 35         ; 0.176 ; 0.176 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.393       ; 73         ; 0.000 ; 3.393 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; 4.258   ; 4.258   ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                                                                                                                      ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;   4.258 ;   3.123 ; RR ; IC   ; 1      ; FF_X3_Y161_N56      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                                                                                                                ;
;   4.258 ;   0.000 ; RR ; CELL ; 1      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.764   ; 0.506   ;    ;      ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;   4.434 ;   0.176 ; RR ; uTco ; 1      ; FF_X3_Y161_N56      ;            ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                                                                                                                  ;
;   4.527 ;   0.093 ; RR ; CELL ; 5      ; FF_X3_Y161_N56      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17] ;
;   4.764 ;   0.237 ; RR ; IC   ; 1      ; FF_X4_Y161_N26      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clrn                                                                                                                                                                                                                                                                                   ;
;   4.764 ;   0.000 ; RR ; CELL ; 1      ; FF_X4_Y161_N26      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0]                                                                                        ;
+---------+---------+----+------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                             ;
; 4.276   ; 4.276    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                              ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;            ; sys_clk                                                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|i                                                                                                                                                                                                                                                                                                                                             ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input|o                                                                                                                                                                                                                                                                                                                                             ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;            ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                                                                                                               ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                                                                                                                  ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;            ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                                                                                                                 ;
;   4.636 ;   3.393  ; RR ; IC   ; 1      ; FF_X4_Y161_N26      ; High Speed ; i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_r[0]|clk                                                                                                                                                                                             ;
;   4.636 ;   0.000  ; RR ; CELL ; 1      ; FF_X4_Y161_N26      ; High Speed ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
;   4.276 ;   -0.360 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                     ;
; 4.276   ; 0.000    ;    ;      ;        ;                     ;            ; clock uncertainty                                                                                                                                                                                                                                                                                                                                           ;
; 4.348   ; 0.072    ;    ; uTh  ; 1      ; FF_X4_Y161_N26      ;            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_ihqiogy:ad9680_jesd204|system_bd_jesd204_phy_10_2atbkja:phy|system_bd_altera_xcvr_native_a10_181_v6p7utq:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm4:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_r[0] ;
+---------+----------+----+------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #18: Removal slack is 0.416 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_r[0]                                                                     ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 4.778                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.362                                                                                                                                                                                                                                                 ;
; Slack              ; 0.416                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.501 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 73         ; 0.000 ; 3.142 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.188       ; 38         ; 0.188 ; 0.188 ;
;    Cell                ;       ; 2     ; 0.104       ; 21         ; 0.000 ; 0.104 ;
;    uTco                ;       ; 1     ; 0.209       ; 42         ; 0.209 ; 0.209 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.414       ; 73         ; 0.000 ; 3.414 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;           ; launch edge time                                                                                                                                                                                                                                                         ;
; 4.277   ; 4.277   ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                                                                                                          ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                                                                                                          ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                            ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                              ;
;   4.277 ;   3.142 ; RR ; IC   ; 1      ; FF_X27_Y164_N10     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                            ;
;   4.277 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.778   ; 0.501   ;    ;      ;        ;                     ;           ; data path                                                                                                                                                                                                                                                                ;
;   4.486 ;   0.209 ; RR ; uTco ; 1      ; FF_X27_Y164_N10     ;           ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                              ;
;   4.590 ;   0.104 ; RR ; CELL ; 4      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[6] ;
;   4.778 ;   0.188 ; RR ; IC   ; 1      ; FF_X27_Y164_N23     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_r[0]|clrn                                                                                                                                                                                               ;
;   4.778 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N23     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_r[0]                                                                                        ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;           ; latch edge time                                                                                                                                                                   ;
; 4.277   ; 4.277    ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                   ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                   ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                     ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                        ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                       ;
;   4.657 ;   3.414  ; RR ; IC   ; 1      ; FF_X27_Y164_N23     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_r[0]|clk                                                                                                         ;
;   4.657 ;   0.000  ; RR ; CELL ; 1      ; FF_X27_Y164_N23     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_r[0] ;
;   4.277 ;   -0.380 ;    ;      ;        ;                     ;           ; clock pessimism removed                                                                                                                                                           ;
; 4.277   ; 0.000    ;    ;      ;        ;                     ;           ; clock uncertainty                                                                                                                                                                 ;
; 4.362   ; 0.085    ;    ; uTh  ; 1      ; FF_X27_Y164_N23     ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_r[0] ;
+---------+----------+----+------+--------+---------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #19: Removal slack is 0.416 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 4.778                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.362                                                                                                                                                                                                                                                 ;
; Slack              ; 0.416                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.501 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 73         ; 0.000 ; 3.142 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.188       ; 38         ; 0.188 ; 0.188 ;
;    Cell                ;       ; 2     ; 0.104       ; 21         ; 0.000 ; 0.104 ;
;    uTco                ;       ; 1     ; 0.209       ; 42         ; 0.209 ; 0.209 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.414       ; 73         ; 0.000 ; 3.414 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;           ; launch edge time                                                                                                                                                                                                                                                         ;
; 4.277   ; 4.277   ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                                                                                                          ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                                                                                                          ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                            ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                              ;
;   4.277 ;   3.142 ; RR ; IC   ; 1      ; FF_X27_Y164_N10     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                            ;
;   4.277 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.778   ; 0.501   ;    ;      ;        ;                     ;           ; data path                                                                                                                                                                                                                                                                ;
;   4.486 ;   0.209 ; RR ; uTco ; 1      ; FF_X27_Y164_N10     ;           ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                              ;
;   4.590 ;   0.104 ; RR ; CELL ; 4      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[6] ;
;   4.778 ;   0.188 ; RR ; IC   ; 1      ; FF_X27_Y164_N53     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2]|clrn                                                                                                                                                                                      ;
;   4.778 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N53     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2]                                                                               ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;           ; latch edge time                                                                                                                                                                            ;
; 4.277   ; 4.277    ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                            ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                            ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                              ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                 ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                ;
;   4.657 ;   3.414  ; RR ; IC   ; 1      ; FF_X27_Y164_N53     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2]|clk                                                                                                         ;
;   4.657 ;   0.000  ; RR ; CELL ; 1      ; FF_X27_Y164_N53     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2] ;
;   4.277 ;   -0.380 ;    ;      ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                    ;
; 4.277   ; 0.000    ;    ;      ;        ;                     ;           ; clock uncertainty                                                                                                                                                                          ;
; 4.362   ; 0.085    ;    ; uTh  ; 1      ; FF_X27_Y164_N53     ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[2] ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


Path #20: Removal slack is 0.416 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                               ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property           ; Value                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node          ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1] ;
; To Node            ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                            ;
; Launch Clock       ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Latch Clock        ; sys_clk_100mhz                                                                                                                                                                                                                                        ;
; Data Arrival Time  ; 4.778                                                                                                                                                                                                                                                 ;
; Data Required Time ; 4.362                                                                                                                                                                                                                                                 ;
; Slack              ; 0.416                                                                                                                                                                                                                                                 ;
+--------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.501 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.142       ; 73         ; 0.000 ; 3.142 ;
;    Cell                ;       ; 4     ; 1.135       ; 27         ; 0.000 ; 0.566 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.188       ; 38         ; 0.188 ; 0.188 ;
;    Cell                ;       ; 2     ; 0.104       ; 21         ; 0.000 ; 0.104 ;
;    uTco                ;       ; 1     ; 0.209       ; 42         ; 0.209 ; 0.209 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 3.414       ; 73         ; 0.000 ; 3.414 ;
;    Cell                ;       ; 4     ; 1.243       ; 27         ; 0.000 ; 0.566 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                     ;           ; launch edge time                                                                                                                                                                                                                                                         ;
; 4.277   ; 4.277   ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                                                                                                          ;
;   0.566 ;   0.566 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                                                                                                          ;
;   0.695 ;   0.129 ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                                                                                                            ;
;   0.695 ;   0.000 ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                                                                                               ;
;   1.135 ;   0.440 ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                                                                                              ;
;   4.277 ;   3.142 ; RR ; IC   ; 1      ; FF_X27_Y164_N10     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|clk                                                                                                                                            ;
;   4.277 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]                    ;
; 4.778   ; 0.501   ;    ;      ;        ;                     ;           ; data path                                                                                                                                                                                                                                                                ;
;   4.486 ;   0.209 ; RR ; uTco ; 1      ; FF_X27_Y164_N10     ;           ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q                                                                                                                                              ;
;   4.590 ;   0.104 ; RR ; CELL ; 4      ; FF_X27_Y164_N10     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_mlab/laboutt[6] ;
;   4.778 ;   0.188 ; RR ; IC   ; 1      ; FF_X27_Y164_N50     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1]|clrn                                                                                                                                                                                      ;
;   4.778 ;   0.000 ; RR ; CELL ; 1      ; FF_X27_Y164_N50     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1]                                                                               ;
+---------+---------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                     ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP     ; Element                                                                                                                                                                                    ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;           ; latch edge time                                                                                                                                                                            ;
; 4.277   ; 4.277    ;    ;      ;        ;                     ;           ; clock path                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;           ; source latency                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_AM10            ;           ; sys_clk                                                                                                                                                                                    ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|i                                                                                                                                                                            ;
;   0.566 ;   0.566  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input|o                                                                                                                                                                            ;
;   0.725 ;   0.159  ; RR ; CELL ; 1      ; IOIBUF_X148_Y16_N32 ;           ; sys_clk~input~io_48_lvds_tile_edge/ioclkin[0]                                                                                                                                              ;
;   0.725 ;   0.000  ; RR ; IC   ; 2      ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|inclk                                                                                                                                                                 ;
;   1.243 ;   0.518  ; RR ; CELL ; 19058  ; CLKCTRL_3A_G_I20    ;           ; sys_clk~inputCLKENA0|outclk                                                                                                                                                                ;
;   4.657 ;   3.414  ; RR ; IC   ; 1      ; FF_X27_Y164_N50     ; Low Power ; i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1]|clk                                                                                                         ;
;   4.657 ;   0.000  ; RR ; CELL ; 1      ; FF_X27_Y164_N50     ; Low Power ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1] ;
;   4.277 ;   -0.380 ;    ;      ;        ;                     ;           ; clock pessimism removed                                                                                                                                                                    ;
; 4.277   ; 0.000    ;    ;      ;        ;                     ;           ; clock uncertainty                                                                                                                                                                          ;
; 4.362   ; 0.085    ;    ; uTh  ; 1      ; FF_X27_Y164_N50     ;           ; system_bd:i_system_bd|system_bd_adi_jesd204_10_z5wjnwa:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_zs7in6a:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|avmm_read_cycles_cnt[1] ;
+---------+----------+----+------+--------+---------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

----------------------------
; Extra Fitter Information ;
----------------------------
HTML report is unavailable in plain text report export.


