// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a35t-cpg236-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.929929,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=0,HLS_SYN_FF=1294,HLS_SYN_LUT=4134,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        memory_address0,
        memory_ce0,
        memory_we0,
        memory_d0,
        memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 67'd1;
parameter    ap_ST_fsm_state2 = 67'd2;
parameter    ap_ST_fsm_state3 = 67'd4;
parameter    ap_ST_fsm_state4 = 67'd8;
parameter    ap_ST_fsm_state5 = 67'd16;
parameter    ap_ST_fsm_state6 = 67'd32;
parameter    ap_ST_fsm_state7 = 67'd64;
parameter    ap_ST_fsm_state8 = 67'd128;
parameter    ap_ST_fsm_state9 = 67'd256;
parameter    ap_ST_fsm_state10 = 67'd512;
parameter    ap_ST_fsm_state11 = 67'd1024;
parameter    ap_ST_fsm_state12 = 67'd2048;
parameter    ap_ST_fsm_state13 = 67'd4096;
parameter    ap_ST_fsm_state14 = 67'd8192;
parameter    ap_ST_fsm_state15 = 67'd16384;
parameter    ap_ST_fsm_state16 = 67'd32768;
parameter    ap_ST_fsm_state17 = 67'd65536;
parameter    ap_ST_fsm_state18 = 67'd131072;
parameter    ap_ST_fsm_state19 = 67'd262144;
parameter    ap_ST_fsm_state20 = 67'd524288;
parameter    ap_ST_fsm_state21 = 67'd1048576;
parameter    ap_ST_fsm_state22 = 67'd2097152;
parameter    ap_ST_fsm_state23 = 67'd4194304;
parameter    ap_ST_fsm_state24 = 67'd8388608;
parameter    ap_ST_fsm_state25 = 67'd16777216;
parameter    ap_ST_fsm_state26 = 67'd33554432;
parameter    ap_ST_fsm_state27 = 67'd67108864;
parameter    ap_ST_fsm_state28 = 67'd134217728;
parameter    ap_ST_fsm_state29 = 67'd268435456;
parameter    ap_ST_fsm_state30 = 67'd536870912;
parameter    ap_ST_fsm_state31 = 67'd1073741824;
parameter    ap_ST_fsm_state32 = 67'd2147483648;
parameter    ap_ST_fsm_state33 = 67'd4294967296;
parameter    ap_ST_fsm_state34 = 67'd8589934592;
parameter    ap_ST_fsm_state35 = 67'd17179869184;
parameter    ap_ST_fsm_state36 = 67'd34359738368;
parameter    ap_ST_fsm_state37 = 67'd68719476736;
parameter    ap_ST_fsm_state38 = 67'd137438953472;
parameter    ap_ST_fsm_state39 = 67'd274877906944;
parameter    ap_ST_fsm_state40 = 67'd549755813888;
parameter    ap_ST_fsm_state41 = 67'd1099511627776;
parameter    ap_ST_fsm_state42 = 67'd2199023255552;
parameter    ap_ST_fsm_state43 = 67'd4398046511104;
parameter    ap_ST_fsm_state44 = 67'd8796093022208;
parameter    ap_ST_fsm_state45 = 67'd17592186044416;
parameter    ap_ST_fsm_state46 = 67'd35184372088832;
parameter    ap_ST_fsm_state47 = 67'd70368744177664;
parameter    ap_ST_fsm_state48 = 67'd140737488355328;
parameter    ap_ST_fsm_state49 = 67'd281474976710656;
parameter    ap_ST_fsm_state50 = 67'd562949953421312;
parameter    ap_ST_fsm_state51 = 67'd1125899906842624;
parameter    ap_ST_fsm_state52 = 67'd2251799813685248;
parameter    ap_ST_fsm_state53 = 67'd4503599627370496;
parameter    ap_ST_fsm_state54 = 67'd9007199254740992;
parameter    ap_ST_fsm_state55 = 67'd18014398509481984;
parameter    ap_ST_fsm_state56 = 67'd36028797018963968;
parameter    ap_ST_fsm_state57 = 67'd72057594037927936;
parameter    ap_ST_fsm_state58 = 67'd144115188075855872;
parameter    ap_ST_fsm_state59 = 67'd288230376151711744;
parameter    ap_ST_fsm_state60 = 67'd576460752303423488;
parameter    ap_ST_fsm_state61 = 67'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 67'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 67'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 67'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 67'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 67'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 67'd73786976294838206464;

input   ap_clk;
input   ap_rst;
output  [16:0] memory_address0;
output   memory_ce0;
output   memory_we0;
output  [31:0] memory_d0;
input  [31:0] memory_q0;
output  [0:0] error;

reg[16:0] memory_address0;
reg memory_ce0;
reg memory_we0;
reg[31:0] memory_d0;

reg   [31:0] p_pc;
reg   [0:0] p_error;
reg   [4:0] xreg_address0;
reg    xreg_ce0;
reg    xreg_we0;
reg   [31:0] xreg_d0;
wire   [31:0] xreg_q0;
reg   [4:0] xreg_address1;
reg    xreg_ce1;
reg    xreg_we1;
reg   [31:0] xreg_d1;
wire   [31:0] xreg_q1;
reg   [1:0] reg_1256;
(* fsm_encoding = "none" *) reg   [66:0] ap_CS_fsm;
wire    ap_CS_fsm_state2;
wire   [6:0] op_code_fu_1307_p1;
wire   [2:0] funct3_fu_1311_p4;
reg   [31:0] reg_1260;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state33;
reg   [2:0] funct3_reg_2978;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state38;
reg   [31:0] reg_1265;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state59;
reg   [31:0] p_pc_load_reg_2862;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln31_fu_1277_p2;
reg   [0:0] icmp_ln31_reg_2870;
wire   [0:0] or_ln31_fu_1302_p2;
reg   [0:0] or_ln31_reg_2925;
reg   [6:0] op_code_reg_2974;
wire  signed [11:0] funct12_fu_1331_p4;
reg  signed [11:0] funct12_reg_2985;
wire  signed [31:0] sext_ln41_fu_1341_p1;
reg  signed [31:0] sext_ln41_reg_2991;
wire  signed [18:0] sext_ln41_1_fu_1345_p1;
reg  signed [18:0] sext_ln41_1_reg_3002;
wire   [4:0] rs1_fu_1349_p4;
reg   [4:0] rs1_reg_3011;
wire   [4:0] rs2_fu_1359_p4;
reg   [4:0] rs2_reg_3016;
wire   [4:0] rd_fu_1369_p4;
reg   [4:0] rd_reg_3026;
wire  signed [31:0] sext_ln45_fu_1429_p1;
reg  signed [31:0] sext_ln45_reg_3058;
wire  signed [31:0] sext_ln48_fu_1475_p1;
reg  signed [31:0] sext_ln48_reg_3063;
wire  signed [31:0] imm_S_fu_1479_p5;
reg  signed [31:0] imm_S_reg_3068;
reg   [1:0] imm_S_cast_reg_3079;
wire   [31:0] imm_U_fu_1511_p3;
reg   [31:0] imm_U_reg_3085;
wire   [0:0] icmp_ln206_fu_1519_p2;
wire   [6:0] funct7_fu_1321_p4;
wire   [0:0] icmp_ln319_fu_1770_p2;
reg   [0:0] icmp_ln319_reg_3339;
wire    ap_CS_fsm_state3;
wire   [0:0] or_ln319_fu_1775_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] or_ln319_1_fu_1779_p2;
wire   [31:0] or_ln298_fu_1783_p2;
reg   [31:0] or_ln298_reg_3355;
wire    ap_CS_fsm_state7;
wire   [4:0] trunc_ln289_fu_1793_p1;
reg   [4:0] trunc_ln289_reg_3360;
wire   [31:0] ashr_ln289_fu_1800_p2;
reg   [31:0] ashr_ln289_reg_3365;
wire    ap_CS_fsm_state10;
wire   [4:0] trunc_ln286_fu_1810_p1;
reg   [4:0] trunc_ln286_reg_3370;
wire   [31:0] lshr_ln286_fu_1817_p2;
reg   [31:0] lshr_ln286_reg_3375;
wire    ap_CS_fsm_state13;
wire   [31:0] xor_ln278_fu_1827_p2;
reg   [31:0] xor_ln278_reg_3380;
wire    ap_CS_fsm_state15;
wire   [0:0] grp_fu_1222_p2;
reg   [0:0] icmp_ln267_reg_3385;
wire    ap_CS_fsm_state17;
wire   [0:0] grp_fu_1228_p2;
reg   [0:0] icmp_ln256_reg_3390;
wire    ap_CS_fsm_state19;
wire   [4:0] trunc_ln249_fu_1853_p1;
reg   [4:0] trunc_ln249_reg_3395;
wire   [31:0] shl_ln249_fu_1860_p2;
reg   [31:0] shl_ln249_reg_3400;
wire    ap_CS_fsm_state22;
wire   [31:0] sub_ln240_fu_1870_p2;
reg   [31:0] sub_ln240_reg_3405;
wire    ap_CS_fsm_state24;
wire   [31:0] add_ln236_fu_1880_p2;
reg   [31:0] add_ln236_reg_3410;
wire    ap_CS_fsm_state26;
wire   [31:0] and_ln305_fu_1890_p2;
reg   [31:0] and_ln305_reg_3415;
wire    ap_CS_fsm_state28;
wire   [31:0] shl_ln207_fu_1903_p2;
reg   [31:0] shl_ln207_reg_3420;
wire    ap_CS_fsm_state31;
wire   [0:0] icmp_ln190_fu_1913_p2;
reg   [0:0] icmp_ln190_reg_3425;
wire   [0:0] icmp_ln183_fu_1918_p2;
reg   [0:0] icmp_ln183_reg_3430;
wire   [31:0] ashr_ln218_fu_1982_p2;
reg   [31:0] ashr_ln218_reg_3435;
wire    ap_CS_fsm_state36;
wire   [31:0] lshr_ln215_fu_1995_p2;
reg   [31:0] lshr_ln215_reg_3440;
wire    ap_CS_fsm_state39;
wire   [18:0] add_ln170_1_fu_2025_p2;
reg   [18:0] add_ln170_1_reg_3445;
wire    ap_CS_fsm_state41;
reg   [0:0] tmp_12_reg_3450;
reg   [16:0] trunc_ln170_4_reg_3455;
wire    ap_CS_fsm_state42;
wire   [16:0] select_ln170_fu_2074_p3;
reg   [16:0] select_ln170_reg_3465;
wire   [1:0] add_ln163_2_fu_2102_p2;
reg   [1:0] add_ln163_2_reg_3470;
wire    ap_CS_fsm_state44;
wire   [1:0] trunc_ln163_5_fu_2113_p1;
reg   [1:0] trunc_ln163_5_reg_3475;
wire   [18:0] add_ln163_1_fu_2117_p2;
reg   [18:0] add_ln163_1_reg_3480;
reg   [0:0] tmp_10_reg_3485;
reg   [16:0] trunc_ln163_2_reg_3491;
wire   [1:0] add_ln156_2_fu_2159_p2;
reg   [1:0] add_ln156_2_reg_3496;
wire   [1:0] trunc_ln156_5_fu_2170_p1;
reg   [1:0] trunc_ln156_5_reg_3501;
wire   [18:0] add_ln156_1_fu_2174_p2;
reg   [18:0] add_ln156_1_reg_3506;
reg   [0:0] tmp_9_reg_3511;
reg   [16:0] trunc_ln156_2_reg_3517;
wire   [16:0] pos_5_fu_2219_p3;
reg   [16:0] pos_5_reg_3522;
wire    ap_CS_fsm_state45;
wire   [2:0] select_ln164_fu_2251_p3;
reg   [2:0] select_ln164_reg_3527;
wire   [16:0] pos_4_fu_2283_p3;
reg   [16:0] pos_4_reg_3537;
wire   [2:0] select_ln157_fu_2315_p3;
reg   [2:0] select_ln157_reg_3542;
reg   [16:0] memory_addr_7_reg_3552;
wire    ap_CS_fsm_state46;
wire   [15:0] trunc_ln166_fu_2330_p1;
reg   [15:0] trunc_ln166_reg_3557;
reg   [16:0] memory_addr_6_reg_3562;
wire   [7:0] trunc_ln159_fu_2338_p1;
reg   [7:0] trunc_ln159_reg_3567;
wire   [31:0] or_ln166_fu_2388_p2;
reg   [31:0] or_ln166_reg_3572;
wire    ap_CS_fsm_state47;
wire   [31:0] or_ln159_fu_2440_p2;
reg   [31:0] or_ln159_reg_3577;
wire   [1:0] add_ln142_1_fu_2503_p2;
reg   [1:0] add_ln142_1_reg_3582;
wire    ap_CS_fsm_state49;
reg   [16:0] lshr_ln4_reg_3587;
wire   [1:0] add_ln135_1_fu_2532_p2;
reg   [1:0] add_ln135_1_reg_3592;
reg   [16:0] lshr_ln3_reg_3597;
wire    ap_CS_fsm_state50;
wire   [15:0] result_3_fu_2573_p1;
reg   [15:0] result_3_reg_3612;
wire    ap_CS_fsm_state52;
wire   [7:0] result_2_fu_2594_p1;
reg   [7:0] result_2_reg_3617;
wire   [18:0] add_ln132_1_fu_2615_p2;
reg   [18:0] add_ln132_1_reg_3622;
wire    ap_CS_fsm_state53;
reg   [0:0] tmp_7_reg_3627;
reg   [16:0] trunc_ln132_3_reg_3632;
wire   [16:0] select_ln132_fu_2659_p3;
reg   [16:0] select_ln132_reg_3637;
wire    ap_CS_fsm_state54;
wire    ap_CS_fsm_state55;
wire   [1:0] add_ln125_1_fu_2686_p2;
reg   [1:0] add_ln125_1_reg_3647;
wire    ap_CS_fsm_state57;
reg   [16:0] lshr_ln2_reg_3652;
wire   [1:0] add_ln118_1_fu_2715_p2;
reg   [1:0] add_ln118_1_reg_3657;
reg   [16:0] lshr_ln1_reg_3662;
wire    ap_CS_fsm_state58;
wire   [15:0] result_1_fu_2756_p1;
reg   [15:0] result_1_reg_3677;
wire    ap_CS_fsm_state60;
wire   [7:0] result_fu_2777_p1;
reg   [7:0] result_reg_3682;
reg   [0:0] icmp_ln105_reg_3687;
wire    ap_CS_fsm_state61;
reg   [0:0] icmp_ln99_reg_3691;
reg   [0:0] icmp_ln93_reg_3695;
reg   [0:0] icmp_ln87_reg_3699;
wire   [0:0] grp_fu_1246_p2;
reg   [0:0] icmp_ln81_reg_3703;
reg   [0:0] icmp_ln75_reg_3707;
wire    ap_CS_fsm_state64;
wire   [31:0] add_ln69_fu_2825_p2;
reg   [31:0] add_ln69_reg_3716;
wire    ap_CS_fsm_state65;
reg   [0:0] ap_phi_mux_p_error_flag_16_phi_fu_923_p102;
reg   [0:0] p_error_flag_16_reg_919;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state48;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
reg   [0:0] ap_phi_mux_p_error_loc_16_phi_fu_1045_p102;
reg   [0:0] p_error_loc_16_reg_1041;
reg   [0:0] ap_phi_mux_p_error_flag_17_phi_fu_1166_p18;
reg   [0:0] p_error_flag_17_reg_1163;
wire    ap_CS_fsm_state66;
reg   [0:0] ap_phi_mux_p_error_loc_17_phi_fu_1190_p18;
reg   [0:0] p_error_loc_17_reg_1187;
wire   [63:0] zext_ln36_fu_1293_p1;
wire   [63:0] zext_ln298_fu_1525_p1;
wire   [63:0] zext_ln298_1_fu_1530_p1;
wire   [63:0] zext_ln289_fu_1535_p1;
wire   [63:0] zext_ln289_1_fu_1540_p1;
wire   [63:0] zext_ln286_1_fu_1550_p1;
wire   [63:0] zext_ln286_fu_1545_p1;
wire   [63:0] zext_ln278_fu_1555_p1;
wire   [63:0] zext_ln278_1_fu_1560_p1;
wire   [63:0] zext_ln267_fu_1565_p1;
wire   [63:0] zext_ln267_1_fu_1570_p1;
wire   [63:0] zext_ln256_fu_1575_p1;
wire   [63:0] zext_ln256_1_fu_1580_p1;
wire   [63:0] zext_ln249_1_fu_1590_p1;
wire   [63:0] zext_ln249_fu_1585_p1;
wire   [63:0] zext_ln240_fu_1595_p1;
wire   [63:0] zext_ln240_1_fu_1600_p1;
wire   [63:0] zext_ln236_fu_1605_p1;
wire   [63:0] zext_ln236_1_fu_1610_p1;
wire   [63:0] zext_ln305_fu_1615_p1;
wire   [63:0] zext_ln305_1_fu_1620_p1;
wire   [63:0] zext_ln207_fu_1625_p1;
wire   [63:0] zext_ln203_fu_1630_p1;
wire   [63:0] zext_ln200_fu_1635_p1;
wire   [63:0] zext_ln197_fu_1640_p1;
wire   [63:0] zext_ln190_fu_1645_p1;
wire   [63:0] zext_ln183_fu_1650_p1;
wire   [63:0] zext_ln180_fu_1655_p1;
wire   [63:0] zext_ln218_fu_1660_p1;
wire   [63:0] zext_ln215_fu_1665_p1;
wire   [63:0] zext_ln170_1_fu_1670_p1;
wire   [63:0] zext_ln163_fu_1675_p1;
wire   [63:0] zext_ln156_fu_1680_p1;
wire   [63:0] zext_ln142_fu_1685_p1;
wire   [63:0] zext_ln135_fu_1690_p1;
wire   [63:0] zext_ln132_fu_1695_p1;
wire   [63:0] zext_ln125_fu_1700_p1;
wire   [63:0] zext_ln118_fu_1705_p1;
wire   [63:0] zext_ln105_fu_1710_p1;
wire   [63:0] zext_ln105_1_fu_1715_p1;
wire   [63:0] zext_ln99_fu_1720_p1;
wire   [63:0] zext_ln99_1_fu_1725_p1;
wire   [63:0] zext_ln93_fu_1730_p1;
wire   [63:0] zext_ln93_1_fu_1735_p1;
wire   [63:0] zext_ln87_fu_1740_p1;
wire   [63:0] zext_ln87_1_fu_1745_p1;
wire   [63:0] zext_ln81_fu_1750_p1;
wire   [63:0] zext_ln81_1_fu_1755_p1;
wire   [63:0] zext_ln75_fu_1760_p1;
wire   [63:0] zext_ln75_1_fu_1765_p1;
wire   [63:0] zext_ln298_2_fu_1789_p1;
wire   [63:0] zext_ln289_2_fu_1806_p1;
wire   [63:0] zext_ln286_2_fu_1823_p1;
wire   [63:0] zext_ln278_2_fu_1833_p1;
wire   [63:0] zext_ln268_fu_1837_p1;
wire   [63:0] zext_ln257_fu_1845_p1;
wire   [63:0] zext_ln249_2_fu_1866_p1;
wire   [63:0] zext_ln240_2_fu_1876_p1;
wire   [63:0] zext_ln236_2_fu_1886_p1;
wire   [63:0] zext_ln305_2_fu_1896_p1;
wire   [63:0] zext_ln207_2_fu_1909_p1;
wire   [63:0] zext_ln203_1_fu_1929_p1;
wire   [63:0] zext_ln200_1_fu_1939_p1;
wire   [63:0] zext_ln197_1_fu_1949_p1;
wire   [63:0] zext_ln191_fu_1953_p1;
wire   [63:0] zext_ln184_fu_1961_p1;
wire   [63:0] zext_ln180_1_fu_1975_p1;
wire   [63:0] zext_ln218_2_fu_1988_p1;
wire   [63:0] zext_ln215_2_fu_2001_p1;
wire   [63:0] zext_ln170_fu_2049_p1;
wire   [63:0] zext_ln170_3_fu_2080_p1;
wire   [63:0] zext_ln166_1_fu_2258_p1;
wire   [63:0] zext_ln159_1_fu_2322_p1;
wire   [63:0] zext_ln166_fu_2326_p1;
wire   [63:0] zext_ln159_fu_2334_p1;
wire   [63:0] zext_ln145_1_fu_2450_p1;
wire   [63:0] zext_ln138_1_fu_2458_p1;
wire   [63:0] zext_ln128_fu_2466_p1;
wire   [63:0] zext_ln121_fu_2474_p1;
wire   [63:0] zext_ln143_fu_2548_p1;
wire   [63:0] zext_ln136_fu_2552_p1;
wire   [63:0] zext_ln132_3_fu_2665_p1;
wire   [63:0] zext_ln132_2_fu_2669_p1;
wire   [63:0] zext_ln126_fu_2731_p1;
wire   [63:0] zext_ln119_fu_2735_p1;
wire   [63:0] zext_ln68_fu_2817_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln69_fu_2821_p1;
wire   [63:0] zext_ln63_fu_2835_p1;
wire   [63:0] zext_ln60_fu_2854_p1;
wire   [63:0] zext_ln57_fu_2858_p1;
wire   [31:0] add_ln64_fu_2839_p2;
wire   [31:0] grp_fu_1252_p2;
wire   [31:0] grp_fu_1239_p2;
wire   [31:0] zext_ln267_2_fu_1841_p1;
wire   [31:0] zext_ln256_2_fu_1849_p1;
wire   [31:0] and_ln203_fu_1923_p2;
wire   [31:0] or_ln200_fu_1933_p2;
wire   [31:0] xor_ln197_fu_1943_p2;
wire   [31:0] zext_ln190_1_fu_1957_p1;
wire   [31:0] zext_ln183_1_fu_1965_p1;
wire   [31:0] add_ln180_fu_1969_p2;
wire   [31:0] zext_ln145_fu_2446_p1;
wire   [31:0] zext_ln138_fu_2454_p1;
wire  signed [31:0] sext_ln128_fu_2462_p1;
wire  signed [31:0] sext_ln121_fu_2470_p1;
wire   [31:0] add_ln60_fu_2849_p2;
wire   [1:0] trunc_ln31_fu_1273_p1;
wire   [16:0] lshr_ln_fu_1283_p4;
wire   [0:0] tmp_3_fu_1407_p3;
wire   [0:0] tmp_2_fu_1399_p3;
wire   [5:0] tmp_1_fu_1389_p4;
wire   [3:0] tmp_fu_1379_p4;
wire   [12:0] imm_B_fu_1415_p6;
wire   [7:0] tmp_6_fu_1451_p4;
wire   [0:0] tmp_5_fu_1443_p3;
wire   [9:0] tmp_4_fu_1433_p4;
wire   [20:0] imm_J_fu_1461_p6;
wire   [19:0] tmp_8_fu_1501_p4;
wire   [31:0] zext_ln289_3_fu_1797_p1;
wire   [31:0] zext_ln286_3_fu_1814_p1;
wire   [31:0] zext_ln249_3_fu_1857_p1;
wire   [31:0] zext_ln207_1_fu_1900_p1;
wire   [31:0] zext_ln218_1_fu_1979_p1;
wire   [31:0] zext_ln215_1_fu_1992_p1;
wire   [33:0] zext_ln170_2_fu_2005_p1;
wire  signed [33:0] sext_ln170_fu_2009_p1;
wire   [18:0] trunc_ln170_1_fu_2015_p1;
wire   [18:0] trunc_ln170_fu_2012_p1;
wire   [33:0] add_ln170_fu_2019_p2;
wire   [18:0] sub_ln170_fu_2053_p2;
wire   [16:0] trunc_ln170_3_fu_2058_p4;
wire   [16:0] sub_ln170_1_fu_2068_p2;
wire   [1:0] trunc_ln163_fu_2084_p1;
wire   [33:0] zext_ln163_1_fu_2088_p1;
wire  signed [33:0] sext_ln163_fu_2092_p1;
wire   [31:0] grp_fu_1234_p2;
wire   [18:0] trunc_ln163_4_fu_2098_p1;
wire   [18:0] trunc_ln163_3_fu_2095_p1;
wire   [33:0] add_ln163_fu_2107_p2;
wire   [1:0] trunc_ln156_fu_2141_p1;
wire   [33:0] zext_ln156_1_fu_2145_p1;
wire  signed [33:0] sext_ln156_fu_2149_p1;
wire   [18:0] trunc_ln156_4_fu_2155_p1;
wire   [18:0] trunc_ln156_3_fu_2152_p1;
wire   [33:0] add_ln156_fu_2164_p2;
wire   [18:0] sub_ln163_fu_2198_p2;
wire   [16:0] trunc_ln163_1_fu_2203_p4;
wire   [16:0] sub_ln163_1_fu_2213_p2;
wire   [1:0] sub_ln164_fu_2225_p2;
wire   [2:0] p_and_t3_fu_2230_p3;
wire   [2:0] sub_ln164_1_fu_2238_p2;
wire   [2:0] tmp_11_fu_2244_p3;
wire   [18:0] sub_ln156_fu_2262_p2;
wire   [16:0] trunc_ln156_1_fu_2267_p4;
wire   [16:0] sub_ln156_1_fu_2277_p2;
wire   [1:0] sub_ln157_fu_2289_p2;
wire   [2:0] p_and_t_fu_2294_p3;
wire   [2:0] sub_ln157_1_fu_2302_p2;
wire   [2:0] tmp_s_fu_2308_p3;
wire   [5:0] offset_1_fu_2342_p3;
wire  signed [31:0] sext_ln164_fu_2349_p1;
wire   [31:0] mask_1_fu_2353_p2;
wire   [31:0] xor_ln166_fu_2359_p2;
wire   [32:0] zext_ln166_2_fu_2371_p1;
wire   [32:0] zext_ln166_3_fu_2374_p1;
wire   [32:0] shl_ln166_fu_2378_p2;
wire   [31:0] trunc_ln166_1_fu_2384_p1;
wire   [31:0] and_ln166_fu_2365_p2;
wire   [5:0] offset_fu_2394_p3;
wire  signed [31:0] sext_ln157_fu_2401_p1;
wire   [31:0] mask_fu_2405_p2;
wire   [31:0] xor_ln159_fu_2411_p2;
wire   [32:0] zext_ln159_2_fu_2423_p1;
wire   [32:0] zext_ln159_3_fu_2426_p1;
wire   [32:0] shl_ln159_fu_2430_p2;
wire   [31:0] trunc_ln159_1_fu_2436_p1;
wire   [31:0] and_ln159_fu_2417_p2;
wire   [18:0] trunc_ln142_fu_2490_p1;
wire   [1:0] trunc_ln142_2_fu_2494_p1;
wire   [18:0] pos_3_fu_2498_p2;
wire   [18:0] trunc_ln135_fu_2519_p1;
wire   [1:0] trunc_ln135_2_fu_2523_p1;
wire   [18:0] pos_2_fu_2527_p2;
wire   [4:0] shl_ln3_fu_2556_p3;
wire   [31:0] zext_ln144_fu_2563_p1;
wire   [31:0] lshr_ln144_fu_2567_p2;
wire   [4:0] shl_ln2_fu_2577_p3;
wire   [31:0] zext_ln137_fu_2584_p1;
wire   [31:0] lshr_ln137_fu_2588_p2;
wire   [33:0] zext_ln132_1_fu_2598_p1;
wire  signed [33:0] sext_ln132_fu_2602_p1;
wire   [18:0] trunc_ln132_fu_2605_p1;
wire   [33:0] add_ln132_fu_2609_p2;
wire   [18:0] sub_ln132_fu_2638_p2;
wire   [16:0] trunc_ln132_2_fu_2643_p4;
wire   [16:0] sub_ln132_1_fu_2653_p2;
wire   [18:0] trunc_ln125_fu_2673_p1;
wire   [1:0] trunc_ln125_2_fu_2677_p1;
wire   [18:0] pos_1_fu_2681_p2;
wire   [18:0] trunc_ln118_fu_2702_p1;
wire   [1:0] trunc_ln118_2_fu_2706_p1;
wire   [18:0] pos_fu_2710_p2;
wire   [4:0] shl_ln1_fu_2739_p3;
wire   [31:0] zext_ln127_fu_2746_p1;
wire   [31:0] lshr_ln127_fu_2750_p2;
wire   [4:0] shl_ln_fu_2760_p3;
wire   [31:0] zext_ln120_fu_2767_p1;
wire   [31:0] lshr_ln120_fu_2771_p2;
reg   [66:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 p_pc = 32'd0;
#0 p_error = 1'd0;
#0 ap_CS_fsm = 67'd1;
end

processor_xreg_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
xreg_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(xreg_address0),
    .ce0(xreg_ce0),
    .we0(xreg_we0),
    .d0(xreg_d0),
    .q0(xreg_q0),
    .address1(xreg_address1),
    .ce1(xreg_ce1),
    .we1(xreg_we1),
    .d1(xreg_d1),
    .q1(xreg_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        p_pc <= 32'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state48) & ((((((((((icmp_ln99_reg_3691 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd7))) | ((icmp_ln93_reg_3695 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd5))) | ((icmp_ln87_reg_3699 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd4))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd3))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd2))) | (~(funct3_reg_2978 == 3'd1) & ~(funct3_reg_2978 == 3'd5) & ~(funct3_reg_2978 == 3'd4) & ~(funct3_reg_2978 == 3'd6) & ~(funct3_reg_2978 == 3'd7) & (icmp_ln75_reg_3707 == 1'd0) & (op_code_reg_2974 == 7'd99))) | ((icmp_ln81_reg_3703 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd1))) | (~(op_code_reg_2974 == 7'd103) & ~(op_code_reg_2974 == 7'd99) & ~(op_code_reg_2974 == 7'd111))))) begin
            p_pc <= grp_fu_1239_p2;
        end else if ((((icmp_ln75_reg_3707 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd0)) | ((icmp_ln81_reg_3703 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd1)) | ((icmp_ln87_reg_3699 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd4)) | ((icmp_ln93_reg_3695 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd5)) | ((icmp_ln99_reg_3691 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd7)))) begin
            p_pc <= grp_fu_1252_p2;
        end else if ((1'b1 == ap_CS_fsm_state66)) begin
            p_pc <= add_ln69_reg_3716;
        end else if (((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
            p_pc <= add_ln64_fu_2839_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7)) | ((icmp_ln75_reg_3707 == 1'd0) & (1'b1 
    == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd0)) | ((icmp_ln81_reg_3703 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd1)) | ((icmp_ln87_reg_3699 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd4)) | ((icmp_ln93_reg_3695 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd5)) | ((icmp_ln99_reg_3691 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd15)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 
    == 3'd4)))) begin
        p_error_flag_16_reg_919 <= icmp_ln31_reg_2870;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_flag_16_reg_919 <= or_ln319_fu_1775_p2;
    end else if (((~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd4) & ~(funct3_fu_1311_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd3)) | (~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd35)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd115) & ~(op_code_fu_1307_p1 == 7'd15) & ~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 
    7'd51) & ~(op_code_fu_1307_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99)) | ((funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd99)))))) begin
        p_error_flag_16_reg_919 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & ((((((((((icmp_ln99_reg_3691 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd7))) | ((icmp_ln93_reg_3695 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd5))) | ((icmp_ln87_reg_3699 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd4))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd3))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd2))) | (~(funct3_reg_2978 == 3'd1) & ~(funct3_reg_2978 == 3'd5) & ~(funct3_reg_2978 == 3'd4) & ~(funct3_reg_2978 == 3'd6) & ~(funct3_reg_2978 == 3'd7) & (icmp_ln75_reg_3707 == 1'd0) & (op_code_reg_2974 == 7'd99))) | ((icmp_ln81_reg_3703 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd1))) | (~(op_code_reg_2974 == 7'd103) & ~(op_code_reg_2974 == 7'd99) & ~(op_code_reg_2974 == 7'd111))))) begin
        p_error_flag_17_reg_1163 <= ap_phi_mux_p_error_flag_16_phi_fu_923_p102;
    end else if (((1'b1 == ap_CS_fsm_state66) | ((icmp_ln75_reg_3707 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd0)) | ((icmp_ln81_reg_3703 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd1)) | ((icmp_ln87_reg_3699 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd4)) | ((icmp_ln93_reg_3695 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd5)) | ((icmp_ln99_reg_3691 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67)))) begin
        p_error_flag_17_reg_1163 <= icmp_ln31_reg_2870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state56) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7)) | ((icmp_ln75_reg_3707 == 1'd0) & (1'b1 
    == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd0)) | ((icmp_ln81_reg_3703 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd1)) | ((icmp_ln87_reg_3699 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd4)) | ((icmp_ln93_reg_3695 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd5)) | ((icmp_ln99_reg_3691 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4)))) begin
        p_error_loc_16_reg_1041 <= or_ln31_reg_2925;
    end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd15))) begin
        p_error_loc_16_reg_1041 <= or_ln31_fu_1302_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        p_error_loc_16_reg_1041 <= or_ln319_1_fu_1779_p2;
    end else if (((~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd4) & ~(funct3_fu_1311_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd3)) | (~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd35)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | (~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd115) & ~(op_code_fu_1307_p1 == 7'd15) & ~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 
    7'd51) & ~(op_code_fu_1307_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99)) | ((funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd99)))))) begin
        p_error_loc_16_reg_1041 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & ((((((((((icmp_ln99_reg_3691 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd7))) | ((icmp_ln93_reg_3695 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd5))) | ((icmp_ln87_reg_3699 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd4))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd3))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd2))) | (~(funct3_reg_2978 == 3'd1) & ~(funct3_reg_2978 == 3'd5) & ~(funct3_reg_2978 == 3'd4) & ~(funct3_reg_2978 == 3'd6) & ~(funct3_reg_2978 == 3'd7) & (icmp_ln75_reg_3707 == 1'd0) & (op_code_reg_2974 == 7'd99))) | ((icmp_ln81_reg_3703 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd1))) | (~(op_code_reg_2974 == 7'd103) & ~(op_code_reg_2974 == 7'd99) & ~(op_code_reg_2974 == 7'd111))))) begin
        p_error_loc_17_reg_1187 <= ap_phi_mux_p_error_loc_16_phi_fu_1045_p102;
    end else if (((1'b1 == ap_CS_fsm_state66) | ((icmp_ln75_reg_3707 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd0)) | ((icmp_ln81_reg_3703 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd1)) | ((icmp_ln87_reg_3699 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd4)) | ((icmp_ln93_reg_3695 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd5)) | ((icmp_ln99_reg_3691 == 1'd1) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd0) & (1'b1 == ap_CS_fsm_state62) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67)))) begin
        p_error_loc_17_reg_1187 <= or_ln31_reg_2925;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd6)) | ((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd7)))) begin
        reg_1260 <= xreg_q0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        reg_1260 <= xreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (funct3_reg_2978 == 3'd0))) begin
        add_ln118_1_reg_3657 <= add_ln118_1_fu_2715_p2;
        lshr_ln1_reg_3662 <= {{pos_fu_2710_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state57) & (funct3_reg_2978 == 3'd1))) begin
        add_ln125_1_reg_3647 <= add_ln125_1_fu_2686_p2;
        lshr_ln2_reg_3652 <= {{pos_1_fu_2681_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        add_ln132_1_reg_3622 <= add_ln132_1_fu_2615_p2;
        tmp_7_reg_3627 <= add_ln132_fu_2609_p2[32'd33];
        trunc_ln132_3_reg_3632 <= {{add_ln132_1_fu_2615_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (funct3_reg_2978 == 3'd4))) begin
        add_ln135_1_reg_3592 <= add_ln135_1_fu_2532_p2;
        lshr_ln3_reg_3597 <= {{pos_2_fu_2527_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (funct3_reg_2978 == 3'd5))) begin
        add_ln142_1_reg_3582 <= add_ln142_1_fu_2503_p2;
        lshr_ln4_reg_3587 <= {{pos_3_fu_2498_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2978 == 3'd0))) begin
        add_ln156_1_reg_3506 <= add_ln156_1_fu_2174_p2;
        add_ln156_2_reg_3496 <= add_ln156_2_fu_2159_p2;
        tmp_9_reg_3511 <= add_ln156_fu_2164_p2[32'd33];
        trunc_ln156_2_reg_3517 <= {{add_ln156_1_fu_2174_p2[18:2]}};
        trunc_ln156_5_reg_3501 <= trunc_ln156_5_fu_2170_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state44) & (funct3_reg_2978 == 3'd1))) begin
        add_ln163_1_reg_3480 <= add_ln163_1_fu_2117_p2;
        add_ln163_2_reg_3470 <= add_ln163_2_fu_2102_p2;
        tmp_10_reg_3485 <= add_ln163_fu_2107_p2[32'd33];
        trunc_ln163_2_reg_3491 <= {{add_ln163_1_fu_2117_p2[18:2]}};
        trunc_ln163_5_reg_3475 <= trunc_ln163_5_fu_2113_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        add_ln170_1_reg_3445 <= add_ln170_1_fu_2025_p2;
        tmp_12_reg_3450 <= add_ln170_fu_2019_p2[32'd33];
        trunc_ln170_4_reg_3455 <= {{add_ln170_1_fu_2025_p2[18:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln236_reg_3410 <= add_ln236_fu_1880_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        add_ln69_reg_3716 <= add_ln69_fu_2825_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        and_ln305_reg_3415 <= and_ln305_fu_1890_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        ashr_ln218_reg_3435 <= ashr_ln218_fu_1982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        ashr_ln289_reg_3365 <= ashr_ln289_fu_1800_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct12_reg_2985 <= {{memory_q0[31:20]}};
        funct3_reg_2978 <= {{memory_q0[14:12]}};
        imm_S_cast_reg_3079 <= {{memory_q0[8:7]}};
        imm_S_reg_3068 <= imm_S_fu_1479_p5;
        imm_U_reg_3085[31 : 12] <= imm_U_fu_1511_p3[31 : 12];
        op_code_reg_2974 <= op_code_fu_1307_p1;
        or_ln31_reg_2925 <= or_ln31_fu_1302_p2;
        rd_reg_3026 <= {{memory_q0[11:7]}};
        rs1_reg_3011 <= {{memory_q0[19:15]}};
        rs2_reg_3016 <= {{memory_q0[24:20]}};
        sext_ln41_1_reg_3002 <= sext_ln41_1_fu_1345_p1;
        sext_ln41_reg_2991 <= sext_ln41_fu_1341_p1;
        sext_ln45_reg_3058[31 : 1] <= sext_ln45_fu_1429_p1[31 : 1];
        sext_ln48_reg_3063[31 : 1] <= sext_ln48_fu_1475_p1[31 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd7))) begin
        icmp_ln105_reg_3687 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd2))) begin
        icmp_ln183_reg_3430 <= icmp_ln183_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) & (funct3_reg_2978 == 3'd3))) begin
        icmp_ln190_reg_3425 <= icmp_ln190_fu_1913_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        icmp_ln256_reg_3390 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln267_reg_3385 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln319_reg_3339 <= icmp_ln319_fu_1770_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln31_reg_2870 <= icmp_ln31_fu_1277_p2;
        p_pc_load_reg_2862 <= p_pc;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd0))) begin
        icmp_ln75_reg_3707 <= grp_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd1))) begin
        icmp_ln81_reg_3703 <= grp_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd4))) begin
        icmp_ln87_reg_3699 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd5))) begin
        icmp_ln93_reg_3695 <= grp_fu_1228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state61) & (funct3_reg_2978 == 3'd6))) begin
        icmp_ln99_reg_3691 <= grp_fu_1222_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        lshr_ln215_reg_3440 <= lshr_ln215_fu_1995_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lshr_ln286_reg_3375 <= lshr_ln286_fu_1817_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd0))) begin
        memory_addr_6_reg_3562 <= zext_ln159_fu_2334_p1;
        trunc_ln159_reg_3567 <= trunc_ln159_fu_2338_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd1))) begin
        memory_addr_7_reg_3552 <= zext_ln166_fu_2326_p1;
        trunc_ln166_reg_3557 <= trunc_ln166_fu_2330_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2978 == 3'd0))) begin
        or_ln159_reg_3577 <= or_ln159_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state47) & (funct3_reg_2978 == 3'd1))) begin
        or_ln166_reg_3572 <= or_ln166_fu_2388_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        or_ln298_reg_3355 <= or_ln298_fu_1783_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state48) & (ap_phi_mux_p_error_flag_17_phi_fu_1166_p18 == 1'd1))) begin
        p_error <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd0))) begin
        pos_4_reg_3537 <= pos_4_fu_2283_p3;
        select_ln157_reg_3542 <= select_ln157_fu_2315_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd1))) begin
        pos_5_reg_3522 <= pos_5_fu_2219_p3;
        select_ln164_reg_3527 <= select_ln164_fu_2251_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd3)))) begin
        reg_1256 <= {{memory_q0[21:20]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (funct3_reg_2978 == 3'd1)) | ((1'b1 == ap_CS_fsm_state59) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state51) & (funct3_reg_2978 == 3'd5)) | ((1'b1 == ap_CS_fsm_state51) & (funct3_reg_2978 == 3'd4)))) begin
        reg_1265 <= memory_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & (funct3_reg_2978 == 3'd1))) begin
        result_1_reg_3677 <= result_1_fu_2756_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2978 == 3'd4))) begin
        result_2_reg_3617 <= result_2_fu_2594_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) & (funct3_reg_2978 == 3'd5))) begin
        result_3_reg_3612 <= result_3_fu_2573_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) & (funct3_reg_2978 == 3'd0))) begin
        result_reg_3682 <= result_fu_2777_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        select_ln132_reg_3637 <= select_ln132_fu_2659_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        select_ln170_reg_3465 <= select_ln170_fu_2074_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        shl_ln207_reg_3420 <= shl_ln207_fu_1903_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        shl_ln249_reg_3400 <= shl_ln249_fu_1860_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        sub_ln240_reg_3405 <= sub_ln240_fu_1870_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        trunc_ln249_reg_3395 <= trunc_ln249_fu_1853_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        trunc_ln286_reg_3370 <= trunc_ln286_fu_1810_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        trunc_ln289_reg_3360 <= trunc_ln289_fu_1793_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        xor_ln278_reg_3380 <= xor_ln278_fu_1827_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4)))) begin
        ap_phi_mux_p_error_flag_16_phi_fu_923_p102 = icmp_ln31_reg_2870;
    end else begin
        ap_phi_mux_p_error_flag_16_phi_fu_923_p102 = p_error_flag_16_reg_919;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) & ((((((((((icmp_ln99_reg_3691 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd7))) | ((icmp_ln93_reg_3695 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd5))) | ((icmp_ln87_reg_3699 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd4))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd3))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd2))) | (~(funct3_reg_2978 == 3'd1) & ~(funct3_reg_2978 == 3'd5) & ~(funct3_reg_2978 == 3'd4) & ~(funct3_reg_2978 == 3'd6) & ~(funct3_reg_2978 == 3'd7) & (icmp_ln75_reg_3707 == 1'd0) & (op_code_reg_2974 == 7'd99))) | ((icmp_ln81_reg_3703 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd1))) | (~(op_code_reg_2974 == 7'd103) & ~(op_code_reg_2974 == 7'd99) & ~(op_code_reg_2974 == 7'd111))))) begin
        ap_phi_mux_p_error_flag_17_phi_fu_1166_p18 = ap_phi_mux_p_error_flag_16_phi_fu_923_p102;
    end else begin
        ap_phi_mux_p_error_flag_17_phi_fu_1166_p18 = p_error_flag_17_reg_1163;
    end
end

always @ (*) begin
    if ((((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4)))) begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p102 = or_ln31_reg_2925;
    end else begin
        ap_phi_mux_p_error_loc_16_phi_fu_1045_p102 = p_error_loc_16_reg_1041;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state48) & ((((((((((icmp_ln99_reg_3691 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd6)) | ((icmp_ln105_reg_3687 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd7))) | ((icmp_ln93_reg_3695 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd5))) | ((icmp_ln87_reg_3699 == 1'd0) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd4))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd3))) | ((op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd2))) | (~(funct3_reg_2978 == 3'd1) & ~(funct3_reg_2978 == 3'd5) & ~(funct3_reg_2978 == 3'd4) & ~(funct3_reg_2978 == 3'd6) & ~(funct3_reg_2978 == 3'd7) & (icmp_ln75_reg_3707 == 1'd0) & (op_code_reg_2974 == 7'd99))) | ((icmp_ln81_reg_3703 == 1'd1) & (op_code_reg_2974 == 7'd99) & (funct3_reg_2978 == 3'd1))) | (~(op_code_reg_2974 == 7'd103) & ~(op_code_reg_2974 == 7'd99) & ~(op_code_reg_2974 == 7'd111))))) begin
        ap_phi_mux_p_error_loc_17_phi_fu_1190_p18 = ap_phi_mux_p_error_loc_16_phi_fu_1045_p102;
    end else begin
        ap_phi_mux_p_error_loc_17_phi_fu_1190_p18 = p_error_loc_17_reg_1187;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state58) & (funct3_reg_2978 == 3'd0))) begin
        memory_address0 = zext_ln119_fu_2735_p1;
    end else if (((1'b1 == ap_CS_fsm_state58) & (funct3_reg_2978 == 3'd1))) begin
        memory_address0 = zext_ln126_fu_2731_p1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        memory_address0 = zext_ln132_3_fu_2665_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2978 == 3'd4))) begin
        memory_address0 = zext_ln136_fu_2552_p1;
    end else if (((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2978 == 3'd5))) begin
        memory_address0 = zext_ln143_fu_2548_p1;
    end else if (((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0))) begin
        memory_address0 = memory_addr_6_reg_3562;
    end else if (((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1))) begin
        memory_address0 = memory_addr_7_reg_3552;
    end else if (((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd0))) begin
        memory_address0 = zext_ln159_fu_2334_p1;
    end else if (((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd1))) begin
        memory_address0 = zext_ln166_fu_2326_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        memory_address0 = zext_ln170_3_fu_2080_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        memory_address0 = zext_ln36_fu_1293_p1;
    end else begin
        memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state1) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state58) & (funct3_reg_2978 == 3'd1)) | ((1'b1 == ap_CS_fsm_state58) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2978 == 3'd5)) | ((1'b1 == ap_CS_fsm_state50) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd1)) | ((1'b1 == ap_CS_fsm_state46) & (funct3_reg_2978 == 3'd0)))) begin
        memory_ce0 = 1'b1;
    end else begin
        memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0))) begin
        memory_d0 = or_ln159_reg_3577;
    end else if (((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1))) begin
        memory_d0 = or_ln166_reg_3572;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        memory_d0 = xreg_q1;
    end else begin
        memory_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd35) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)))) begin
        memory_we0 = 1'b1;
    end else begin
        memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        xreg_address0 = zext_ln69_fu_2821_p1;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_address0 = zext_ln68_fu_2817_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        xreg_address0 = zext_ln132_2_fu_2669_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd0))) begin
        xreg_address0 = zext_ln159_1_fu_2322_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd1))) begin
        xreg_address0 = zext_ln166_1_fu_2258_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_address0 = zext_ln215_2_fu_2001_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln75_1_fu_1765_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln81_1_fu_1755_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln87_1_fu_1745_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln93_1_fu_1735_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln99_1_fu_1725_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address0 = zext_ln105_1_fu_1715_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln118_fu_1705_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln125_fu_1700_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln132_fu_1695_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln135_fu_1690_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd3))) begin
        xreg_address0 = zext_ln142_fu_1685_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd35))) begin
        xreg_address0 = zext_ln156_fu_1680_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd35))) begin
        xreg_address0 = zext_ln163_fu_1675_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd35))) begin
        xreg_address0 = zext_ln170_1_fu_1670_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln215_fu_1665_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln218_fu_1660_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln180_fu_1655_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln183_fu_1650_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln190_fu_1645_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln197_fu_1640_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln200_fu_1635_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln203_fu_1630_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) begin
        xreg_address0 = zext_ln207_fu_1625_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln305_1_fu_1620_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln236_1_fu_1610_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln240_1_fu_1600_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln249_fu_1585_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln256_1_fu_1580_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln267_1_fu_1570_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln278_1_fu_1560_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln286_fu_1545_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln289_1_fu_1540_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address0 = zext_ln298_1_fu_1530_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_address0 = 5'd0;
    end else begin
        xreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln57_fu_2858_p1;
    end else if (((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln60_fu_2854_p1;
    end else if (((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_address1 = zext_ln63_fu_2835_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0))) begin
        xreg_address1 = zext_ln121_fu_2474_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1))) begin
        xreg_address1 = zext_ln128_fu_2466_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4))) begin
        xreg_address1 = zext_ln138_1_fu_2458_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5))) begin
        xreg_address1 = zext_ln145_1_fu_2450_p1;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        xreg_address1 = zext_ln170_fu_2049_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_address1 = zext_ln218_2_fu_1988_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0))) begin
        xreg_address1 = zext_ln180_1_fu_1975_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2))) begin
        xreg_address1 = zext_ln184_fu_1961_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3))) begin
        xreg_address1 = zext_ln191_fu_1953_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4))) begin
        xreg_address1 = zext_ln197_1_fu_1949_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6))) begin
        xreg_address1 = zext_ln200_1_fu_1939_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7))) begin
        xreg_address1 = zext_ln203_1_fu_1929_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_address1 = zext_ln207_2_fu_1909_p1;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_address1 = zext_ln305_2_fu_1896_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_address1 = zext_ln236_2_fu_1886_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_address1 = zext_ln240_2_fu_1876_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_address1 = zext_ln249_2_fu_1866_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_address1 = zext_ln257_fu_1845_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_address1 = zext_ln268_fu_1837_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_address1 = zext_ln278_2_fu_1833_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_address1 = zext_ln286_2_fu_1823_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_address1 = zext_ln289_2_fu_1806_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_address1 = zext_ln298_2_fu_1789_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln75_fu_1760_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln81_fu_1750_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln87_fu_1740_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln93_fu_1730_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln99_fu_1720_p1;
    end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99))) begin
        xreg_address1 = zext_ln105_fu_1710_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln305_fu_1615_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln236_fu_1605_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln240_fu_1595_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln249_1_fu_1590_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln256_fu_1575_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln267_fu_1565_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln278_fu_1555_p1;
    end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln286_1_fu_1550_p1;
    end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln289_fu_1535_p1;
    end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
        xreg_address1 = zext_ln298_fu_1525_p1;
    end else begin
        xreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state64) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state56) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd1)) | ((1'b1 == ap_CS_fsm_state45) & (funct3_reg_2978 == 3'd0)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 
    == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 
    == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99)) 
    | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd35)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd19)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd3)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd3)))) begin
        xreg_ce0 = 1'b1;
    end else begin
        xreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd0) 
    & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51)) | ((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51)) | ((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) 
    & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd99)) | ((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd99)) | ((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 
    == 3'd4)))) begin
        xreg_ce1 = 1'b1;
    end else begin
        xreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        xreg_d0 = grp_fu_1239_p2;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        xreg_d0 = memory_q0;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        xreg_d0 = lshr_ln215_reg_3440;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        xreg_d0 = 32'd0;
    end else begin
        xreg_d0 = 'bx;
    end
end

always @ (*) begin
    if (((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = imm_U_reg_3085;
    end else if (((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = add_ln60_fu_2849_p2;
    end else if (((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67))) begin
        xreg_d1 = grp_fu_1239_p2;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0))) begin
        xreg_d1 = sext_ln121_fu_2470_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1))) begin
        xreg_d1 = sext_ln128_fu_2462_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4))) begin
        xreg_d1 = zext_ln138_fu_2454_p1;
    end else if (((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5))) begin
        xreg_d1 = zext_ln145_fu_2446_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        xreg_d1 = ashr_ln218_reg_3435;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0))) begin
        xreg_d1 = add_ln180_fu_1969_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2))) begin
        xreg_d1 = zext_ln183_1_fu_1965_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3))) begin
        xreg_d1 = zext_ln190_1_fu_1957_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4))) begin
        xreg_d1 = xor_ln197_fu_1943_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6))) begin
        xreg_d1 = or_ln200_fu_1933_p2;
    end else if (((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7))) begin
        xreg_d1 = and_ln203_fu_1923_p2;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        xreg_d1 = shl_ln207_reg_3420;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        xreg_d1 = and_ln305_reg_3415;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        xreg_d1 = add_ln236_reg_3410;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        xreg_d1 = sub_ln240_reg_3405;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        xreg_d1 = shl_ln249_reg_3400;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        xreg_d1 = zext_ln256_2_fu_1849_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        xreg_d1 = zext_ln267_2_fu_1841_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        xreg_d1 = xor_ln278_reg_3380;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        xreg_d1 = lshr_ln286_reg_3375;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        xreg_d1 = ashr_ln289_reg_3365;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        xreg_d1 = or_ln298_reg_3355;
    end else begin
        xreg_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state1) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state56))) begin
        xreg_we0 = 1'b1;
    end else begin
        xreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd2)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd3)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd0)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd4)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd6)) | ((1'b1 == ap_CS_fsm_state34) & (funct3_reg_2978 == 3'd7)) | ((op_code_reg_2974 == 7'd55) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd23) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd111) & (1'b1 == ap_CS_fsm_state67)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd1)) | ((op_code_reg_2974 == 7'd3) & 
    (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd5)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd0)) | ((op_code_reg_2974 == 7'd3) & (1'b1 == ap_CS_fsm_state48) & (funct3_reg_2978 == 3'd4)))) begin
        xreg_we1 = 1'b1;
    end else begin
        xreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if ((~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd99))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd3)) | ((funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd3)) | ((funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd3))))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd35)) | ((funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd35))))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd35))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else if ((~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd5) & (1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd19))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd7) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((funct7_fu_1321_p4 == 7'd0) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else if (((funct7_fu_1321_p4 == 7'd32) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((icmp_ln206_fu_1519_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (funct3_fu_1311_p4 == 3'd6) & (op_code_fu_1307_p1 == 7'd51))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if (((1'b1 == ap_CS_fsm_state2) & ((op_code_fu_1307_p1 == 7'd55) | ((op_code_fu_1307_p1 == 7'd111) | (op_code_fu_1307_p1 == 7'd23))))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((1'b1 == ap_CS_fsm_state2) & (op_code_fu_1307_p1 == 7'd103))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else if (((1'b1 == ap_CS_fsm_state2) & (((((((((((((((~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(op_code_fu_1307_p1 == 7'd3) & (icmp_ln206_fu_1519_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 == 7'd51)) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd0) & ~(op_code_fu_1307_p1 == 7'd3) & (icmp_ln206_fu_1519_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd2) 
    & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd4) & ~(funct3_fu_1311_p4 == 3'd5) & (icmp_ln206_fu_1519_p2 == 1'd0) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd3) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd4) & ~(op_code_fu_1307_p1 == 7'd3) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(op_code_fu_1307_p1 == 7'd3) & (icmp_ln206_fu_1519_p2 
    == 1'd0) & (funct3_fu_1311_p4 == 3'd4) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(funct3_fu_1311_p4 == 3'd0) & ~(op_code_fu_1307_p1 == 7'd3) & (icmp_ln206_fu_1519_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd115) & ~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 == 7'd51) & ~(op_code_fu_1307_p1 == 7'd3))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(op_code_fu_1307_p1 
    == 7'd51) & ~(op_code_fu_1307_p1 == 7'd3) & (op_code_fu_1307_p1 == 7'd15))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd19) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & ~(op_code_fu_1307_p1 == 7'd3) & (funct3_fu_1311_p4 == 3'd0) & (op_code_fu_1307_p1 == 7'd51))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(op_code_fu_1307_p1 == 7'd35) & ~(funct7_fu_1321_p4 == 7'd0) & ~(funct7_fu_1321_p4 == 7'd32) & ~(funct3_fu_1311_p4 == 3'd1) & ~(op_code_fu_1307_p1 == 7'd3) & (funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd19))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) 
    & ~(op_code_fu_1307_p1 == 7'd35) & ~(op_code_fu_1307_p1 == 7'd3) & (icmp_ln206_fu_1519_p2 == 1'd0) & (funct3_fu_1311_p4 == 3'd1) & (op_code_fu_1307_p1 == 7'd19))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(op_code_fu_1307_p1 == 7'd3) & (op_code_fu_1307_p1 == 7'd35))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & ~(op_code_fu_1307_p1 == 7'd99) & ~(funct3_fu_1311_p4 == 3'd2) & ~(funct3_fu_1311_p4 == 3'd0) & ~(funct3_fu_1311_p4 == 3'd1) & ~(funct3_fu_1311_p4 == 3'd4) & ~(funct3_fu_1311_p4 == 3'd5) & (op_code_fu_1307_p1 == 7'd3))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & (funct3_fu_1311_p4 == 3'd3) & (op_code_fu_1307_p1 
    == 7'd99))) | (~(op_code_fu_1307_p1 == 7'd103) & ~(op_code_fu_1307_p1 == 7'd111) & ~(op_code_fu_1307_p1 == 7'd23) & ~(op_code_fu_1307_p1 == 7'd55) & (funct3_fu_1311_p4 == 3'd2) & (op_code_fu_1307_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln118_1_fu_2715_p2 = (trunc_ln118_2_fu_2706_p1 + reg_1256);

assign add_ln125_1_fu_2686_p2 = (trunc_ln125_2_fu_2677_p1 + reg_1256);

assign add_ln132_1_fu_2615_p2 = ($signed(trunc_ln132_fu_2605_p1) + $signed(sext_ln41_1_reg_3002));

assign add_ln132_fu_2609_p2 = ($signed(zext_ln132_1_fu_2598_p1) + $signed(sext_ln132_fu_2602_p1));

assign add_ln135_1_fu_2532_p2 = (trunc_ln135_2_fu_2523_p1 + reg_1256);

assign add_ln142_1_fu_2503_p2 = (trunc_ln142_2_fu_2494_p1 + reg_1256);

assign add_ln156_1_fu_2174_p2 = (trunc_ln156_4_fu_2155_p1 + trunc_ln156_3_fu_2152_p1);

assign add_ln156_2_fu_2159_p2 = (trunc_ln156_fu_2141_p1 + imm_S_cast_reg_3079);

assign add_ln156_fu_2164_p2 = ($signed(zext_ln156_1_fu_2145_p1) + $signed(sext_ln156_fu_2149_p1));

assign add_ln163_1_fu_2117_p2 = (trunc_ln163_4_fu_2098_p1 + trunc_ln163_3_fu_2095_p1);

assign add_ln163_2_fu_2102_p2 = (trunc_ln163_fu_2084_p1 + imm_S_cast_reg_3079);

assign add_ln163_fu_2107_p2 = ($signed(zext_ln163_1_fu_2088_p1) + $signed(sext_ln163_fu_2092_p1));

assign add_ln170_1_fu_2025_p2 = (trunc_ln170_1_fu_2015_p1 + trunc_ln170_fu_2012_p1);

assign add_ln170_fu_2019_p2 = ($signed(zext_ln170_2_fu_2005_p1) + $signed(sext_ln170_fu_2009_p1));

assign add_ln180_fu_1969_p2 = ($signed(reg_1260) + $signed(sext_ln41_reg_2991));

assign add_ln236_fu_1880_p2 = (xreg_q0 + xreg_q1);

assign add_ln60_fu_2849_p2 = (p_pc_load_reg_2862 + imm_U_reg_3085);

assign add_ln64_fu_2839_p2 = ($signed(p_pc_load_reg_2862) + $signed(sext_ln48_reg_3063));

assign add_ln69_fu_2825_p2 = ($signed(xreg_q0) + $signed(sext_ln41_reg_2991));

assign and_ln159_fu_2417_p2 = (xor_ln159_fu_2411_p2 & memory_q0);

assign and_ln166_fu_2365_p2 = (xor_ln166_fu_2359_p2 & memory_q0);

assign and_ln203_fu_1923_p2 = (sext_ln41_reg_2991 & reg_1260);

assign and_ln305_fu_1890_p2 = (xreg_q1 & xreg_q0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ashr_ln218_fu_1982_p2 = $signed(reg_1260) >>> zext_ln218_1_fu_1979_p1;

assign ashr_ln289_fu_1800_p2 = $signed(reg_1260) >>> zext_ln289_3_fu_1797_p1;

assign error = ap_phi_mux_p_error_loc_17_phi_fu_1190_p18;

assign funct12_fu_1331_p4 = {{memory_q0[31:20]}};

assign funct3_fu_1311_p4 = {{memory_q0[14:12]}};

assign funct7_fu_1321_p4 = {{memory_q0[31:25]}};

assign grp_fu_1222_p2 = ((xreg_q1 < xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1228_p2 = (($signed(xreg_q1) < $signed(xreg_q0)) ? 1'b1 : 1'b0);

assign grp_fu_1234_p2 = ($signed(xreg_q0) + $signed(imm_S_reg_3068));

assign grp_fu_1239_p2 = (p_pc_load_reg_2862 + 32'd4);

assign grp_fu_1246_p2 = ((xreg_q1 == xreg_q0) ? 1'b1 : 1'b0);

assign grp_fu_1252_p2 = ($signed(p_pc_load_reg_2862) + $signed(sext_ln45_reg_3058));

assign icmp_ln183_fu_1918_p2 = (($signed(xreg_q0) < $signed(sext_ln41_reg_2991)) ? 1'b1 : 1'b0);

assign icmp_ln190_fu_1913_p2 = ((xreg_q0 < sext_ln41_reg_2991) ? 1'b1 : 1'b0);

assign icmp_ln206_fu_1519_p2 = ((funct7_fu_1321_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln319_fu_1770_p2 = ((funct12_reg_2985 != 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1277_p2 = ((trunc_ln31_fu_1273_p1 != 2'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_1415_p6 = {{{{{tmp_3_fu_1407_p3}, {tmp_2_fu_1399_p3}}, {tmp_1_fu_1389_p4}}, {tmp_fu_1379_p4}}, {1'd0}};

assign imm_J_fu_1461_p6 = {{{{{tmp_3_fu_1407_p3}, {tmp_6_fu_1451_p4}}, {tmp_5_fu_1443_p3}}, {tmp_4_fu_1433_p4}}, {1'd0}};

assign imm_S_fu_1479_p5 = {{sext_ln41_fu_1341_p1[31:5]}, {rd_fu_1369_p4}};

assign imm_U_fu_1511_p3 = {{tmp_8_fu_1501_p4}, {12'd0}};

assign lshr_ln120_fu_2771_p2 = reg_1265 >> zext_ln120_fu_2767_p1;

assign lshr_ln127_fu_2750_p2 = reg_1265 >> zext_ln127_fu_2746_p1;

assign lshr_ln137_fu_2588_p2 = reg_1265 >> zext_ln137_fu_2584_p1;

assign lshr_ln144_fu_2567_p2 = reg_1265 >> zext_ln144_fu_2563_p1;

assign lshr_ln215_fu_1995_p2 = reg_1260 >> zext_ln215_1_fu_1992_p1;

assign lshr_ln286_fu_1817_p2 = reg_1260 >> zext_ln286_3_fu_1814_p1;

assign lshr_ln_fu_1283_p4 = {{p_pc[18:2]}};

assign mask_1_fu_2353_p2 = 32'd65535 << sext_ln164_fu_2349_p1;

assign mask_fu_2405_p2 = 32'd255 << sext_ln157_fu_2401_p1;

assign offset_1_fu_2342_p3 = {{select_ln164_reg_3527}, {3'd0}};

assign offset_fu_2394_p3 = {{select_ln157_reg_3542}, {3'd0}};

assign op_code_fu_1307_p1 = memory_q0[6:0];

assign or_ln159_fu_2440_p2 = (trunc_ln159_1_fu_2436_p1 | and_ln159_fu_2417_p2);

assign or_ln166_fu_2388_p2 = (trunc_ln166_1_fu_2384_p1 | and_ln166_fu_2365_p2);

assign or_ln200_fu_1933_p2 = (sext_ln41_reg_2991 | reg_1260);

assign or_ln298_fu_1783_p2 = (xreg_q1 | xreg_q0);

assign or_ln319_1_fu_1779_p2 = (or_ln31_reg_2925 | icmp_ln319_reg_3339);

assign or_ln319_fu_1775_p2 = (icmp_ln31_reg_2870 | icmp_ln319_reg_3339);

assign or_ln31_fu_1302_p2 = (p_error | icmp_ln31_reg_2870);

assign p_and_t3_fu_2230_p3 = {{1'd0}, {sub_ln164_fu_2225_p2}};

assign p_and_t_fu_2294_p3 = {{1'd0}, {sub_ln157_fu_2289_p2}};

assign pos_1_fu_2681_p2 = ($signed(trunc_ln125_fu_2673_p1) + $signed(sext_ln41_1_reg_3002));

assign pos_2_fu_2527_p2 = ($signed(trunc_ln135_fu_2519_p1) + $signed(sext_ln41_1_reg_3002));

assign pos_3_fu_2498_p2 = ($signed(trunc_ln142_fu_2490_p1) + $signed(sext_ln41_1_reg_3002));

assign pos_4_fu_2283_p3 = ((tmp_9_reg_3511[0:0] == 1'b1) ? sub_ln156_1_fu_2277_p2 : trunc_ln156_2_reg_3517);

assign pos_5_fu_2219_p3 = ((tmp_10_reg_3485[0:0] == 1'b1) ? sub_ln163_1_fu_2213_p2 : trunc_ln163_2_reg_3491);

assign pos_fu_2710_p2 = ($signed(trunc_ln118_fu_2702_p1) + $signed(sext_ln41_1_reg_3002));

assign rd_fu_1369_p4 = {{memory_q0[11:7]}};

assign result_1_fu_2756_p1 = lshr_ln127_fu_2750_p2[15:0];

assign result_2_fu_2594_p1 = lshr_ln137_fu_2588_p2[7:0];

assign result_3_fu_2573_p1 = lshr_ln144_fu_2567_p2[15:0];

assign result_fu_2777_p1 = lshr_ln120_fu_2771_p2[7:0];

assign rs1_fu_1349_p4 = {{memory_q0[19:15]}};

assign rs2_fu_1359_p4 = {{memory_q0[24:20]}};

assign select_ln132_fu_2659_p3 = ((tmp_7_reg_3627[0:0] == 1'b1) ? sub_ln132_1_fu_2653_p2 : trunc_ln132_3_reg_3632);

assign select_ln157_fu_2315_p3 = ((tmp_9_reg_3511[0:0] == 1'b1) ? sub_ln157_1_fu_2302_p2 : tmp_s_fu_2308_p3);

assign select_ln164_fu_2251_p3 = ((tmp_10_reg_3485[0:0] == 1'b1) ? sub_ln164_1_fu_2238_p2 : tmp_11_fu_2244_p3);

assign select_ln170_fu_2074_p3 = ((tmp_12_reg_3450[0:0] == 1'b1) ? sub_ln170_1_fu_2068_p2 : trunc_ln170_4_reg_3455);

assign sext_ln121_fu_2470_p1 = $signed(result_reg_3682);

assign sext_ln128_fu_2462_p1 = $signed(result_1_reg_3677);

assign sext_ln132_fu_2602_p1 = funct12_reg_2985;

assign sext_ln156_fu_2149_p1 = imm_S_reg_3068;

assign sext_ln157_fu_2401_p1 = $signed(offset_fu_2394_p3);

assign sext_ln163_fu_2092_p1 = imm_S_reg_3068;

assign sext_ln164_fu_2349_p1 = $signed(offset_1_fu_2342_p3);

assign sext_ln170_fu_2009_p1 = imm_S_reg_3068;

assign sext_ln41_1_fu_1345_p1 = funct12_fu_1331_p4;

assign sext_ln41_fu_1341_p1 = funct12_fu_1331_p4;

assign sext_ln45_fu_1429_p1 = $signed(imm_B_fu_1415_p6);

assign sext_ln48_fu_1475_p1 = $signed(imm_J_fu_1461_p6);

assign shl_ln159_fu_2430_p2 = zext_ln159_2_fu_2423_p1 << zext_ln159_3_fu_2426_p1;

assign shl_ln166_fu_2378_p2 = zext_ln166_2_fu_2371_p1 << zext_ln166_3_fu_2374_p1;

assign shl_ln1_fu_2739_p3 = {{add_ln125_1_reg_3647}, {3'd0}};

assign shl_ln207_fu_1903_p2 = reg_1260 << zext_ln207_1_fu_1900_p1;

assign shl_ln249_fu_1860_p2 = reg_1260 << zext_ln249_3_fu_1857_p1;

assign shl_ln2_fu_2577_p3 = {{add_ln135_1_reg_3592}, {3'd0}};

assign shl_ln3_fu_2556_p3 = {{add_ln142_1_reg_3582}, {3'd0}};

assign shl_ln_fu_2760_p3 = {{add_ln118_1_reg_3657}, {3'd0}};

assign sub_ln132_1_fu_2653_p2 = (17'd0 - trunc_ln132_2_fu_2643_p4);

assign sub_ln132_fu_2638_p2 = (19'd0 - add_ln132_1_reg_3622);

assign sub_ln156_1_fu_2277_p2 = (17'd0 - trunc_ln156_1_fu_2267_p4);

assign sub_ln156_fu_2262_p2 = (19'd0 - add_ln156_1_reg_3506);

assign sub_ln157_1_fu_2302_p2 = (3'd0 - p_and_t_fu_2294_p3);

assign sub_ln157_fu_2289_p2 = (2'd0 - trunc_ln156_5_reg_3501);

assign sub_ln163_1_fu_2213_p2 = (17'd0 - trunc_ln163_1_fu_2203_p4);

assign sub_ln163_fu_2198_p2 = (19'd0 - add_ln163_1_reg_3480);

assign sub_ln164_1_fu_2238_p2 = (3'd0 - p_and_t3_fu_2230_p3);

assign sub_ln164_fu_2225_p2 = (2'd0 - trunc_ln163_5_reg_3475);

assign sub_ln170_1_fu_2068_p2 = (17'd0 - trunc_ln170_3_fu_2058_p4);

assign sub_ln170_fu_2053_p2 = (19'd0 - add_ln170_1_reg_3445);

assign sub_ln240_fu_1870_p2 = (xreg_q1 - xreg_q0);

assign tmp_11_fu_2244_p3 = {{1'd0}, {add_ln163_2_reg_3470}};

assign tmp_1_fu_1389_p4 = {{memory_q0[30:25]}};

assign tmp_2_fu_1399_p3 = memory_q0[32'd7];

assign tmp_3_fu_1407_p3 = memory_q0[32'd31];

assign tmp_4_fu_1433_p4 = {{memory_q0[30:21]}};

assign tmp_5_fu_1443_p3 = memory_q0[32'd20];

assign tmp_6_fu_1451_p4 = {{memory_q0[19:12]}};

assign tmp_8_fu_1501_p4 = {{memory_q0[31:12]}};

assign tmp_fu_1379_p4 = {{memory_q0[11:8]}};

assign tmp_s_fu_2308_p3 = {{1'd0}, {add_ln156_2_reg_3496}};

assign trunc_ln118_2_fu_2706_p1 = xreg_q0[1:0];

assign trunc_ln118_fu_2702_p1 = xreg_q0[18:0];

assign trunc_ln125_2_fu_2677_p1 = xreg_q0[1:0];

assign trunc_ln125_fu_2673_p1 = xreg_q0[18:0];

assign trunc_ln132_2_fu_2643_p4 = {{sub_ln132_fu_2638_p2[18:2]}};

assign trunc_ln132_fu_2605_p1 = xreg_q0[18:0];

assign trunc_ln135_2_fu_2523_p1 = xreg_q0[1:0];

assign trunc_ln135_fu_2519_p1 = xreg_q0[18:0];

assign trunc_ln142_2_fu_2494_p1 = xreg_q0[1:0];

assign trunc_ln142_fu_2490_p1 = xreg_q0[18:0];

assign trunc_ln156_1_fu_2267_p4 = {{sub_ln156_fu_2262_p2[18:2]}};

assign trunc_ln156_3_fu_2152_p1 = imm_S_reg_3068[18:0];

assign trunc_ln156_4_fu_2155_p1 = xreg_q0[18:0];

assign trunc_ln156_5_fu_2170_p1 = grp_fu_1234_p2[1:0];

assign trunc_ln156_fu_2141_p1 = xreg_q0[1:0];

assign trunc_ln159_1_fu_2436_p1 = shl_ln159_fu_2430_p2[31:0];

assign trunc_ln159_fu_2338_p1 = xreg_q0[7:0];

assign trunc_ln163_1_fu_2203_p4 = {{sub_ln163_fu_2198_p2[18:2]}};

assign trunc_ln163_3_fu_2095_p1 = imm_S_reg_3068[18:0];

assign trunc_ln163_4_fu_2098_p1 = xreg_q0[18:0];

assign trunc_ln163_5_fu_2113_p1 = grp_fu_1234_p2[1:0];

assign trunc_ln163_fu_2084_p1 = xreg_q0[1:0];

assign trunc_ln166_1_fu_2384_p1 = shl_ln166_fu_2378_p2[31:0];

assign trunc_ln166_fu_2330_p1 = xreg_q0[15:0];

assign trunc_ln170_1_fu_2015_p1 = xreg_q0[18:0];

assign trunc_ln170_3_fu_2058_p4 = {{sub_ln170_fu_2053_p2[18:2]}};

assign trunc_ln170_fu_2012_p1 = imm_S_reg_3068[18:0];

assign trunc_ln249_fu_1853_p1 = xreg_q1[4:0];

assign trunc_ln286_fu_1810_p1 = xreg_q1[4:0];

assign trunc_ln289_fu_1793_p1 = xreg_q0[4:0];

assign trunc_ln31_fu_1273_p1 = p_pc[1:0];

assign xor_ln159_fu_2411_p2 = (mask_fu_2405_p2 ^ 32'd4294967295);

assign xor_ln166_fu_2359_p2 = (mask_1_fu_2353_p2 ^ 32'd4294967295);

assign xor_ln197_fu_1943_p2 = (sext_ln41_reg_2991 ^ reg_1260);

assign xor_ln278_fu_1827_p2 = (xreg_q1 ^ xreg_q0);

assign zext_ln105_1_fu_1715_p1 = rs2_fu_1359_p4;

assign zext_ln105_fu_1710_p1 = rs1_fu_1349_p4;

assign zext_ln118_fu_1705_p1 = rs1_fu_1349_p4;

assign zext_ln119_fu_2735_p1 = lshr_ln1_reg_3662;

assign zext_ln120_fu_2767_p1 = shl_ln_fu_2760_p3;

assign zext_ln121_fu_2474_p1 = rd_reg_3026;

assign zext_ln125_fu_1700_p1 = rs1_fu_1349_p4;

assign zext_ln126_fu_2731_p1 = lshr_ln2_reg_3652;

assign zext_ln127_fu_2746_p1 = shl_ln1_fu_2739_p3;

assign zext_ln128_fu_2466_p1 = rd_reg_3026;

assign zext_ln132_1_fu_2598_p1 = xreg_q0;

assign zext_ln132_2_fu_2669_p1 = rd_reg_3026;

assign zext_ln132_3_fu_2665_p1 = select_ln132_reg_3637;

assign zext_ln132_fu_1695_p1 = rs1_fu_1349_p4;

assign zext_ln135_fu_1690_p1 = rs1_fu_1349_p4;

assign zext_ln136_fu_2552_p1 = lshr_ln3_reg_3597;

assign zext_ln137_fu_2584_p1 = shl_ln2_fu_2577_p3;

assign zext_ln138_1_fu_2458_p1 = rd_reg_3026;

assign zext_ln138_fu_2454_p1 = result_2_reg_3617;

assign zext_ln142_fu_1685_p1 = rs1_fu_1349_p4;

assign zext_ln143_fu_2548_p1 = lshr_ln4_reg_3587;

assign zext_ln144_fu_2563_p1 = shl_ln3_fu_2556_p3;

assign zext_ln145_1_fu_2450_p1 = rd_reg_3026;

assign zext_ln145_fu_2446_p1 = result_3_reg_3612;

assign zext_ln156_1_fu_2145_p1 = xreg_q0;

assign zext_ln156_fu_1680_p1 = rs1_fu_1349_p4;

assign zext_ln159_1_fu_2322_p1 = rs2_reg_3016;

assign zext_ln159_2_fu_2423_p1 = trunc_ln159_reg_3567;

assign zext_ln159_3_fu_2426_p1 = $unsigned(sext_ln157_fu_2401_p1);

assign zext_ln159_fu_2334_p1 = pos_4_reg_3537;

assign zext_ln163_1_fu_2088_p1 = xreg_q0;

assign zext_ln163_fu_1675_p1 = rs1_fu_1349_p4;

assign zext_ln166_1_fu_2258_p1 = rs2_reg_3016;

assign zext_ln166_2_fu_2371_p1 = trunc_ln166_reg_3557;

assign zext_ln166_3_fu_2374_p1 = $unsigned(sext_ln164_fu_2349_p1);

assign zext_ln166_fu_2326_p1 = pos_5_reg_3522;

assign zext_ln170_1_fu_1670_p1 = rs1_fu_1349_p4;

assign zext_ln170_2_fu_2005_p1 = xreg_q0;

assign zext_ln170_3_fu_2080_p1 = select_ln170_reg_3465;

assign zext_ln170_fu_2049_p1 = rs2_reg_3016;

assign zext_ln180_1_fu_1975_p1 = rd_reg_3026;

assign zext_ln180_fu_1655_p1 = rs1_fu_1349_p4;

assign zext_ln183_1_fu_1965_p1 = icmp_ln183_reg_3430;

assign zext_ln183_fu_1650_p1 = rs1_fu_1349_p4;

assign zext_ln184_fu_1961_p1 = rd_reg_3026;

assign zext_ln190_1_fu_1957_p1 = icmp_ln190_reg_3425;

assign zext_ln190_fu_1645_p1 = rs1_fu_1349_p4;

assign zext_ln191_fu_1953_p1 = rd_reg_3026;

assign zext_ln197_1_fu_1949_p1 = rd_reg_3026;

assign zext_ln197_fu_1640_p1 = rs1_fu_1349_p4;

assign zext_ln200_1_fu_1939_p1 = rd_reg_3026;

assign zext_ln200_fu_1635_p1 = rs1_fu_1349_p4;

assign zext_ln203_1_fu_1929_p1 = rd_reg_3026;

assign zext_ln203_fu_1630_p1 = rs1_fu_1349_p4;

assign zext_ln207_1_fu_1900_p1 = rs2_reg_3016;

assign zext_ln207_2_fu_1909_p1 = rd_reg_3026;

assign zext_ln207_fu_1625_p1 = rs1_fu_1349_p4;

assign zext_ln215_1_fu_1992_p1 = rs2_reg_3016;

assign zext_ln215_2_fu_2001_p1 = rd_reg_3026;

assign zext_ln215_fu_1665_p1 = rs1_fu_1349_p4;

assign zext_ln218_1_fu_1979_p1 = rs2_reg_3016;

assign zext_ln218_2_fu_1988_p1 = rd_reg_3026;

assign zext_ln218_fu_1660_p1 = rs1_fu_1349_p4;

assign zext_ln236_1_fu_1610_p1 = rs2_fu_1359_p4;

assign zext_ln236_2_fu_1886_p1 = rd_reg_3026;

assign zext_ln236_fu_1605_p1 = rs1_fu_1349_p4;

assign zext_ln240_1_fu_1600_p1 = rs2_fu_1359_p4;

assign zext_ln240_2_fu_1876_p1 = rd_reg_3026;

assign zext_ln240_fu_1595_p1 = rs1_fu_1349_p4;

assign zext_ln249_1_fu_1590_p1 = rs2_fu_1359_p4;

assign zext_ln249_2_fu_1866_p1 = rd_reg_3026;

assign zext_ln249_3_fu_1857_p1 = trunc_ln249_reg_3395;

assign zext_ln249_fu_1585_p1 = rs1_fu_1349_p4;

assign zext_ln256_1_fu_1580_p1 = rs2_fu_1359_p4;

assign zext_ln256_2_fu_1849_p1 = icmp_ln256_reg_3390;

assign zext_ln256_fu_1575_p1 = rs1_fu_1349_p4;

assign zext_ln257_fu_1845_p1 = rd_reg_3026;

assign zext_ln267_1_fu_1570_p1 = rs2_fu_1359_p4;

assign zext_ln267_2_fu_1841_p1 = icmp_ln267_reg_3385;

assign zext_ln267_fu_1565_p1 = rs1_fu_1349_p4;

assign zext_ln268_fu_1837_p1 = rd_reg_3026;

assign zext_ln278_1_fu_1560_p1 = rs2_fu_1359_p4;

assign zext_ln278_2_fu_1833_p1 = rd_reg_3026;

assign zext_ln278_fu_1555_p1 = rs1_fu_1349_p4;

assign zext_ln286_1_fu_1550_p1 = rs2_fu_1359_p4;

assign zext_ln286_2_fu_1823_p1 = rd_reg_3026;

assign zext_ln286_3_fu_1814_p1 = trunc_ln286_reg_3370;

assign zext_ln286_fu_1545_p1 = rs1_fu_1349_p4;

assign zext_ln289_1_fu_1540_p1 = rs2_fu_1359_p4;

assign zext_ln289_2_fu_1806_p1 = rd_reg_3026;

assign zext_ln289_3_fu_1797_p1 = trunc_ln289_reg_3360;

assign zext_ln289_fu_1535_p1 = rs1_fu_1349_p4;

assign zext_ln298_1_fu_1530_p1 = rs2_fu_1359_p4;

assign zext_ln298_2_fu_1789_p1 = rd_reg_3026;

assign zext_ln298_fu_1525_p1 = rs1_fu_1349_p4;

assign zext_ln305_1_fu_1620_p1 = rs2_fu_1359_p4;

assign zext_ln305_2_fu_1896_p1 = rd_reg_3026;

assign zext_ln305_fu_1615_p1 = rs1_fu_1349_p4;

assign zext_ln36_fu_1293_p1 = lshr_ln_fu_1283_p4;

assign zext_ln57_fu_2858_p1 = rd_reg_3026;

assign zext_ln60_fu_2854_p1 = rd_reg_3026;

assign zext_ln63_fu_2835_p1 = rd_reg_3026;

assign zext_ln68_fu_2817_p1 = rd_reg_3026;

assign zext_ln69_fu_2821_p1 = rs1_reg_3011;

assign zext_ln75_1_fu_1765_p1 = rs2_fu_1359_p4;

assign zext_ln75_fu_1760_p1 = rs1_fu_1349_p4;

assign zext_ln81_1_fu_1755_p1 = rs2_fu_1359_p4;

assign zext_ln81_fu_1750_p1 = rs1_fu_1349_p4;

assign zext_ln87_1_fu_1745_p1 = rs2_fu_1359_p4;

assign zext_ln87_fu_1740_p1 = rs1_fu_1349_p4;

assign zext_ln93_1_fu_1735_p1 = rs2_fu_1359_p4;

assign zext_ln93_fu_1730_p1 = rs1_fu_1349_p4;

assign zext_ln99_1_fu_1725_p1 = rs2_fu_1359_p4;

assign zext_ln99_fu_1720_p1 = rs1_fu_1349_p4;

always @ (posedge ap_clk) begin
    sext_ln45_reg_3058[0] <= 1'b0;
    sext_ln48_reg_3063[0] <= 1'b0;
    imm_U_reg_3085[11:0] <= 12'b000000000000;
end

endmodule //processor
