
Efinix FPGA Placement and Routing.
Version: 2021.1.165 
Compiled: Jun 25 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "/home/vlad/Documents/level_project/original_design/level.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.00186915 seconds.
	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 166.252 MB, end = 166.252 MB, delta = 0 MB
VDB Netlist Checker resident set memory usage: begin = 37.184 MB, end = 37.184 MB, delta = 0 MB
	VDB Netlist Checker peak resident set memory usage = 459.112 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from '/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv'.
Successfully processed interface constraints file "/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
Pass 0: Swept away 0 blocks with no fanout.
Swept away 0 nets and 0 blocks in total.
Removed 0 LUT buffers.
Successfully created VPR logical netlist from Verific binary DataBase file "/home/vlad/Documents/level_project/original_design/level.vdb".
Netlist pre-processing took 0.0128428 seconds.
	Netlist pre-processing took 0.01 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 166.252 MB, end = 166.252 MB, delta = 0 MB
Netlist pre-processing resident set memory usage: begin = 36.26 MB, end = 37.184 MB, delta = 0.924 MB
	Netlist pre-processing peak resident set memory usage = 459.112 MB
***** Ending stage netlist pre-processing *****
***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****
***** Beginning stage packing ... *****
Generate proto netlist for file "/home/vlad/Documents/level_project/original_design/work_pnr/level.net_proto" took 0.000548 seconds
Creating IO constraints file '/home/vlad/Documents/level_project/original_design/work_pnr/level.io_place'
Packing took 0.00391263 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 167.812 MB, end = 168.472 MB, delta = 0.66 MB
Packing resident set memory usage: begin = 38.932 MB, end = 39.896 MB, delta = 0.964 MB
	Packing peak resident set memory usage = 459.112 MB
***** Ending stage packing *****
***** Beginning stage packed netlist loading ... *****
Read proto netlist file /home/vlad/Documents/level_project/original_design/work_pnr/level.net_proto
Read proto netlist for file "/home/vlad/Documents/level_project/original_design/work_pnr/level.net_proto" took 0.000217 seconds
Setup net and block data structure took 0.011778 seconds
Packed netlist loading took 0.0315407 seconds.
	Packed netlist loading took 0.03 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 168.472 MB, end = 731.1 MB, delta = 562.628 MB
Packed netlist loading resident set memory usage: begin = 39.896 MB, end = 47.324 MB, delta = 7.428 MB
	Packed netlist loading peak resident set memory usage = 459.112 MB
***** Ending stage packed netlist loading *****
***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

SDC file '/home/vlad/Documents/level_project/original_design/constraint.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from '/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv'.
Successfully processed interface constraints file "/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv".
Writing IO placement constraints to '/home/vlad/Documents/level_project/original_design/outflow/level.interface.io'.

Reading placement constraints from '/home/vlad/Documents/level_project/original_design/outflow/level.interface.io'.

Reading placement constraints from '/home/vlad/Documents/level_project/original_design/work_pnr/level.io_place'.
***** Ending stage initial placement *****
***** Beginning stage placement ... *****
NumRegions 1
Starting Global Placer ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1        6675           15343         2.0%
          2        6767           15594         2.7%
          3        4597           13765         4.1%
          4        4144           12384         6.4%
          5        4499           13776        11.3%
          6        5798            9480        15.4%
          7        6483            9526        21.9%
          8        7896            8886        26.2%
          9        8082           10167        28.4%
         10        8809            9020        35.0%
         11        8259            8215        35.5%
         12        8197            8101        37.7%
         13        9780            6080        39.5%
         14        8957            6894        39.6%
         15        8331            8133        42.4%
         16        7780            3512        45.4%
         17        4753            7524        58.0%
         18        4885            4094        58.0%
         19        4487            2761        58.0%
         20        4260            6542        58.1%
         21        4597            4859        61.9%
         22        4135            5349        62.4%
         23        4595            6658        65.1%
         24        4684            6308        65.7%
         25        4716            4822        65.8%
         26        4531            4854        66.4%
         27        4513            4573        69.9%
         28        4438            4015        70.0%
         29        4391            4015        72.3%
         30        4318            4024        72.3%
         31        4442            4200        72.3%
         32        4407            4169        74.6%
         33        4429            4841        75.8%
         34        4488            4042        75.9%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0        4135           17154        30.0
          1        2769           25734        30.0
          2        4017           23459        30.0
          3        3240           20506        30.0
          4        3048           18945        30.0
          5        2957           19965        30.0
          6        2851           18406        30.0
          7        2843           18844        30.0
          8        2857           18767        30.0
          9        2864           17860        30.0
         10        2831           17473        30.0
         11        2869           18930        30.0
         12        2780           18839        29.9
         13        2691           16030        29.7
         14        2595           16692        29.1
         15        2585           16835        28.6
         16        2532           17522        27.9
         17        2447           15902        27.1
         18        2453           17024        26.4
         19        2497           15942        25.7
         20        2508           16339        24.7
         21        2493           17172        23.6
         22        2426           16670        22.5
         23        2432           15869        21.6
         24        2380           15656        20.7
         25        2405           15923        19.8
         26        2402           16722        18.7
         27        2340           16413        17.8
         28        2355           17152        16.9
         29        2301           14994        16.2
         30        2260           16942        15.4
         31        2241           15503        14.7
         32        2250           15644        13.9
         33        2263           16485        13.4
         34        2197           14884        12.6
         35        2158           15111        11.9
         36        2154           14198        11.3
         37        2130           14852        10.8
         38        2133           14308        10.2
         39        2093           15270         9.7
         40        2089           14611         9.1
         41        2027           14442         8.6
         42        2001           13909         8.1
         43        2005           17099         7.6
         44        2000           19024         7.2
         45        1970           15260         6.8
         46        1954           14039         6.4
         47        1932           14991         5.8
Placement successful: 436 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.0800625 at 50,94
Congestion-weighted HPWL per net: 3.56573

Reading placement constraints from '/home/vlad/Documents/level_project/original_design/outflow/level.qplace'.
Finished Realigning Types (133 blocks needed type change)

Completed placement consistency check successfully.

Placement estimated critical path delay: 14.8502 ns
Successfully created FPGA place file '/home/vlad/Documents/level_project/original_design/outflow/level.place'
Placement took 1.55787 seconds.
	Placement took 2.53 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 731.1 MB, end = 1073.71 MB, delta = 342.608 MB
Placement resident set memory usage: begin = 47.324 MB, end = 118.1 MB, delta = 70.776 MB
	Placement peak resident set memory usage = 459.112 MB
***** Ending stage placement *****
