/******************************************************************************
 *  Copyright (C) 2021 Broadcom. The term "Broadcom" refers to Broadcom Inc. and/or its subsidiaries.
 *
 * <:label-BRCM:2022:DUAL/GPL:standard
 * 
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, version 2, as published by
 * the Free Software Foundation (the "GPL").
 * 
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 * 
 * 
 * A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
 * writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
 * Boston, MA 02111-1307, USA.
 * 
 * :>
 *
 * Module Description:
 *
 *                      !!! DO NOT EDIT THIS FILE DIRECTLY !!!
 *
 * This module was generated automatically with RDB source input files.
 * You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://confluence.broadcom.com/pages/viewpage.action?spaceKey=BCGRDB&title=RDB+%28Confluence%29+Home
 *
 * Date:             Generated on               Tue Nov 30 15:43:21 2021
 *                   Full Compile MD5 Checksum  fd378783605b252e013538960a7ca5a0
 *                     (minus title and desc)
 *                   MD5 Checksum               2ce2ee3756a5f494700efbb5b7c5d34a
 *
 * lock_release:     n/a
 *
 * Command Line:     /tools/dvtsw/current/Linux/combo_header.pl --multi --style=hydra --output_file=bchp /projects/BCM68880/B0/snapshot/design/eth_phy_top/rdb/eth_phy_top_blockdef.rdb
 *
 * Compiled with:    RDB Utility                combo_header.pl
 *                   RDB.pm                     3676
 *                   unknown                    unknown
 *                   Perl Interpreter           5.026000
 *                   Operating System           linux
 *                   Script Source              r_3688/Linux/combo_header.pl
 *                   DVTSWVER                   LOCAL r_3688/Linux/combo_header.pl
 *
 *
 *******************************************************************************/

#ifndef BCHP_XPORT_XLMAC_CORE_0_H__
#define BCHP_XPORT_XLMAC_CORE_0_H__

/***************************************************************************
 *XPORT_XLMAC_CORE_0
 ***************************************************************************/
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL 0x837f0000 /* [RW][64] MAC control for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE 0x837f0008 /* [RW][64] XLMAC Mode register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0 0x837f0010 /* [RW][64] Spare reg 0 for ECO for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1 0x837f0018 /* [RW][64] Spare reg 1 for ECO for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL 0x837f0020 /* [RW][64] Transmit control for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA 0x837f0028 /* [RW][64] Transmit Source Address for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL 0x837f0030 /* [RW][64] Receive control for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA 0x837f0038 /* [RW][64] Receive source address for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE 0x837f0040 /* [RW][64] Receive maximum packet size for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG 0x837f0048 /* [RW][64] Inner and Outer VLAN tag fields for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL 0x837f0050 /* [RW][64] Control for LSS (ordered set) messages for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS 0x837f0058 /* [RO][64] Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS 0x837f0060 /* [RW][64] Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL 0x837f0068 /* [RW][64] PAUSE control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL 0x837f0070 /* [RW][64] PFC control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE 0x837f0078 /* [RW][64] PFC Ethertype for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE 0x837f0080 /* [RW][64] PFC Opcode for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA 0x837f0088 /* [RW][64] PFC Destination Address for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL 0x837f0090 /* [RW][64] LLFC Control Register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS 0x837f0098 /* [RW][64] Programmable TX LLFC Message fields for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS 0x837f00a0 /* [RW][64] Programmable RX LLFC Message fields for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA 0x837f00a8 /* [RO][64] The TimeStamp value of the Tx two-step packets for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS 0x837f00b0 /* [RO][64] Tx TimeStamp FIFO Status for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS 0x837f00b8 /* [RO][64] FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS 0x837f00c0 /* [RW][64] Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS 0x837f00c8 /* [RO][64] Lag Failover Status for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL 0x837f00d0 /* [RW][64] Register for EEE Control  for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS 0x837f00d8 /* [RW][64] EEE Timers for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER 0x837f00e0 /* [RW][64] EEE One Second Link Status Timer for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_0 0x837f00e8 /* [RW][64] HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_1 0x837f00f0 /* [RW][64] HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL 0x837f00f8 /* [RW][64] MAC EEE control in GMII mode for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST 0x837f0100 /* [RW][64] Timestamp Adjust registerRefer specification document for more details for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST 0x837f0108 /* [RW][64] Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL 0x837f0110 /* [RW][64] Tx CRC corrupt control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL 0x837f0118 /* [RW][64] Transmit E2EFC/E2ECC control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_0 0x837f0120 /* [RW][64] E2ECC module header register - MS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_1 0x837f0128 /* [RW][64] E2ECC module header register - LS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_0 0x837f0130 /* [RW][64] E2ECC Ethernet header register - MS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_1 0x837f0138 /* [RW][64] E2ECC Ethernet header register - LS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_0 0x837f0140 /* [RW][64] E2EFC module header register - MS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_1 0x837f0148 /* [RW][64] E2EFC module header register - LS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_0 0x837f0150 /* [RW][64] E2EFC Ethernet header register - MS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_1 0x837f0158 /* [RW][64] E2EFC Ethernet header register - LS bytes for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT 0x837f0160 /* [RO][64] XLMAC TX FIFO Cell Count register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT 0x837f0168 /* [RO][64] XLMAC TX FIFO Cell Request Count Register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL 0x837f0170 /* [RW][64] Memory Control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL 0x837f0178 /* [RW][64] XLMAC memories ECC control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR 0x837f0180 /* [RW][64] XLMAC memories double bit error control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR 0x837f0188 /* [RW][64] XLMAC memories single bit error control register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS 0x837f0190 /* [RO][64] Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS 0x837f0198 /* [RO][64] Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS 0x837f01a0 /* [RW][64] Clear ECC status register, used to reset the sticky status bits for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS 0x837f01a8 /* [RO][64] XLMAC interrupt status register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE 0x837f01b0 /* [RW][64] XLMAC interrupt enable register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID 0x837f01b8 /* [RO][64] Version ID register for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL 0x837f0400 /* [RW][64] MAC control for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE 0x837f0408 /* [RW][64] XLMAC Mode register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0 0x837f0410 /* [RW][64] Spare reg 0 for ECO for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1 0x837f0418 /* [RW][64] Spare reg 1 for ECO for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL 0x837f0420 /* [RW][64] Transmit control for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA 0x837f0428 /* [RW][64] Transmit Source Address for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL 0x837f0430 /* [RW][64] Receive control for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA 0x837f0438 /* [RW][64] Receive source address for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE 0x837f0440 /* [RW][64] Receive maximum packet size for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG 0x837f0448 /* [RW][64] Inner and Outer VLAN tag fields for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL 0x837f0450 /* [RW][64] Control for LSS (ordered set) messages for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS 0x837f0458 /* [RO][64] Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS 0x837f0460 /* [RW][64] Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL 0x837f0468 /* [RW][64] PAUSE control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL 0x837f0470 /* [RW][64] PFC control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE 0x837f0478 /* [RW][64] PFC Ethertype for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE 0x837f0480 /* [RW][64] PFC Opcode for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA 0x837f0488 /* [RW][64] PFC Destination Address for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL 0x837f0490 /* [RW][64] LLFC Control Register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS 0x837f0498 /* [RW][64] Programmable TX LLFC Message fields for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS 0x837f04a0 /* [RW][64] Programmable RX LLFC Message fields for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA 0x837f04a8 /* [RO][64] The TimeStamp value of the Tx two-step packets for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS 0x837f04b0 /* [RO][64] Tx TimeStamp FIFO Status for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS 0x837f04b8 /* [RO][64] FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS 0x837f04c0 /* [RW][64] Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS 0x837f04c8 /* [RO][64] Lag Failover Status for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL 0x837f04d0 /* [RW][64] Register for EEE Control  for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS 0x837f04d8 /* [RW][64] EEE Timers for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER 0x837f04e0 /* [RW][64] EEE One Second Link Status Timer for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_0 0x837f04e8 /* [RW][64] HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_1 0x837f04f0 /* [RW][64] HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL 0x837f04f8 /* [RW][64] MAC EEE control in GMII mode for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST 0x837f0500 /* [RW][64] Timestamp Adjust registerRefer specification document for more details for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST 0x837f0508 /* [RW][64] Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL 0x837f0510 /* [RW][64] Tx CRC corrupt control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL 0x837f0518 /* [RW][64] Transmit E2EFC/E2ECC control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_0 0x837f0520 /* [RW][64] E2ECC module header register - MS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_1 0x837f0528 /* [RW][64] E2ECC module header register - LS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_0 0x837f0530 /* [RW][64] E2ECC Ethernet header register - MS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_1 0x837f0538 /* [RW][64] E2ECC Ethernet header register - LS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_0 0x837f0540 /* [RW][64] E2EFC module header register - MS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_1 0x837f0548 /* [RW][64] E2EFC module header register - LS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_0 0x837f0550 /* [RW][64] E2EFC Ethernet header register - MS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_1 0x837f0558 /* [RW][64] E2EFC Ethernet header register - LS bytes for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT 0x837f0560 /* [RO][64] XLMAC TX FIFO Cell Count register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT 0x837f0568 /* [RO][64] XLMAC TX FIFO Cell Request Count Register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL 0x837f0570 /* [RW][64] Memory Control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL 0x837f0578 /* [RW][64] XLMAC memories ECC control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR 0x837f0580 /* [RW][64] XLMAC memories double bit error control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR 0x837f0588 /* [RW][64] XLMAC memories single bit error control register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS 0x837f0590 /* [RO][64] Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS 0x837f0598 /* [RO][64] Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS 0x837f05a0 /* [RW][64] Clear ECC status register, used to reset the sticky status bits for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS 0x837f05a8 /* [RO][64] XLMAC interrupt status register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE 0x837f05b0 /* [RW][64] XLMAC interrupt enable register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID 0x837f05b8 /* [RO][64] Version ID register for XLMAC0/port1 (LPORT port1) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL 0x837f0800 /* [RW][64] MAC control for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE 0x837f0808 /* [RW][64] XLMAC Mode register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0 0x837f0810 /* [RW][64] Spare reg 0 for ECO for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1 0x837f0818 /* [RW][64] Spare reg 1 for ECO for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL 0x837f0820 /* [RW][64] Transmit control for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA 0x837f0828 /* [RW][64] Transmit Source Address for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL 0x837f0830 /* [RW][64] Receive control for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA 0x837f0838 /* [RW][64] Receive source address for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE 0x837f0840 /* [RW][64] Receive maximum packet size for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG 0x837f0848 /* [RW][64] Inner and Outer VLAN tag fields for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL 0x837f0850 /* [RW][64] Control for LSS (ordered set) messages for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS 0x837f0858 /* [RO][64] Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS 0x837f0860 /* [RW][64] Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL 0x837f0868 /* [RW][64] PAUSE control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL 0x837f0870 /* [RW][64] PFC control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE 0x837f0878 /* [RW][64] PFC Ethertype for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE 0x837f0880 /* [RW][64] PFC Opcode for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA 0x837f0888 /* [RW][64] PFC Destination Address for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL 0x837f0890 /* [RW][64] LLFC Control Register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS 0x837f0898 /* [RW][64] Programmable TX LLFC Message fields for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS 0x837f08a0 /* [RW][64] Programmable RX LLFC Message fields for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA 0x837f08a8 /* [RO][64] The TimeStamp value of the Tx two-step packets for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS 0x837f08b0 /* [RO][64] Tx TimeStamp FIFO Status for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS 0x837f08b8 /* [RO][64] FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS 0x837f08c0 /* [RW][64] Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS 0x837f08c8 /* [RO][64] Lag Failover Status for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL 0x837f08d0 /* [RW][64] Register for EEE Control  for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS 0x837f08d8 /* [RW][64] EEE Timers for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER 0x837f08e0 /* [RW][64] EEE One Second Link Status Timer for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_0 0x837f08e8 /* [RW][64] HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_1 0x837f08f0 /* [RW][64] HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL 0x837f08f8 /* [RW][64] MAC EEE control in GMII mode for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST 0x837f0900 /* [RW][64] Timestamp Adjust registerRefer specification document for more details for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST 0x837f0908 /* [RW][64] Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL 0x837f0910 /* [RW][64] Tx CRC corrupt control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL 0x837f0918 /* [RW][64] Transmit E2EFC/E2ECC control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_0 0x837f0920 /* [RW][64] E2ECC module header register - MS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_1 0x837f0928 /* [RW][64] E2ECC module header register - LS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_0 0x837f0930 /* [RW][64] E2ECC Ethernet header register - MS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_1 0x837f0938 /* [RW][64] E2ECC Ethernet header register - LS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_0 0x837f0940 /* [RW][64] E2EFC module header register - MS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_1 0x837f0948 /* [RW][64] E2EFC module header register - LS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_0 0x837f0950 /* [RW][64] E2EFC Ethernet header register - MS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_1 0x837f0958 /* [RW][64] E2EFC Ethernet header register - LS bytes for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT 0x837f0960 /* [RO][64] XLMAC TX FIFO Cell Count register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT 0x837f0968 /* [RO][64] XLMAC TX FIFO Cell Request Count Register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL 0x837f0970 /* [RW][64] Memory Control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL 0x837f0978 /* [RW][64] XLMAC memories ECC control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR 0x837f0980 /* [RW][64] XLMAC memories double bit error control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR 0x837f0988 /* [RW][64] XLMAC memories single bit error control register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS 0x837f0990 /* [RO][64] Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS 0x837f0998 /* [RO][64] Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS 0x837f09a0 /* [RW][64] Clear ECC status register, used to reset the sticky status bits for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS 0x837f09a8 /* [RO][64] XLMAC interrupt status register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE 0x837f09b0 /* [RW][64] XLMAC interrupt enable register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID 0x837f09b8 /* [RO][64] Version ID register for XLMAC0/port2 (LPORT port2) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL 0x837f0c00 /* [RW][64] MAC control for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE 0x837f0c08 /* [RW][64] XLMAC Mode register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0 0x837f0c10 /* [RW][64] Spare reg 0 for ECO for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1 0x837f0c18 /* [RW][64] Spare reg 1 for ECO for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL 0x837f0c20 /* [RW][64] Transmit control for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA 0x837f0c28 /* [RW][64] Transmit Source Address for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL 0x837f0c30 /* [RW][64] Receive control for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA 0x837f0c38 /* [RW][64] Receive source address for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE 0x837f0c40 /* [RW][64] Receive maximum packet size for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG 0x837f0c48 /* [RW][64] Inner and Outer VLAN tag fields for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL 0x837f0c50 /* [RW][64] Control for LSS (ordered set) messages for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS 0x837f0c58 /* [RO][64] Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS 0x837f0c60 /* [RW][64] Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL 0x837f0c68 /* [RW][64] PAUSE control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL 0x837f0c70 /* [RW][64] PFC control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE 0x837f0c78 /* [RW][64] PFC Ethertype for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE 0x837f0c80 /* [RW][64] PFC Opcode for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA 0x837f0c88 /* [RW][64] PFC Destination Address for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL 0x837f0c90 /* [RW][64] LLFC Control Register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS 0x837f0c98 /* [RW][64] Programmable TX LLFC Message fields for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS 0x837f0ca0 /* [RW][64] Programmable RX LLFC Message fields for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA 0x837f0ca8 /* [RO][64] The TimeStamp value of the Tx two-step packets for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS 0x837f0cb0 /* [RO][64] Tx TimeStamp FIFO Status for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS 0x837f0cb8 /* [RO][64] FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS 0x837f0cc0 /* [RW][64] Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS 0x837f0cc8 /* [RO][64] Lag Failover Status for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL 0x837f0cd0 /* [RW][64] Register for EEE Control  for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS 0x837f0cd8 /* [RW][64] EEE Timers for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER 0x837f0ce0 /* [RW][64] EEE One Second Link Status Timer for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_0 0x837f0ce8 /* [RW][64] HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_1 0x837f0cf0 /* [RW][64] HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL 0x837f0cf8 /* [RW][64] MAC EEE control in GMII mode for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST 0x837f0d00 /* [RW][64] Timestamp Adjust registerRefer specification document for more details for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST 0x837f0d08 /* [RW][64] Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL 0x837f0d10 /* [RW][64] Tx CRC corrupt control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL 0x837f0d18 /* [RW][64] Transmit E2EFC/E2ECC control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_0 0x837f0d20 /* [RW][64] E2ECC module header register - MS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_1 0x837f0d28 /* [RW][64] E2ECC module header register - LS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_0 0x837f0d30 /* [RW][64] E2ECC Ethernet header register - MS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_1 0x837f0d38 /* [RW][64] E2ECC Ethernet header register - LS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_0 0x837f0d40 /* [RW][64] E2EFC module header register - MS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_1 0x837f0d48 /* [RW][64] E2EFC module header register - LS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_0 0x837f0d50 /* [RW][64] E2EFC Ethernet header register - MS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_1 0x837f0d58 /* [RW][64] E2EFC Ethernet header register - LS bytes for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT 0x837f0d60 /* [RO][64] XLMAC TX FIFO Cell Count register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT 0x837f0d68 /* [RO][64] XLMAC TX FIFO Cell Request Count Register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL 0x837f0d70 /* [RW][64] Memory Control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL 0x837f0d78 /* [RW][64] XLMAC memories ECC control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR 0x837f0d80 /* [RW][64] XLMAC memories double bit error control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR 0x837f0d88 /* [RW][64] XLMAC memories single bit error control register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS 0x837f0d90 /* [RO][64] Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS 0x837f0d98 /* [RO][64] Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS 0x837f0da0 /* [RW][64] Clear ECC status register, used to reset the sticky status bits for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS 0x837f0da8 /* [RO][64] XLMAC interrupt status register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE 0x837f0db0 /* [RW][64] XLMAC interrupt enable register for XLMAC0/port3 (LPORT port3) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID 0x837f0db8 /* [RO][64] Version ID register for XLMAC0/port3 (LPORT port3) */

#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_WIDTH      64 /* [RW][64] MAC control for XLMAC0/port0 (LPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_WIDTH   64 /* [RW][64] Transmit control for XLMAC0/port0 (NETPORT port0) */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_WIDTH   64 /* [RW][64] Receive control for XLMAC0/port0 (NETPORT port0) */

#define BCHP_XPORT_XLMAC_CORE_0_PORT_REG_SIZE (BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL - BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL)



/***************************************************************************
 *PORT0_XLMAC_CTRL - MAC control for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_NUM_FLDS  15

#define XC_TX_EN_fld                   0
#define XC_RX_EN_fld                   1   
#define XC_LOCAL_LPBK_fld              2
#define XC_RSVD_1_fld                  3
#define XC_REMOVE_FAILOVER_LPBK_fld    4 
#define XC_LAG_FAILOVER_EN_fld         5
#define XC_SOFT_RESET_fld              6
#define XC_RSVD_4_fld                  7
#define XC_LOCAL_LPBK_LEAK_ENB_fld     8
#define XC_RSVD_5_fld                  9
#define XC_RS_SOFT_RESET_fld           10
#define XC_XGMII_IPG_CHECK_DISABLE_fld 11
#define XC_SW_LINK_STATUS_fld          12
#define XC_LINK_STATUS_SELECT_fld      13
#define XC_EXTENDED_HIG2_EN_fld        14

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: reserved0 [63:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffff8000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_reserved0_SHIFT   15

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: EXTENDED_HIG2_EN [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_EXTENDED_HIG2_EN_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_EXTENDED_HIG2_EN_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_EXTENDED_HIG2_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: LINK_STATUS_SELECT [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LINK_STATUS_SELECT_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LINK_STATUS_SELECT_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LINK_STATUS_SELECT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: SW_LINK_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SW_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SW_LINK_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SW_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: XGMII_IPG_CHECK_DISABLE [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: RS_SOFT_RESET [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RS_SOFT_RESET_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RS_SOFT_RESET_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RS_SOFT_RESET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: RSVD_5 [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_5_MASK       BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_5_SHIFT      9
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_5_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: LOCAL_LPBK_LEAK_ENB [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: RSVD_4 [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_4_MASK       BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_4_SHIFT      7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_4_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: SOFT_RESET [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SOFT_RESET_MASK   BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SOFT_RESET_SHIFT  6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_SOFT_RESET_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: LAG_FAILOVER_EN [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LAG_FAILOVER_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LAG_FAILOVER_EN_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LAG_FAILOVER_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: REMOVE_FAILOVER_LPBK [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: RSVD_1 [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_1_MASK       BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_1_SHIFT      3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RSVD_1_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: LOCAL_LPBK [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_LOCAL_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: RX_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RX_EN_SHIFT       1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_RX_EN_DEFAULT     0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CTRL :: TX_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_TX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_TX_EN_SHIFT       0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CTRL_TX_EN_DEFAULT     0

/***************************************************************************
 *PORT0_XLMAC_MODE - XLMAC Mode register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MODE :: reserved0 [63:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffffff80)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_reserved0_SHIFT   7

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MODE :: SPEED_MODE [06:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_SPEED_MODE_MASK   BCHP_UINT64_C(0x00000000, 0x00000070)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_SPEED_MODE_SHIFT  4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_SPEED_MODE_DEFAULT 4

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MODE :: NO_SOP_FOR_CRC_HG [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_NO_SOP_FOR_CRC_HG_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_NO_SOP_FOR_CRC_HG_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_NO_SOP_FOR_CRC_HG_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MODE :: HDR_MODE [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_HDR_MODE_MASK     BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_HDR_MODE_SHIFT    0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MODE_HDR_MODE_DEFAULT  0

/***************************************************************************
 *PORT0_XLMAC_SPARE0 - Spare reg 0 for ECO for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_SPARE0 :: reserved0 [63:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0_reserved0_SHIFT 32

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_SPARE0 :: RSVD [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE0_RSVD_DEFAULT    0

/***************************************************************************
 *PORT0_XLMAC_SPARE1 - Spare reg 1 for ECO for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_SPARE1 :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_SPARE1 :: RSVD [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_SPARE1_RSVD_DEFAULT    0

/***************************************************************************
 *PORT0_XLMAC_TX_CTRL - Transmit control for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_NUM_FLDS  11

#define CRC_MODE_fld             0
#define DISCARD_fld              1   
#define TX_ANY_START_fld         2
#define PAD_EN_fld               3
#define PAD_THRESHOLD_fld        4 
#define AVERAGE_IPG_fld          5
#define THROT_NUM_fld            6
#define THROT_DENOM_fld          7
#define TX_PREAMBLE_LENGTH_fld   8
#define EP_DISCARD_fld           9
#define XTC_TX_THRESHOLD_fld         10

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: reserved0 [63:42] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffc00, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_reserved0_SHIFT 42

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: TX_THRESHOLD [41:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_THRESHOLD_MASK BCHP_UINT64_C(0x000003c0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_THRESHOLD_SHIFT 38
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_THRESHOLD_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: EP_DISCARD [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_EP_DISCARD_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_EP_DISCARD_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_EP_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: TX_PREAMBLE_LENGTH [36:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_MASK BCHP_UINT64_C(0x0000001e, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_DEFAULT 8

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: THROT_DENOM [32:25] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_DENOM_MASK BCHP_UINT64_C(0x00000001, 0xfe000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_DENOM_SHIFT 25
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_DENOM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: THROT_NUM [24:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_NUM_MASK BCHP_UINT64_C(0x00000000, 0x01f80000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_NUM_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_THROT_NUM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: AVERAGE_IPG [18:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_AVERAGE_IPG_MASK BCHP_UINT64_C(0x00000000, 0x0007f000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_AVERAGE_IPG_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_AVERAGE_IPG_DEFAULT 12

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: PAD_THRESHOLD [11:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x00000fe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_THRESHOLD_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: PAD_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_EN_MASK    BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_EN_SHIFT   4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_PAD_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: TX_ANY_START [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_ANY_START_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_TX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: DISCARD [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_DISCARD_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_DISCARD_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CTRL :: CRC_MODE [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_CRC_MODE_MASK  BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_CRC_MODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CTRL_CRC_MODE_DEFAULT 2

/***************************************************************************
 *PORT0_XLMAC_TX_MAC_SA - Transmit Source Address for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_MAC_SA :: CTRL_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA_CTRL_SA_MASK BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA_CTRL_SA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_MAC_SA_CTRL_SA_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_CTRL - Receive control for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_NUM_FLDS  10

#define RSVD_1_fld           0
#define RX_ANY_START_fld     1
#define STRIP_CRC_fld        2
#define STRICT_PREAMBLE_fld  3
#define RUNT_THRESHOLD_fld   4
#define RSVD_2_fld           5
#define RSVD_3_fld           6
#define RX_PASS_CTRL_fld     7
#define RX_PASS_PAUSE_fld    8
#define RX_PASS_PFC_fld      9

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RX_PASS_PFC [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PFC_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PFC_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RX_PASS_PAUSE [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PAUSE_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PAUSE_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_PAUSE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RX_PASS_CTRL [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_CTRL_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_CTRL_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_PASS_CTRL_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RSVD_3 [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_3_MASK    BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_3_SHIFT   12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_3_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RSVD_2 [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_2_MASK    BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_2_SHIFT   11
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RUNT_THRESHOLD [10:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RUNT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x000007f0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RUNT_THRESHOLD_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RUNT_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: STRICT_PREAMBLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRICT_PREAMBLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRICT_PREAMBLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRICT_PREAMBLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: STRIP_CRC [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRIP_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRIP_CRC_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_STRIP_CRC_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RX_ANY_START [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_ANY_START_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CTRL :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_1_MASK    BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_1_SHIFT   0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CTRL_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_MAC_SA - Receive source address for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_MAC_SA :: RX_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA_RX_SA_MASK   BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA_RX_SA_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAC_SA_RX_SA_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_MAX_SIZE - Receive maximum packet size for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_MAX_SIZE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_MAX_SIZE :: RX_MAX_SIZE [13:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_MASK BCHP_UINT64_C(0x00000000, 0x00003fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_DEFAULT 1518

/***************************************************************************
 *PORT0_XLMAC_RX_VLAN_TAG - Inner and Outer VLAN tag fields for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_VLAN_TAG :: reserved0 [63:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_reserved0_MASK BCHP_UINT64_C(0xfffffffc, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_reserved0_SHIFT 34

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG_ENABLE [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG_ENABLE [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_DEFAULT 33024

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_DEFAULT 33024

/***************************************************************************
 *PORT0_XLMAC_RX_LSS_CTRL - Control for LSS (ordered set) messages for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LINK_INTERRUPT [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_REMOTE_FAULT [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LOCAL_FAULT [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: LINK_INTERRUPTION_DISABLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: USE_EXTERNAL_FAULTS_FOR_TX [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: REMOTE_FAULT_DISABLE [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_CTRL :: LOCAL_FAULT_DISABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_LSS_STATUS - Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_STATUS :: LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_STATUS :: REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LSS_STATUS :: LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_CLEAR_RX_LSS_STATUS - Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_PAUSE_CTRL - PAUSE control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: reserved0 [63:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_reserved0_SHIFT 37

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: PAUSE_XOFF_TIMER [36:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_MASK BCHP_UINT64_C(0x0000001f, 0xffe00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: RSVD_2 [20:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_2_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: RSVD_1 [19:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_1_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RSVD_1_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: RX_PAUSE_EN [18:18] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_SHIFT 18
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: TX_PAUSE_EN [17:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_SHIFT 17
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT0_XLMAC_PFC_CTRL - PFC control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: reserved0 [63:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_reserved0_SHIFT 38

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: TX_PFC_EN [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_TX_PFC_EN_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_TX_PFC_EN_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_TX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: RX_PFC_EN [36:36] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RX_PFC_EN_MASK BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RX_PFC_EN_SHIFT 36
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: PFC_STATS_EN [35:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_STATS_EN_MASK BCHP_UINT64_C(0x00000008, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_STATS_EN_SHIFT 35
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_STATS_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: RSVD [34:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RSVD_SHIFT    34
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: FORCE_PFC_XON [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_FORCE_PFC_XON_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_FORCE_PFC_XON_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_FORCE_PFC_XON_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: PFC_REFRESH_EN [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_EN_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_EN_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: PFC_XOFF_TIMER [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_CTRL :: PFC_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT0_XLMAC_PFC_TYPE - PFC Ethertype for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_TYPE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_TYPE :: PFC_ETH_TYPE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE_PFC_ETH_TYPE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE_PFC_ETH_TYPE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_TYPE_PFC_ETH_TYPE_DEFAULT 34824

/***************************************************************************
 *PORT0_XLMAC_PFC_OPCODE - PFC Opcode for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_OPCODE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_OPCODE :: PFC_OPCODE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE_PFC_OPCODE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE_PFC_OPCODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_OPCODE_PFC_OPCODE_DEFAULT 257

/***************************************************************************
 *PORT0_XLMAC_PFC_DA - PFC Destination Address for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_DA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA_reserved0_MASK  BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_PFC_DA :: PFC_MACDA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA_PFC_MACDA_MASK  BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA_PFC_MACDA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_PFC_DA_PFC_MACDA_DEFAULT 1652522221569

/***************************************************************************
 *PORT0_XLMAC_LLFC_CTRL - LLFC Control Register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: LLFC_IMG [13:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IMG_MASK BCHP_UINT64_C(0x00000000, 0x00003fc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IMG_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IMG_DEFAULT 24

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: NO_SOM_FOR_CRC_LLFC [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: LLFC_CRC_IGNORE [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: LLFC_CUT_THROUGH_MODE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: LLFC_IN_IPG_ONLY [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: RX_LLFC_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_RX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_RX_LLFC_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_RX_LLFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LLFC_CTRL :: TX_LLFC_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_TX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_TX_LLFC_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LLFC_CTRL_TX_LLFC_EN_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TX_LLFC_MSG_FIELDS - Programmable TX LLFC Message fields for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_LLFC_MSG_FIELDS :: reserved0 [63:28] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xf0000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_SHIFT 28

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_LLFC_MSG_FIELDS :: LLFC_XOFF_TIME [27:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_MASK BCHP_UINT64_C(0x00000000, 0x0ffff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_LLFC_MSG_FIELDS - Programmable RX LLFC Message fields for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LLFC_MSG_FIELDS :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_PHYSICAL [23:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x00f00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_PHYSICAL [19:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x000ff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA - The TimeStamp value of the Tx two-step packets for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA :: reserved0 [63:49] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_MASK BCHP_UINT64_C(0xfffe0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_SHIFT 49

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TS_ENTRY_VALID [48:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00010000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA :: SEQUENCE_ID [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TIME_STAMP [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS - Tx TimeStamp FIFO Status for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: ENTRY_COUNT [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_FIFO_STATUS - FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: reserved0 [63:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffe00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_reserved0_SHIFT 9

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: LINK_STATUS [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_LINK_STATUS_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_CLEAR_FIFO_STATUS - Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_LAG_FAILOVER_STATUS - Lag Failover Status for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LAG_FAILOVER_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LAG_FAILOVER_STATUS :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_RSVD_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_RSVD_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_RSVD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_LAG_FAILOVER_STATUS :: LAG_FAILOVER_LOOPBACK [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_EEE_CTRL - Register for EEE Control  for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_CTRL :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_RSVD_SHIFT    1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_CTRL :: EEE_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_EEE_EN_MASK   BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_EEE_EN_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_CTRL_EEE_EN_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_EEE_TIMERS - EEE Timers for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_TIMERS :: EEE_REF_COUNT [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_REF_COUNT_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_REF_COUNT_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_REF_COUNT_DEFAULT 312

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_TIMERS :: EEE_WAKE_TIMER [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_TIMERS :: EEE_DELAY_ENTRY_TIMER [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER - EEE One Second Link Status Timer for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: ONE_SECOND_TIMER [23:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x00ffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_DEFAULT 1000000

/***************************************************************************
 *PORT0_XLMAC_HIGIG_HDR_0 - HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_HIGIG_HDR_0 :: HIGIG_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_DEFAULT -324259173170675712

/***************************************************************************
 *PORT0_XLMAC_HIGIG_HDR_1 - HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_HIGIG_HDR_1 :: HIGIG_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_GMII_EEE_CTRL - MAC EEE control in GMII mode for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_GMII_EEE_CTRL :: reserved0 [63:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffe0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_reserved0_SHIFT 17

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_MODE_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_THRESHOLD [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TIMESTAMP_ADJUST - Timestamp Adjust registerRefer specification document for more details for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_ADJUST :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_ADJUST :: TS_USE_CS_OFFSET [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_ADJUST :: TS_TSTS_ADJUST [14:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x00007e00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_ADJUST :: TS_OSTS_ADJUST [08:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000001ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST - Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST :: reserved0 [63:22] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffc00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_SHIFT 22

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST_EN [21:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST [20:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x001ff800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST_EN [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST [09:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000003ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TX_CRC_CORRUPT_CTRL - Tx CRC corrupt control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CRC_CORRUPT_CTRL :: reserved0 [63:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_SHIFT 35

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CRC_CORRUPT_CTRL :: PROG_TX_CRC [34:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_MASK BCHP_UINT64_C(0x00000007, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPTION_MODE [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPT_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_ERR_CORRUPTS_CRC [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_DEFAULT 1

/***************************************************************************
 *PORT0_XLMAC_E2E_CTRL - Transmit E2EFC/E2ECC control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: reserved0 [63:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_reserved0_SHIFT 5

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: E2EFC_DUAL_MODID_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: E2ECC_LEGACY_IMP_EN [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: E2ECC_DUAL_MODID_EN [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: HONOR_PAUSE_FOR_E2E [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2E_CTRL :: E2E_ENABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2E_ENABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2E_ENABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2E_CTRL_E2E_ENABLE_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_E2ECC_MODULE_HDR_0 - E2ECC module header register - MS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2ECC_MODULE_HDR_0 :: E2ECC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_DEFAULT -324241589037694976

/***************************************************************************
 *PORT0_XLMAC_E2ECC_MODULE_HDR_1 - E2ECC module header register - LS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2ECC_MODULE_HDR_1 :: E2ECC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_E2ECC_DATA_HDR_0 - E2ECC Ethernet header register - MS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2ECC_DATA_HDR_0 :: E2ECC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT0_XLMAC_E2ECC_DATA_HDR_1 - E2ECC Ethernet header register - LS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2ECC_DATA_HDR_1 :: E2ECC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT0_XLMAC_E2EFC_MODULE_HDR_0 - E2EFC module header register - MS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2EFC_MODULE_HDR_0 :: E2EFC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_DEFAULT -324241589306130432

/***************************************************************************
 *PORT0_XLMAC_E2EFC_MODULE_HDR_1 - E2EFC module header register - LS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2EFC_MODULE_HDR_1 :: E2EFC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_E2EFC_DATA_HDR_0 - E2EFC Ethernet header register - MS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2EFC_DATA_HDR_0 :: E2EFC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT0_XLMAC_E2EFC_DATA_HDR_1 - E2EFC Ethernet header register - LS bytes for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_E2EFC_DATA_HDR_1 :: E2EFC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT0_XLMAC_TXFIFO_CELL_CNT - XLMAC TX FIFO Cell Count register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TXFIFO_CELL_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TXFIFO_CELL_CNT :: CELL_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TXFIFO_CELL_REQ_CNT - XLMAC TX FIFO Cell Request Count Register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TXFIFO_CELL_REQ_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TXFIFO_CELL_REQ_CNT :: REQ_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_MEM_CTRL - Memory Control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MEM_CTRL :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MEM_CTRL :: TX_CDC_MEM_CTRL_TM [23:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_MEM_CTRL :: RX_CDC_MEM_CTRL_TM [11:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_ECC_CTRL - XLMAC memories ECC control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_CTRL :: TX_CDC_ECC_CTRL_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_CTRL :: RX_CDC_ECC_CTRL_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_DEFAULT 1

/***************************************************************************
 *PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR - XLMAC memories double bit error control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: TX_CDC_FORCE_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: RX_CDC_FORCE_DOUBLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR - XLMAC memories single bit error control register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: TX_CDC_FORCE_SINGLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: RX_CDC_FORCE_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_RX_CDC_ECC_STATUS - Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_TX_CDC_ECC_STATUS - Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_CLEAR_ECC_STATUS - Clear ECC status register, used to reset the sticky status bits for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_ECC_STATUS :: reserved0 [63:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_reserved0_SHIFT 4

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_DOUBLE_BIT_ERR [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_SINGLE_BIT_ERR [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_INTR_STATUS - XLMAC interrupt status register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_STATUS :: SUM_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_INTR_ENABLE - XLMAC interrupt enable register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_INTR_ENABLE :: EN_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT0_XLMAC_VERSION_ID - Version ID register for XLMAC0/port0 (LPORT port0)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_VERSION_ID :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT0_XLMAC_VERSION_ID :: XLMAC_VERSION [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID_XLMAC_VERSION_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID_XLMAC_VERSION_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT0_XLMAC_VERSION_ID_XLMAC_VERSION_DEFAULT 41025

/***************************************************************************
 *PORT1_XLMAC_CTRL - MAC control for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: reserved0 [63:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffff8000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_reserved0_SHIFT   15

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: EXTENDED_HIG2_EN [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_EXTENDED_HIG2_EN_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_EXTENDED_HIG2_EN_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_EXTENDED_HIG2_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: LINK_STATUS_SELECT [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LINK_STATUS_SELECT_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LINK_STATUS_SELECT_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LINK_STATUS_SELECT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: SW_LINK_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SW_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SW_LINK_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SW_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: XGMII_IPG_CHECK_DISABLE [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: RS_SOFT_RESET [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RS_SOFT_RESET_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RS_SOFT_RESET_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RS_SOFT_RESET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: RSVD_5 [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_5_MASK       BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_5_SHIFT      9
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_5_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: LOCAL_LPBK_LEAK_ENB [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: RSVD_4 [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_4_MASK       BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_4_SHIFT      7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_4_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: SOFT_RESET [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SOFT_RESET_MASK   BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SOFT_RESET_SHIFT  6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_SOFT_RESET_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: LAG_FAILOVER_EN [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LAG_FAILOVER_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LAG_FAILOVER_EN_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LAG_FAILOVER_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: REMOVE_FAILOVER_LPBK [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: RSVD_1 [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_1_MASK       BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_1_SHIFT      3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RSVD_1_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: LOCAL_LPBK [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_LOCAL_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: RX_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RX_EN_SHIFT       1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_RX_EN_DEFAULT     0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CTRL :: TX_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_TX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_TX_EN_SHIFT       0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CTRL_TX_EN_DEFAULT     0

/***************************************************************************
 *PORT1_XLMAC_MODE - XLMAC Mode register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MODE :: reserved0 [63:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffffff80)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_reserved0_SHIFT   7

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MODE :: SPEED_MODE [06:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_SPEED_MODE_MASK   BCHP_UINT64_C(0x00000000, 0x00000070)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_SPEED_MODE_SHIFT  4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_SPEED_MODE_DEFAULT 4

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MODE :: NO_SOP_FOR_CRC_HG [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_NO_SOP_FOR_CRC_HG_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_NO_SOP_FOR_CRC_HG_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_NO_SOP_FOR_CRC_HG_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MODE :: HDR_MODE [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_HDR_MODE_MASK     BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_HDR_MODE_SHIFT    0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MODE_HDR_MODE_DEFAULT  0

/***************************************************************************
 *PORT1_XLMAC_SPARE0 - Spare reg 0 for ECO for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_SPARE0 :: reserved0 [63:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0_reserved0_SHIFT 32

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_SPARE0 :: RSVD [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE0_RSVD_DEFAULT    0

/***************************************************************************
 *PORT1_XLMAC_SPARE1 - Spare reg 1 for ECO for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_SPARE1 :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_SPARE1 :: RSVD [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_SPARE1_RSVD_DEFAULT    0

/***************************************************************************
 *PORT1_XLMAC_TX_CTRL - Transmit control for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: reserved0 [63:42] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffc00, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_reserved0_SHIFT 42

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: TX_THRESHOLD [41:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_THRESHOLD_MASK BCHP_UINT64_C(0x000003c0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_THRESHOLD_SHIFT 38
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_THRESHOLD_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: EP_DISCARD [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_EP_DISCARD_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_EP_DISCARD_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_EP_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: TX_PREAMBLE_LENGTH [36:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_MASK BCHP_UINT64_C(0x0000001e, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_DEFAULT 8

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: THROT_DENOM [32:25] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_DENOM_MASK BCHP_UINT64_C(0x00000001, 0xfe000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_DENOM_SHIFT 25
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_DENOM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: THROT_NUM [24:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_NUM_MASK BCHP_UINT64_C(0x00000000, 0x01f80000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_NUM_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_THROT_NUM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: AVERAGE_IPG [18:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_AVERAGE_IPG_MASK BCHP_UINT64_C(0x00000000, 0x0007f000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_AVERAGE_IPG_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_AVERAGE_IPG_DEFAULT 12

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: PAD_THRESHOLD [11:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x00000fe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_THRESHOLD_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: PAD_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_EN_MASK    BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_EN_SHIFT   4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_PAD_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: TX_ANY_START [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_ANY_START_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_TX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: DISCARD [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_DISCARD_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_DISCARD_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CTRL :: CRC_MODE [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_CRC_MODE_MASK  BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_CRC_MODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CTRL_CRC_MODE_DEFAULT 2

/***************************************************************************
 *PORT1_XLMAC_TX_MAC_SA - Transmit Source Address for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_MAC_SA :: CTRL_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA_CTRL_SA_MASK BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA_CTRL_SA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_MAC_SA_CTRL_SA_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_CTRL - Receive control for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RX_PASS_PFC [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PFC_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PFC_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RX_PASS_PAUSE [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PAUSE_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PAUSE_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_PAUSE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RX_PASS_CTRL [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_CTRL_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_CTRL_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_PASS_CTRL_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RSVD_3 [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_3_MASK    BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_3_SHIFT   12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_3_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RSVD_2 [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_2_MASK    BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_2_SHIFT   11
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RUNT_THRESHOLD [10:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RUNT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x000007f0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RUNT_THRESHOLD_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RUNT_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: STRICT_PREAMBLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRICT_PREAMBLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRICT_PREAMBLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRICT_PREAMBLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: STRIP_CRC [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRIP_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRIP_CRC_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_STRIP_CRC_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RX_ANY_START [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_ANY_START_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CTRL :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_1_MASK    BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_1_SHIFT   0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CTRL_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_MAC_SA - Receive source address for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_MAC_SA :: RX_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA_RX_SA_MASK   BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA_RX_SA_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAC_SA_RX_SA_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_MAX_SIZE - Receive maximum packet size for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_MAX_SIZE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_MAX_SIZE :: RX_MAX_SIZE [13:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_MASK BCHP_UINT64_C(0x00000000, 0x00003fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_DEFAULT 1518

/***************************************************************************
 *PORT1_XLMAC_RX_VLAN_TAG - Inner and Outer VLAN tag fields for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_VLAN_TAG :: reserved0 [63:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_reserved0_MASK BCHP_UINT64_C(0xfffffffc, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_reserved0_SHIFT 34

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG_ENABLE [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG_ENABLE [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_DEFAULT 33024

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_DEFAULT 33024

/***************************************************************************
 *PORT1_XLMAC_RX_LSS_CTRL - Control for LSS (ordered set) messages for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LINK_INTERRUPT [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_REMOTE_FAULT [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LOCAL_FAULT [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: LINK_INTERRUPTION_DISABLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: USE_EXTERNAL_FAULTS_FOR_TX [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: REMOTE_FAULT_DISABLE [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_CTRL :: LOCAL_FAULT_DISABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_LSS_STATUS - Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_STATUS :: LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_STATUS :: REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LSS_STATUS :: LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_CLEAR_RX_LSS_STATUS - Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_PAUSE_CTRL - PAUSE control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: reserved0 [63:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_reserved0_SHIFT 37

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: PAUSE_XOFF_TIMER [36:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_MASK BCHP_UINT64_C(0x0000001f, 0xffe00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: RSVD_2 [20:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_2_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: RSVD_1 [19:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_1_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RSVD_1_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: RX_PAUSE_EN [18:18] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_SHIFT 18
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: TX_PAUSE_EN [17:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_SHIFT 17
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT1_XLMAC_PFC_CTRL - PFC control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: reserved0 [63:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_reserved0_SHIFT 38

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: TX_PFC_EN [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_TX_PFC_EN_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_TX_PFC_EN_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_TX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: RX_PFC_EN [36:36] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RX_PFC_EN_MASK BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RX_PFC_EN_SHIFT 36
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: PFC_STATS_EN [35:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_STATS_EN_MASK BCHP_UINT64_C(0x00000008, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_STATS_EN_SHIFT 35
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_STATS_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: RSVD [34:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RSVD_SHIFT    34
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: FORCE_PFC_XON [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_FORCE_PFC_XON_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_FORCE_PFC_XON_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_FORCE_PFC_XON_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: PFC_REFRESH_EN [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_EN_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_EN_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: PFC_XOFF_TIMER [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_CTRL :: PFC_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT1_XLMAC_PFC_TYPE - PFC Ethertype for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_TYPE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_TYPE :: PFC_ETH_TYPE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE_PFC_ETH_TYPE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE_PFC_ETH_TYPE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_TYPE_PFC_ETH_TYPE_DEFAULT 34824

/***************************************************************************
 *PORT1_XLMAC_PFC_OPCODE - PFC Opcode for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_OPCODE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_OPCODE :: PFC_OPCODE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE_PFC_OPCODE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE_PFC_OPCODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_OPCODE_PFC_OPCODE_DEFAULT 257

/***************************************************************************
 *PORT1_XLMAC_PFC_DA - PFC Destination Address for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_DA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA_reserved0_MASK  BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_PFC_DA :: PFC_MACDA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA_PFC_MACDA_MASK  BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA_PFC_MACDA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_PFC_DA_PFC_MACDA_DEFAULT 1652522221569

/***************************************************************************
 *PORT1_XLMAC_LLFC_CTRL - LLFC Control Register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: LLFC_IMG [13:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IMG_MASK BCHP_UINT64_C(0x00000000, 0x00003fc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IMG_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IMG_DEFAULT 24

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: NO_SOM_FOR_CRC_LLFC [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: LLFC_CRC_IGNORE [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: LLFC_CUT_THROUGH_MODE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: LLFC_IN_IPG_ONLY [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: RX_LLFC_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_RX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_RX_LLFC_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_RX_LLFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LLFC_CTRL :: TX_LLFC_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_TX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_TX_LLFC_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LLFC_CTRL_TX_LLFC_EN_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TX_LLFC_MSG_FIELDS - Programmable TX LLFC Message fields for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_LLFC_MSG_FIELDS :: reserved0 [63:28] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xf0000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_SHIFT 28

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_LLFC_MSG_FIELDS :: LLFC_XOFF_TIME [27:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_MASK BCHP_UINT64_C(0x00000000, 0x0ffff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_LLFC_MSG_FIELDS - Programmable RX LLFC Message fields for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LLFC_MSG_FIELDS :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_PHYSICAL [23:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x00f00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_PHYSICAL [19:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x000ff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA - The TimeStamp value of the Tx two-step packets for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA :: reserved0 [63:49] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_MASK BCHP_UINT64_C(0xfffe0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_SHIFT 49

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TS_ENTRY_VALID [48:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00010000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA :: SEQUENCE_ID [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TIME_STAMP [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS - Tx TimeStamp FIFO Status for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: ENTRY_COUNT [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_FIFO_STATUS - FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: reserved0 [63:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffe00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_reserved0_SHIFT 9

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: LINK_STATUS [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_LINK_STATUS_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_CLEAR_FIFO_STATUS - Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_LAG_FAILOVER_STATUS - Lag Failover Status for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LAG_FAILOVER_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LAG_FAILOVER_STATUS :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_RSVD_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_RSVD_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_RSVD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_LAG_FAILOVER_STATUS :: LAG_FAILOVER_LOOPBACK [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_EEE_CTRL - Register for EEE Control  for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_CTRL :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_RSVD_SHIFT    1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_CTRL :: EEE_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_EEE_EN_MASK   BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_EEE_EN_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_CTRL_EEE_EN_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_EEE_TIMERS - EEE Timers for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_TIMERS :: EEE_REF_COUNT [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_REF_COUNT_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_REF_COUNT_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_REF_COUNT_DEFAULT 312

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_TIMERS :: EEE_WAKE_TIMER [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_TIMERS :: EEE_DELAY_ENTRY_TIMER [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER - EEE One Second Link Status Timer for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: ONE_SECOND_TIMER [23:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x00ffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_DEFAULT 1000000

/***************************************************************************
 *PORT1_XLMAC_HIGIG_HDR_0 - HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_HIGIG_HDR_0 :: HIGIG_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_DEFAULT -324259173170675712

/***************************************************************************
 *PORT1_XLMAC_HIGIG_HDR_1 - HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_HIGIG_HDR_1 :: HIGIG_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_GMII_EEE_CTRL - MAC EEE control in GMII mode for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_GMII_EEE_CTRL :: reserved0 [63:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffe0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_reserved0_SHIFT 17

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_MODE_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_THRESHOLD [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TIMESTAMP_ADJUST - Timestamp Adjust registerRefer specification document for more details for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_ADJUST :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_ADJUST :: TS_USE_CS_OFFSET [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_ADJUST :: TS_TSTS_ADJUST [14:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x00007e00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_ADJUST :: TS_OSTS_ADJUST [08:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000001ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST - Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST :: reserved0 [63:22] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffc00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_SHIFT 22

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST_EN [21:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST [20:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x001ff800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST_EN [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST [09:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000003ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TX_CRC_CORRUPT_CTRL - Tx CRC corrupt control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CRC_CORRUPT_CTRL :: reserved0 [63:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_SHIFT 35

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CRC_CORRUPT_CTRL :: PROG_TX_CRC [34:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_MASK BCHP_UINT64_C(0x00000007, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPTION_MODE [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPT_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_ERR_CORRUPTS_CRC [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_DEFAULT 1

/***************************************************************************
 *PORT1_XLMAC_E2E_CTRL - Transmit E2EFC/E2ECC control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: reserved0 [63:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_reserved0_SHIFT 5

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: E2EFC_DUAL_MODID_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: E2ECC_LEGACY_IMP_EN [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: E2ECC_DUAL_MODID_EN [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: HONOR_PAUSE_FOR_E2E [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2E_CTRL :: E2E_ENABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2E_ENABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2E_ENABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2E_CTRL_E2E_ENABLE_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_E2ECC_MODULE_HDR_0 - E2ECC module header register - MS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2ECC_MODULE_HDR_0 :: E2ECC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_DEFAULT -324241589037694976

/***************************************************************************
 *PORT1_XLMAC_E2ECC_MODULE_HDR_1 - E2ECC module header register - LS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2ECC_MODULE_HDR_1 :: E2ECC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_E2ECC_DATA_HDR_0 - E2ECC Ethernet header register - MS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2ECC_DATA_HDR_0 :: E2ECC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT1_XLMAC_E2ECC_DATA_HDR_1 - E2ECC Ethernet header register - LS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2ECC_DATA_HDR_1 :: E2ECC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT1_XLMAC_E2EFC_MODULE_HDR_0 - E2EFC module header register - MS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2EFC_MODULE_HDR_0 :: E2EFC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_DEFAULT -324241589306130432

/***************************************************************************
 *PORT1_XLMAC_E2EFC_MODULE_HDR_1 - E2EFC module header register - LS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2EFC_MODULE_HDR_1 :: E2EFC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_E2EFC_DATA_HDR_0 - E2EFC Ethernet header register - MS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2EFC_DATA_HDR_0 :: E2EFC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT1_XLMAC_E2EFC_DATA_HDR_1 - E2EFC Ethernet header register - LS bytes for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_E2EFC_DATA_HDR_1 :: E2EFC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT1_XLMAC_TXFIFO_CELL_CNT - XLMAC TX FIFO Cell Count register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TXFIFO_CELL_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TXFIFO_CELL_CNT :: CELL_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TXFIFO_CELL_REQ_CNT - XLMAC TX FIFO Cell Request Count Register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TXFIFO_CELL_REQ_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TXFIFO_CELL_REQ_CNT :: REQ_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_MEM_CTRL - Memory Control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MEM_CTRL :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MEM_CTRL :: TX_CDC_MEM_CTRL_TM [23:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_MEM_CTRL :: RX_CDC_MEM_CTRL_TM [11:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_ECC_CTRL - XLMAC memories ECC control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_CTRL :: TX_CDC_ECC_CTRL_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_CTRL :: RX_CDC_ECC_CTRL_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_DEFAULT 1

/***************************************************************************
 *PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR - XLMAC memories double bit error control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: TX_CDC_FORCE_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: RX_CDC_FORCE_DOUBLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR - XLMAC memories single bit error control register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: TX_CDC_FORCE_SINGLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: RX_CDC_FORCE_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_RX_CDC_ECC_STATUS - Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_TX_CDC_ECC_STATUS - Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_CLEAR_ECC_STATUS - Clear ECC status register, used to reset the sticky status bits for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_ECC_STATUS :: reserved0 [63:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_reserved0_SHIFT 4

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_DOUBLE_BIT_ERR [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_SINGLE_BIT_ERR [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_INTR_STATUS - XLMAC interrupt status register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_STATUS :: SUM_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_INTR_ENABLE - XLMAC interrupt enable register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_INTR_ENABLE :: EN_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT1_XLMAC_VERSION_ID - Version ID register for XLMAC0/port1 (LPORT port1)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_VERSION_ID :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT1_XLMAC_VERSION_ID :: XLMAC_VERSION [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID_XLMAC_VERSION_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID_XLMAC_VERSION_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT1_XLMAC_VERSION_ID_XLMAC_VERSION_DEFAULT 41025

/***************************************************************************
 *PORT2_XLMAC_CTRL - MAC control for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: reserved0 [63:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffff8000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_reserved0_SHIFT   15

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: EXTENDED_HIG2_EN [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_EXTENDED_HIG2_EN_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_EXTENDED_HIG2_EN_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_EXTENDED_HIG2_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: LINK_STATUS_SELECT [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LINK_STATUS_SELECT_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LINK_STATUS_SELECT_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LINK_STATUS_SELECT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: SW_LINK_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SW_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SW_LINK_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SW_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: XGMII_IPG_CHECK_DISABLE [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: RS_SOFT_RESET [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RS_SOFT_RESET_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RS_SOFT_RESET_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RS_SOFT_RESET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: RSVD_5 [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_5_MASK       BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_5_SHIFT      9
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_5_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: LOCAL_LPBK_LEAK_ENB [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: RSVD_4 [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_4_MASK       BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_4_SHIFT      7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_4_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: SOFT_RESET [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SOFT_RESET_MASK   BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SOFT_RESET_SHIFT  6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_SOFT_RESET_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: LAG_FAILOVER_EN [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LAG_FAILOVER_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LAG_FAILOVER_EN_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LAG_FAILOVER_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: REMOVE_FAILOVER_LPBK [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: RSVD_1 [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_1_MASK       BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_1_SHIFT      3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RSVD_1_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: LOCAL_LPBK [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_LOCAL_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: RX_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RX_EN_SHIFT       1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_RX_EN_DEFAULT     0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CTRL :: TX_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_TX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_TX_EN_SHIFT       0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CTRL_TX_EN_DEFAULT     0

/***************************************************************************
 *PORT2_XLMAC_MODE - XLMAC Mode register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MODE :: reserved0 [63:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffffff80)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_reserved0_SHIFT   7

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MODE :: SPEED_MODE [06:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_SPEED_MODE_MASK   BCHP_UINT64_C(0x00000000, 0x00000070)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_SPEED_MODE_SHIFT  4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_SPEED_MODE_DEFAULT 4

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MODE :: NO_SOP_FOR_CRC_HG [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_NO_SOP_FOR_CRC_HG_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_NO_SOP_FOR_CRC_HG_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_NO_SOP_FOR_CRC_HG_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MODE :: HDR_MODE [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_HDR_MODE_MASK     BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_HDR_MODE_SHIFT    0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MODE_HDR_MODE_DEFAULT  0

/***************************************************************************
 *PORT2_XLMAC_SPARE0 - Spare reg 0 for ECO for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_SPARE0 :: reserved0 [63:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0_reserved0_SHIFT 32

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_SPARE0 :: RSVD [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE0_RSVD_DEFAULT    0

/***************************************************************************
 *PORT2_XLMAC_SPARE1 - Spare reg 1 for ECO for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_SPARE1 :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_SPARE1 :: RSVD [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_SPARE1_RSVD_DEFAULT    0

/***************************************************************************
 *PORT2_XLMAC_TX_CTRL - Transmit control for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: reserved0 [63:42] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffc00, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_reserved0_SHIFT 42

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: TX_THRESHOLD [41:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_THRESHOLD_MASK BCHP_UINT64_C(0x000003c0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_THRESHOLD_SHIFT 38
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_THRESHOLD_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: EP_DISCARD [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_EP_DISCARD_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_EP_DISCARD_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_EP_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: TX_PREAMBLE_LENGTH [36:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_MASK BCHP_UINT64_C(0x0000001e, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_DEFAULT 8

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: THROT_DENOM [32:25] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_DENOM_MASK BCHP_UINT64_C(0x00000001, 0xfe000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_DENOM_SHIFT 25
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_DENOM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: THROT_NUM [24:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_NUM_MASK BCHP_UINT64_C(0x00000000, 0x01f80000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_NUM_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_THROT_NUM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: AVERAGE_IPG [18:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_AVERAGE_IPG_MASK BCHP_UINT64_C(0x00000000, 0x0007f000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_AVERAGE_IPG_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_AVERAGE_IPG_DEFAULT 12

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: PAD_THRESHOLD [11:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x00000fe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_THRESHOLD_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: PAD_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_EN_MASK    BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_EN_SHIFT   4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_PAD_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: TX_ANY_START [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_ANY_START_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_TX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: DISCARD [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_DISCARD_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_DISCARD_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CTRL :: CRC_MODE [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_CRC_MODE_MASK  BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_CRC_MODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CTRL_CRC_MODE_DEFAULT 2

/***************************************************************************
 *PORT2_XLMAC_TX_MAC_SA - Transmit Source Address for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_MAC_SA :: CTRL_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA_CTRL_SA_MASK BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA_CTRL_SA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_MAC_SA_CTRL_SA_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_CTRL - Receive control for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RX_PASS_PFC [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PFC_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PFC_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RX_PASS_PAUSE [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PAUSE_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PAUSE_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_PAUSE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RX_PASS_CTRL [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_CTRL_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_CTRL_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_PASS_CTRL_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RSVD_3 [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_3_MASK    BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_3_SHIFT   12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_3_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RSVD_2 [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_2_MASK    BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_2_SHIFT   11
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RUNT_THRESHOLD [10:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RUNT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x000007f0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RUNT_THRESHOLD_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RUNT_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: STRICT_PREAMBLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRICT_PREAMBLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRICT_PREAMBLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRICT_PREAMBLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: STRIP_CRC [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRIP_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRIP_CRC_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_STRIP_CRC_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RX_ANY_START [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_ANY_START_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CTRL :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_1_MASK    BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_1_SHIFT   0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CTRL_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_MAC_SA - Receive source address for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_MAC_SA :: RX_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA_RX_SA_MASK   BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA_RX_SA_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAC_SA_RX_SA_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_MAX_SIZE - Receive maximum packet size for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_MAX_SIZE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_MAX_SIZE :: RX_MAX_SIZE [13:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_MASK BCHP_UINT64_C(0x00000000, 0x00003fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_DEFAULT 1518

/***************************************************************************
 *PORT2_XLMAC_RX_VLAN_TAG - Inner and Outer VLAN tag fields for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_VLAN_TAG :: reserved0 [63:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_reserved0_MASK BCHP_UINT64_C(0xfffffffc, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_reserved0_SHIFT 34

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG_ENABLE [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG_ENABLE [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_DEFAULT 33024

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_DEFAULT 33024

/***************************************************************************
 *PORT2_XLMAC_RX_LSS_CTRL - Control for LSS (ordered set) messages for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LINK_INTERRUPT [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_REMOTE_FAULT [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LOCAL_FAULT [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: LINK_INTERRUPTION_DISABLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: USE_EXTERNAL_FAULTS_FOR_TX [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: REMOTE_FAULT_DISABLE [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_CTRL :: LOCAL_FAULT_DISABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_LSS_STATUS - Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_STATUS :: LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_STATUS :: REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LSS_STATUS :: LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_CLEAR_RX_LSS_STATUS - Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_PAUSE_CTRL - PAUSE control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: reserved0 [63:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_reserved0_SHIFT 37

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: PAUSE_XOFF_TIMER [36:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_MASK BCHP_UINT64_C(0x0000001f, 0xffe00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: RSVD_2 [20:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_2_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: RSVD_1 [19:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_1_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RSVD_1_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: RX_PAUSE_EN [18:18] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_SHIFT 18
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: TX_PAUSE_EN [17:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_SHIFT 17
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT2_XLMAC_PFC_CTRL - PFC control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: reserved0 [63:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_reserved0_SHIFT 38

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: TX_PFC_EN [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_TX_PFC_EN_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_TX_PFC_EN_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_TX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: RX_PFC_EN [36:36] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RX_PFC_EN_MASK BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RX_PFC_EN_SHIFT 36
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: PFC_STATS_EN [35:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_STATS_EN_MASK BCHP_UINT64_C(0x00000008, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_STATS_EN_SHIFT 35
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_STATS_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: RSVD [34:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RSVD_SHIFT    34
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: FORCE_PFC_XON [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_FORCE_PFC_XON_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_FORCE_PFC_XON_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_FORCE_PFC_XON_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: PFC_REFRESH_EN [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_EN_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_EN_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: PFC_XOFF_TIMER [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_CTRL :: PFC_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT2_XLMAC_PFC_TYPE - PFC Ethertype for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_TYPE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_TYPE :: PFC_ETH_TYPE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE_PFC_ETH_TYPE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE_PFC_ETH_TYPE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_TYPE_PFC_ETH_TYPE_DEFAULT 34824

/***************************************************************************
 *PORT2_XLMAC_PFC_OPCODE - PFC Opcode for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_OPCODE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_OPCODE :: PFC_OPCODE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE_PFC_OPCODE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE_PFC_OPCODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_OPCODE_PFC_OPCODE_DEFAULT 257

/***************************************************************************
 *PORT2_XLMAC_PFC_DA - PFC Destination Address for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_DA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA_reserved0_MASK  BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_PFC_DA :: PFC_MACDA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA_PFC_MACDA_MASK  BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA_PFC_MACDA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_PFC_DA_PFC_MACDA_DEFAULT 1652522221569

/***************************************************************************
 *PORT2_XLMAC_LLFC_CTRL - LLFC Control Register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: LLFC_IMG [13:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IMG_MASK BCHP_UINT64_C(0x00000000, 0x00003fc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IMG_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IMG_DEFAULT 24

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: NO_SOM_FOR_CRC_LLFC [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: LLFC_CRC_IGNORE [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: LLFC_CUT_THROUGH_MODE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: LLFC_IN_IPG_ONLY [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: RX_LLFC_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_RX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_RX_LLFC_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_RX_LLFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LLFC_CTRL :: TX_LLFC_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_TX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_TX_LLFC_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LLFC_CTRL_TX_LLFC_EN_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TX_LLFC_MSG_FIELDS - Programmable TX LLFC Message fields for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_LLFC_MSG_FIELDS :: reserved0 [63:28] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xf0000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_SHIFT 28

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_LLFC_MSG_FIELDS :: LLFC_XOFF_TIME [27:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_MASK BCHP_UINT64_C(0x00000000, 0x0ffff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_LLFC_MSG_FIELDS - Programmable RX LLFC Message fields for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LLFC_MSG_FIELDS :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_PHYSICAL [23:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x00f00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_PHYSICAL [19:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x000ff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA - The TimeStamp value of the Tx two-step packets for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA :: reserved0 [63:49] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_MASK BCHP_UINT64_C(0xfffe0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_SHIFT 49

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TS_ENTRY_VALID [48:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00010000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA :: SEQUENCE_ID [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TIME_STAMP [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS - Tx TimeStamp FIFO Status for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: ENTRY_COUNT [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_FIFO_STATUS - FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: reserved0 [63:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffe00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_reserved0_SHIFT 9

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: LINK_STATUS [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_LINK_STATUS_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_CLEAR_FIFO_STATUS - Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_LAG_FAILOVER_STATUS - Lag Failover Status for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LAG_FAILOVER_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LAG_FAILOVER_STATUS :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_RSVD_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_RSVD_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_RSVD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_LAG_FAILOVER_STATUS :: LAG_FAILOVER_LOOPBACK [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_EEE_CTRL - Register for EEE Control  for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_CTRL :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_RSVD_SHIFT    1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_CTRL :: EEE_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_EEE_EN_MASK   BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_EEE_EN_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_CTRL_EEE_EN_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_EEE_TIMERS - EEE Timers for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_TIMERS :: EEE_REF_COUNT [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_REF_COUNT_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_REF_COUNT_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_REF_COUNT_DEFAULT 312

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_TIMERS :: EEE_WAKE_TIMER [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_TIMERS :: EEE_DELAY_ENTRY_TIMER [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER - EEE One Second Link Status Timer for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: ONE_SECOND_TIMER [23:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x00ffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_DEFAULT 1000000

/***************************************************************************
 *PORT2_XLMAC_HIGIG_HDR_0 - HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_HIGIG_HDR_0 :: HIGIG_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_DEFAULT -324259173170675712

/***************************************************************************
 *PORT2_XLMAC_HIGIG_HDR_1 - HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_HIGIG_HDR_1 :: HIGIG_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_GMII_EEE_CTRL - MAC EEE control in GMII mode for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_GMII_EEE_CTRL :: reserved0 [63:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffe0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_reserved0_SHIFT 17

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_MODE_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_THRESHOLD [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TIMESTAMP_ADJUST - Timestamp Adjust registerRefer specification document for more details for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_ADJUST :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_ADJUST :: TS_USE_CS_OFFSET [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_ADJUST :: TS_TSTS_ADJUST [14:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x00007e00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_ADJUST :: TS_OSTS_ADJUST [08:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000001ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST - Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST :: reserved0 [63:22] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffc00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_SHIFT 22

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST_EN [21:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST [20:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x001ff800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST_EN [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST [09:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000003ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TX_CRC_CORRUPT_CTRL - Tx CRC corrupt control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CRC_CORRUPT_CTRL :: reserved0 [63:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_SHIFT 35

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CRC_CORRUPT_CTRL :: PROG_TX_CRC [34:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_MASK BCHP_UINT64_C(0x00000007, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPTION_MODE [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPT_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_ERR_CORRUPTS_CRC [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_DEFAULT 1

/***************************************************************************
 *PORT2_XLMAC_E2E_CTRL - Transmit E2EFC/E2ECC control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: reserved0 [63:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_reserved0_SHIFT 5

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: E2EFC_DUAL_MODID_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: E2ECC_LEGACY_IMP_EN [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: E2ECC_DUAL_MODID_EN [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: HONOR_PAUSE_FOR_E2E [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2E_CTRL :: E2E_ENABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2E_ENABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2E_ENABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2E_CTRL_E2E_ENABLE_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_E2ECC_MODULE_HDR_0 - E2ECC module header register - MS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2ECC_MODULE_HDR_0 :: E2ECC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_DEFAULT -324241589037694976

/***************************************************************************
 *PORT2_XLMAC_E2ECC_MODULE_HDR_1 - E2ECC module header register - LS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2ECC_MODULE_HDR_1 :: E2ECC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_E2ECC_DATA_HDR_0 - E2ECC Ethernet header register - MS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2ECC_DATA_HDR_0 :: E2ECC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT2_XLMAC_E2ECC_DATA_HDR_1 - E2ECC Ethernet header register - LS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2ECC_DATA_HDR_1 :: E2ECC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT2_XLMAC_E2EFC_MODULE_HDR_0 - E2EFC module header register - MS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2EFC_MODULE_HDR_0 :: E2EFC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_DEFAULT -324241589306130432

/***************************************************************************
 *PORT2_XLMAC_E2EFC_MODULE_HDR_1 - E2EFC module header register - LS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2EFC_MODULE_HDR_1 :: E2EFC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_E2EFC_DATA_HDR_0 - E2EFC Ethernet header register - MS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2EFC_DATA_HDR_0 :: E2EFC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT2_XLMAC_E2EFC_DATA_HDR_1 - E2EFC Ethernet header register - LS bytes for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_E2EFC_DATA_HDR_1 :: E2EFC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT2_XLMAC_TXFIFO_CELL_CNT - XLMAC TX FIFO Cell Count register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TXFIFO_CELL_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TXFIFO_CELL_CNT :: CELL_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TXFIFO_CELL_REQ_CNT - XLMAC TX FIFO Cell Request Count Register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TXFIFO_CELL_REQ_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TXFIFO_CELL_REQ_CNT :: REQ_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_MEM_CTRL - Memory Control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MEM_CTRL :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MEM_CTRL :: TX_CDC_MEM_CTRL_TM [23:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_MEM_CTRL :: RX_CDC_MEM_CTRL_TM [11:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_ECC_CTRL - XLMAC memories ECC control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_CTRL :: TX_CDC_ECC_CTRL_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_CTRL :: RX_CDC_ECC_CTRL_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_DEFAULT 1

/***************************************************************************
 *PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR - XLMAC memories double bit error control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: TX_CDC_FORCE_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: RX_CDC_FORCE_DOUBLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR - XLMAC memories single bit error control register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: TX_CDC_FORCE_SINGLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: RX_CDC_FORCE_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_RX_CDC_ECC_STATUS - Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_TX_CDC_ECC_STATUS - Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_CLEAR_ECC_STATUS - Clear ECC status register, used to reset the sticky status bits for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_ECC_STATUS :: reserved0 [63:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_reserved0_SHIFT 4

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_DOUBLE_BIT_ERR [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_SINGLE_BIT_ERR [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_INTR_STATUS - XLMAC interrupt status register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_STATUS :: SUM_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_INTR_ENABLE - XLMAC interrupt enable register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_INTR_ENABLE :: EN_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT2_XLMAC_VERSION_ID - Version ID register for XLMAC0/port2 (LPORT port2)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_VERSION_ID :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT2_XLMAC_VERSION_ID :: XLMAC_VERSION [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID_XLMAC_VERSION_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID_XLMAC_VERSION_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT2_XLMAC_VERSION_ID_XLMAC_VERSION_DEFAULT 41025

/***************************************************************************
 *PORT3_XLMAC_CTRL - MAC control for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: reserved0 [63:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffff8000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_reserved0_SHIFT   15

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: EXTENDED_HIG2_EN [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_EXTENDED_HIG2_EN_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_EXTENDED_HIG2_EN_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_EXTENDED_HIG2_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: LINK_STATUS_SELECT [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LINK_STATUS_SELECT_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LINK_STATUS_SELECT_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LINK_STATUS_SELECT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: SW_LINK_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SW_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SW_LINK_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SW_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: XGMII_IPG_CHECK_DISABLE [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_XGMII_IPG_CHECK_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: RS_SOFT_RESET [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RS_SOFT_RESET_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RS_SOFT_RESET_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RS_SOFT_RESET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: RSVD_5 [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_5_MASK       BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_5_SHIFT      9
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_5_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: LOCAL_LPBK_LEAK_ENB [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_LEAK_ENB_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: RSVD_4 [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_4_MASK       BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_4_SHIFT      7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_4_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: SOFT_RESET [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SOFT_RESET_MASK   BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SOFT_RESET_SHIFT  6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_SOFT_RESET_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: LAG_FAILOVER_EN [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LAG_FAILOVER_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LAG_FAILOVER_EN_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LAG_FAILOVER_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: REMOVE_FAILOVER_LPBK [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_REMOVE_FAILOVER_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: RSVD_1 [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_1_MASK       BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_1_SHIFT      3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RSVD_1_DEFAULT    0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: LOCAL_LPBK [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_LOCAL_LPBK_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: RX_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RX_EN_SHIFT       1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_RX_EN_DEFAULT     0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CTRL :: TX_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_TX_EN_MASK        BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_TX_EN_SHIFT       0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CTRL_TX_EN_DEFAULT     0

/***************************************************************************
 *PORT3_XLMAC_MODE - XLMAC Mode register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MODE :: reserved0 [63:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_reserved0_MASK    BCHP_UINT64_C(0xffffffff, 0xffffff80)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_reserved0_SHIFT   7

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MODE :: SPEED_MODE [06:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_SPEED_MODE_MASK   BCHP_UINT64_C(0x00000000, 0x00000070)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_SPEED_MODE_SHIFT  4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_SPEED_MODE_DEFAULT 4

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MODE :: NO_SOP_FOR_CRC_HG [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_NO_SOP_FOR_CRC_HG_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_NO_SOP_FOR_CRC_HG_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_NO_SOP_FOR_CRC_HG_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MODE :: HDR_MODE [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_HDR_MODE_MASK     BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_HDR_MODE_SHIFT    0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MODE_HDR_MODE_DEFAULT  0

/***************************************************************************
 *PORT3_XLMAC_SPARE0 - Spare reg 0 for ECO for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_SPARE0 :: reserved0 [63:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0_reserved0_SHIFT 32

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_SPARE0 :: RSVD [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE0_RSVD_DEFAULT    0

/***************************************************************************
 *PORT3_XLMAC_SPARE1 - Spare reg 1 for ECO for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_SPARE1 :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1_reserved0_MASK  BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_SPARE1 :: RSVD [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1_RSVD_MASK       BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1_RSVD_SHIFT      0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_SPARE1_RSVD_DEFAULT    0

/***************************************************************************
 *PORT3_XLMAC_TX_CTRL - Transmit control for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: reserved0 [63:42] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffc00, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_reserved0_SHIFT 42

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: TX_THRESHOLD [41:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_THRESHOLD_MASK BCHP_UINT64_C(0x000003c0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_THRESHOLD_SHIFT 38
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_THRESHOLD_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: EP_DISCARD [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_EP_DISCARD_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_EP_DISCARD_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_EP_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: TX_PREAMBLE_LENGTH [36:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_MASK BCHP_UINT64_C(0x0000001e, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_PREAMBLE_LENGTH_DEFAULT 8

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: THROT_DENOM [32:25] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_DENOM_MASK BCHP_UINT64_C(0x00000001, 0xfe000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_DENOM_SHIFT 25
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_DENOM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: THROT_NUM [24:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_NUM_MASK BCHP_UINT64_C(0x00000000, 0x01f80000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_NUM_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_THROT_NUM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: AVERAGE_IPG [18:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_AVERAGE_IPG_MASK BCHP_UINT64_C(0x00000000, 0x0007f000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_AVERAGE_IPG_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_AVERAGE_IPG_DEFAULT 12

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: PAD_THRESHOLD [11:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x00000fe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_THRESHOLD_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: PAD_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_EN_MASK    BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_EN_SHIFT   4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_PAD_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: TX_ANY_START [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_ANY_START_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_TX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: DISCARD [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_DISCARD_MASK   BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_DISCARD_SHIFT  2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_DISCARD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CTRL :: CRC_MODE [01:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_CRC_MODE_MASK  BCHP_UINT64_C(0x00000000, 0x00000003)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_CRC_MODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CTRL_CRC_MODE_DEFAULT 2

/***************************************************************************
 *PORT3_XLMAC_TX_MAC_SA - Transmit Source Address for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_MAC_SA :: CTRL_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA_CTRL_SA_MASK BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA_CTRL_SA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_MAC_SA_CTRL_SA_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_CTRL - Receive control for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RX_PASS_PFC [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PFC_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PFC_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RX_PASS_PAUSE [14:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PAUSE_MASK BCHP_UINT64_C(0x00000000, 0x00004000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PAUSE_SHIFT 14
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_PAUSE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RX_PASS_CTRL [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_CTRL_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_CTRL_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_PASS_CTRL_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RSVD_3 [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_3_MASK    BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_3_SHIFT   12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_3_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RSVD_2 [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_2_MASK    BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_2_SHIFT   11
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RUNT_THRESHOLD [10:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RUNT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x000007f0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RUNT_THRESHOLD_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RUNT_THRESHOLD_DEFAULT 64

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: STRICT_PREAMBLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRICT_PREAMBLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRICT_PREAMBLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRICT_PREAMBLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: STRIP_CRC [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRIP_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRIP_CRC_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_STRIP_CRC_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RX_ANY_START [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_ANY_START_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_ANY_START_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RX_ANY_START_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CTRL :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_1_MASK    BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_1_SHIFT   0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CTRL_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_MAC_SA - Receive source address for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_MAC_SA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA_reserved0_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_MAC_SA :: RX_SA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA_RX_SA_MASK   BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA_RX_SA_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAC_SA_RX_SA_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_MAX_SIZE - Receive maximum packet size for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_MAX_SIZE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_MAX_SIZE :: RX_MAX_SIZE [13:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_MASK BCHP_UINT64_C(0x00000000, 0x00003fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_MAX_SIZE_RX_MAX_SIZE_DEFAULT 1518

/***************************************************************************
 *PORT3_XLMAC_RX_VLAN_TAG - Inner and Outer VLAN tag fields for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_VLAN_TAG :: reserved0 [63:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_reserved0_MASK BCHP_UINT64_C(0xfffffffc, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_reserved0_SHIFT 34

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG_ENABLE [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG_ENABLE [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_ENABLE_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_VLAN_TAG :: OUTER_VLAN_TAG [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_OUTER_VLAN_TAG_DEFAULT 33024

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_VLAN_TAG :: INNER_VLAN_TAG [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_VLAN_TAG_INNER_VLAN_TAG_DEFAULT 33024

/***************************************************************************
 *PORT3_XLMAC_RX_LSS_CTRL - Control for LSS (ordered set) messages for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_RESET_FLOW_CONTROL_TIMERS_ON_LINK_DOWN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LINK_INTERRUPT [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LINK_INTERRUPT_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_REMOTE_FAULT [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_REMOTE_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: DROP_TX_DATA_ON_LOCAL_FAULT [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_DROP_TX_DATA_ON_LOCAL_FAULT_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: LINK_INTERRUPTION_DISABLE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LINK_INTERRUPTION_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: USE_EXTERNAL_FAULTS_FOR_TX [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_USE_EXTERNAL_FAULTS_FOR_TX_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: REMOTE_FAULT_DISABLE [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_REMOTE_FAULT_DISABLE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_CTRL :: LOCAL_FAULT_DISABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_CTRL_LOCAL_FAULT_DISABLE_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_LSS_STATUS - Status for RS layerThese bits are sticky by nature, and can be cleared by writing to the clear register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_STATUS :: LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_STATUS :: REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LSS_STATUS :: LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LSS_STATUS_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_CLEAR_RX_LSS_STATUS - Clear the XLMAC_RX_LSS_STATUS register, used for resetting the sticky status bits for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_RX_LSS_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LINK_INTERRUPTION_STATUS [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_REMOTE_FAULT_STATUS [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_RX_LSS_STATUS :: CLEAR_LOCAL_FAULT_STATUS [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_RX_LSS_STATUS_CLEAR_LOCAL_FAULT_STATUS_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_PAUSE_CTRL - PAUSE control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: reserved0 [63:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffe0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_reserved0_SHIFT 37

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: PAUSE_XOFF_TIMER [36:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_MASK BCHP_UINT64_C(0x0000001f, 0xffe00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: RSVD_2 [20:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00100000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_2_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: RSVD_1 [19:19] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00080000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_1_SHIFT 19
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RSVD_1_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: RX_PAUSE_EN [18:18] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00040000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_SHIFT 18
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_RX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: TX_PAUSE_EN [17:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_SHIFT 17
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_TX_PAUSE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PAUSE_CTRL :: PAUSE_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PAUSE_CTRL_PAUSE_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT3_XLMAC_PFC_CTRL - PFC control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: reserved0 [63:38] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffc0, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_reserved0_SHIFT 38

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: TX_PFC_EN [37:37] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_TX_PFC_EN_MASK BCHP_UINT64_C(0x00000020, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_TX_PFC_EN_SHIFT 37
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_TX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: RX_PFC_EN [36:36] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RX_PFC_EN_MASK BCHP_UINT64_C(0x00000010, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RX_PFC_EN_SHIFT 36
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RX_PFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: PFC_STATS_EN [35:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_STATS_EN_MASK BCHP_UINT64_C(0x00000008, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_STATS_EN_SHIFT 35
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_STATS_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: RSVD [34:34] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000004, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RSVD_SHIFT    34
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: FORCE_PFC_XON [33:33] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_FORCE_PFC_XON_MASK BCHP_UINT64_C(0x00000002, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_FORCE_PFC_XON_SHIFT 33
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_FORCE_PFC_XON_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: PFC_REFRESH_EN [32:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_EN_MASK BCHP_UINT64_C(0x00000001, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_EN_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: PFC_XOFF_TIMER [31:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_XOFF_TIMER_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_CTRL :: PFC_REFRESH_TIMER [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_CTRL_PFC_REFRESH_TIMER_DEFAULT 49152

/***************************************************************************
 *PORT3_XLMAC_PFC_TYPE - PFC Ethertype for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_TYPE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_TYPE :: PFC_ETH_TYPE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE_PFC_ETH_TYPE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE_PFC_ETH_TYPE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_TYPE_PFC_ETH_TYPE_DEFAULT 34824

/***************************************************************************
 *PORT3_XLMAC_PFC_OPCODE - PFC Opcode for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_OPCODE :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_OPCODE :: PFC_OPCODE [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE_PFC_OPCODE_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE_PFC_OPCODE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_OPCODE_PFC_OPCODE_DEFAULT 257

/***************************************************************************
 *PORT3_XLMAC_PFC_DA - PFC Destination Address for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_DA :: reserved0 [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA_reserved0_MASK  BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA_reserved0_SHIFT 48

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_PFC_DA :: PFC_MACDA [47:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA_PFC_MACDA_MASK  BCHP_UINT64_C(0x0000ffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA_PFC_MACDA_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_PFC_DA_PFC_MACDA_DEFAULT 1652522221569

/***************************************************************************
 *PORT3_XLMAC_LLFC_CTRL - LLFC Control Register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: LLFC_IMG [13:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IMG_MASK BCHP_UINT64_C(0x00000000, 0x00003fc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IMG_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IMG_DEFAULT 24

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: NO_SOM_FOR_CRC_LLFC [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_NO_SOM_FOR_CRC_LLFC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: LLFC_CRC_IGNORE [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CRC_IGNORE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: LLFC_CUT_THROUGH_MODE [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_CUT_THROUGH_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: LLFC_IN_IPG_ONLY [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_LLFC_IN_IPG_ONLY_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: RX_LLFC_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_RX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_RX_LLFC_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_RX_LLFC_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LLFC_CTRL :: TX_LLFC_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_TX_LLFC_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_TX_LLFC_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LLFC_CTRL_TX_LLFC_EN_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TX_LLFC_MSG_FIELDS - Programmable TX LLFC Message fields for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_LLFC_MSG_FIELDS :: reserved0 [63:28] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xf0000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_reserved0_SHIFT 28

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_LLFC_MSG_FIELDS :: LLFC_XOFF_TIME [27:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_MASK BCHP_UINT64_C(0x00000000, 0x0ffff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_LLFC_XOFF_TIME_DEFAULT 65535

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_LLFC_MSG_FIELDS :: TX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_LLFC_MSG_FIELDS_TX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_LLFC_MSG_FIELDS - Programmable RX LLFC Message fields for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LLFC_MSG_FIELDS :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_PHYSICAL [23:20] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x00f00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_SHIFT 20
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_PHYSICAL [19:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_MASK BCHP_UINT64_C(0x00000000, 0x000ff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_PHYSICAL_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_FC_OBJ_LOGICAL [11:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_FC_OBJ_LOGICAL_DEFAULT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_LLFC_MSG_FIELDS :: RX_LLFC_MSG_TYPE_LOGICAL [07:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_MASK BCHP_UINT64_C(0x00000000, 0x000000ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_LLFC_MSG_FIELDS_RX_LLFC_MSG_TYPE_LOGICAL_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA - The TimeStamp value of the Tx two-step packets for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA :: reserved0 [63:49] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_MASK BCHP_UINT64_C(0xfffe0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_reserved0_SHIFT 49

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TS_ENTRY_VALID [48:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00010000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA :: SEQUENCE_ID [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_SEQUENCE_ID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA :: TIME_STAMP [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_DATA_TIME_STAMP_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS - Tx TimeStamp FIFO Status for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: reserved0 [63:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS_reserved0_SHIFT 3

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS :: ENTRY_COUNT [02:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x00000007)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_TIMESTAMP_FIFO_STATUS_ENTRY_COUNT_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_FIFO_STATUS - FIFO status registerThese bits (except LINK_STATUS) are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: reserved0 [63:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffe00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_reserved0_SHIFT 9

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: LINK_STATUS [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_LINK_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_LINK_STATUS_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_LINK_STATUS_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_CLEAR_FIFO_STATUS - Clear XLMAC_FIFO_STATUS register, used for resetting the sticky status bits for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: reserved0 [63:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffff00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_reserved0_SHIFT 8

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_PKT_OVERFLOW [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_TS_FIFO_OVERFLOW [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_LLFC_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: RSVD_2 [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_2_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_TX_PKT_UNDERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_TX_PKT_UNDERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: CLEAR_RX_MSG_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_CLEAR_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_FIFO_STATUS :: RSVD_1 [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_FIFO_STATUS_RSVD_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_LAG_FAILOVER_STATUS - Lag Failover Status for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LAG_FAILOVER_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LAG_FAILOVER_STATUS :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_RSVD_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_RSVD_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_RSVD_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_LAG_FAILOVER_STATUS :: LAG_FAILOVER_LOOPBACK [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_LAG_FAILOVER_STATUS_LAG_FAILOVER_LOOPBACK_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_EEE_CTRL - Register for EEE Control  for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_CTRL :: RSVD [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_RSVD_MASK     BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_RSVD_SHIFT    1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_RSVD_DEFAULT  0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_CTRL :: EEE_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_EEE_EN_MASK   BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_EEE_EN_SHIFT  0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_CTRL_EEE_EN_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_EEE_TIMERS - EEE Timers for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_TIMERS :: EEE_REF_COUNT [63:48] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_REF_COUNT_MASK BCHP_UINT64_C(0xffff0000, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_REF_COUNT_SHIFT 48
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_REF_COUNT_DEFAULT 312

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_TIMERS :: EEE_WAKE_TIMER [47:32] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_MASK BCHP_UINT64_C(0x0000ffff, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_SHIFT 32
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_WAKE_TIMER_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_TIMERS :: EEE_DELAY_ENTRY_TIMER [31:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_MASK BCHP_UINT64_C(0x00000000, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_TIMERS_EEE_DELAY_ENTRY_TIMER_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER - EEE One Second Link Status Timer for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER :: ONE_SECOND_TIMER [23:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_MASK BCHP_UINT64_C(0x00000000, 0x00ffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_EEE_1_SEC_LINK_STATUS_TIMER_ONE_SECOND_TIMER_DEFAULT 1000000

/***************************************************************************
 *PORT3_XLMAC_HIGIG_HDR_0 - HiGig2 and HiHig+ header register - MS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_HIGIG_HDR_0 :: HIGIG_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_0_HIGIG_HDR_0_DEFAULT -324259173170675712

/***************************************************************************
 *PORT3_XLMAC_HIGIG_HDR_1 - HiGig2 and HiHig+ header register - LS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_HIGIG_HDR_1 :: HIGIG_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_HIGIG_HDR_1_HIGIG_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_GMII_EEE_CTRL - MAC EEE control in GMII mode for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_GMII_EEE_CTRL :: reserved0 [63:17] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffe0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_reserved0_SHIFT 17

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_MODE_EN [16:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_MASK BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_SHIFT 16
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_MODE_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_GMII_EEE_CTRL :: GMII_LPI_PREDICT_THRESHOLD [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_GMII_EEE_CTRL_GMII_LPI_PREDICT_THRESHOLD_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TIMESTAMP_ADJUST - Timestamp Adjust registerRefer specification document for more details for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_ADJUST :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_ADJUST :: TS_USE_CS_OFFSET [15:15] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_MASK BCHP_UINT64_C(0x00000000, 0x00008000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_SHIFT 15
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_USE_CS_OFFSET_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_ADJUST :: TS_TSTS_ADJUST [14:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x00007e00)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_TSTS_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_ADJUST :: TS_OSTS_ADJUST [08:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000001ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_ADJUST_TS_OSTS_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST - Timestamp Byte Adjust registerRefer specification document for more details for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST :: reserved0 [63:22] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffc00000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_reserved0_SHIFT 22

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST_EN [21:21] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00200000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_SHIFT 21
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST :: RX_TIMER_BYTE_ADJUST [20:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x001ff800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_RX_TIMER_BYTE_ADJUST_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST_EN [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST :: TX_TIMER_BYTE_ADJUST [09:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_MASK BCHP_UINT64_C(0x00000000, 0x000003ff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TIMESTAMP_BYTE_ADJUST_TX_TIMER_BYTE_ADJUST_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TX_CRC_CORRUPT_CTRL - Tx CRC corrupt control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CRC_CORRUPT_CTRL :: reserved0 [63:35] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_MASK BCHP_UINT64_C(0xfffffff8, 0x00000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_reserved0_SHIFT 35

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CRC_CORRUPT_CTRL :: PROG_TX_CRC [34:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_MASK BCHP_UINT64_C(0x00000007, 0xfffffff8)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_PROG_TX_CRC_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPTION_MODE [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPTION_MODE_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_CRC_CORRUPT_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_CRC_CORRUPT_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CRC_CORRUPT_CTRL :: TX_ERR_CORRUPTS_CRC [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CRC_CORRUPT_CTRL_TX_ERR_CORRUPTS_CRC_DEFAULT 1

/***************************************************************************
 *PORT3_XLMAC_E2E_CTRL - Transmit E2EFC/E2ECC control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: reserved0 [63:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffe0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_reserved0_SHIFT 5

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: E2EFC_DUAL_MODID_EN [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2EFC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: E2ECC_LEGACY_IMP_EN [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_LEGACY_IMP_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: E2ECC_DUAL_MODID_EN [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2ECC_DUAL_MODID_EN_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: HONOR_PAUSE_FOR_E2E [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_HONOR_PAUSE_FOR_E2E_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2E_CTRL :: E2E_ENABLE [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2E_ENABLE_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2E_ENABLE_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2E_CTRL_E2E_ENABLE_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_E2ECC_MODULE_HDR_0 - E2ECC module header register - MS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2ECC_MODULE_HDR_0 :: E2ECC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_0_E2ECC_MODULE_HDR_0_DEFAULT -324241589037694976

/***************************************************************************
 *PORT3_XLMAC_E2ECC_MODULE_HDR_1 - E2ECC module header register - LS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2ECC_MODULE_HDR_1 :: E2ECC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_MODULE_HDR_1_E2ECC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_E2ECC_DATA_HDR_0 - E2ECC Ethernet header register - MS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2ECC_DATA_HDR_0 :: E2ECC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_0_E2ECC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT3_XLMAC_E2ECC_DATA_HDR_1 - E2ECC Ethernet header register - LS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2ECC_DATA_HDR_1 :: E2ECC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2ECC_DATA_HDR_1_E2ECC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT3_XLMAC_E2EFC_MODULE_HDR_0 - E2EFC module header register - MS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2EFC_MODULE_HDR_0 :: E2EFC_MODULE_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_0_E2EFC_MODULE_HDR_0_DEFAULT -324241589306130432

/***************************************************************************
 *PORT3_XLMAC_E2EFC_MODULE_HDR_1 - E2EFC module header register - LS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2EFC_MODULE_HDR_1 :: E2EFC_MODULE_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_MODULE_HDR_1_E2EFC_MODULE_HDR_1_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_E2EFC_DATA_HDR_0 - E2EFC Ethernet header register - MS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2EFC_DATA_HDR_0 :: E2EFC_DATA_HDR_0 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_0_E2EFC_DATA_HDR_0_DEFAULT -65536

/***************************************************************************
 *PORT3_XLMAC_E2EFC_DATA_HDR_1 - E2EFC Ethernet header register - LS bytes for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_E2EFC_DATA_HDR_1 :: E2EFC_DATA_HDR_1 [63:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_E2EFC_DATA_HDR_1_E2EFC_DATA_HDR_1_DEFAULT 6174015488

/***************************************************************************
 *PORT3_XLMAC_TXFIFO_CELL_CNT - XLMAC TX FIFO Cell Count register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TXFIFO_CELL_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TXFIFO_CELL_CNT :: CELL_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_CNT_CELL_CNT_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TXFIFO_CELL_REQ_CNT - XLMAC TX FIFO Cell Request Count Register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TXFIFO_CELL_REQ_CNT :: reserved0 [63:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffffc0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT_reserved0_SHIFT 6

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TXFIFO_CELL_REQ_CNT :: REQ_CNT [05:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_MASK BCHP_UINT64_C(0x00000000, 0x0000003f)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TXFIFO_CELL_REQ_CNT_REQ_CNT_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_MEM_CTRL - Memory Control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MEM_CTRL :: reserved0 [63:24] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xff000000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_reserved0_SHIFT 24

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MEM_CTRL :: TX_CDC_MEM_CTRL_TM [23:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_TX_CDC_MEM_CTRL_TM_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_MEM_CTRL :: RX_CDC_MEM_CTRL_TM [11:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_MASK BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_MEM_CTRL_RX_CDC_MEM_CTRL_TM_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_ECC_CTRL - XLMAC memories ECC control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_CTRL :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_CTRL :: TX_CDC_ECC_CTRL_EN [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_TX_CDC_ECC_CTRL_EN_DEFAULT 1

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_CTRL :: RX_CDC_ECC_CTRL_EN [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_CTRL_RX_CDC_ECC_CTRL_EN_DEFAULT 1

/***************************************************************************
 *PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR - XLMAC memories double bit error control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: TX_CDC_FORCE_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_TX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR :: RX_CDC_FORCE_DOUBLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_DOUBLE_BIT_ERR_RX_CDC_FORCE_DOUBLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR - XLMAC memories single bit error control register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: TX_CDC_FORCE_SINGLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_TX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR :: RX_CDC_FORCE_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_ECC_FORCE_SINGLE_BIT_ERR_RX_CDC_FORCE_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_RX_CDC_ECC_STATUS - Rx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_RX_CDC_ECC_STATUS :: RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_RX_CDC_ECC_STATUS_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_TX_CDC_ECC_STATUS - Tx CDC memory ECC status registerThese bits are sticky by nature, and can be cleared by writing to the clear register. for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CDC_ECC_STATUS :: reserved0 [63:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffffc)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_reserved0_SHIFT 2

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_TX_CDC_ECC_STATUS :: TX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_TX_CDC_ECC_STATUS_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_CLEAR_ECC_STATUS - Clear ECC status register, used to reset the sticky status bits for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_ECC_STATUS :: reserved0 [63:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xfffffff0)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_reserved0_SHIFT 4

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_DOUBLE_BIT_ERR [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_ECC_STATUS :: CLEAR_TX_CDC_SINGLE_BIT_ERR [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_DOUBLE_BIT_ERR [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_CLEAR_ECC_STATUS :: CLEAR_RX_CDC_SINGLE_BIT_ERR [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_CLEAR_ECC_STATUS_CLEAR_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_INTR_STATUS - XLMAC interrupt status register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_STATUS :: SUM_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_STATUS_SUM_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_INTR_ENABLE - XLMAC interrupt enable register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: reserved0 [63:14] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffffc000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_reserved0_SHIFT 14

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TS_ENTRY_VALID [13:13] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00002000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_SHIFT 13
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TS_ENTRY_VALID_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_LINK_INTERRUPTION_STATUS [12:12] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00001000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_SHIFT 12
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LINK_INTERRUPTION_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_REMOTE_FAULT_STATUS [11:11] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000800)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_SHIFT 11
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_REMOTE_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_LOCAL_FAULT_STATUS [10:10] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_MASK BCHP_UINT64_C(0x00000000, 0x00000400)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_SHIFT 10
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_LOCAL_FAULT_STATUS_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_RX_CDC_DOUBLE_BIT_ERR [09:09] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_SHIFT 9
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_RX_CDC_SINGLE_BIT_ERR [08:08] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_SHIFT 8
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_CDC_DOUBLE_BIT_ERR [07:07] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_SHIFT 7
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_DOUBLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_CDC_SINGLE_BIT_ERR [06:06] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_MASK BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_SHIFT 6
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_CDC_SINGLE_BIT_ERR_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_RX_MSG_OVERFLOW [05:05] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_SHIFT 5
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_RX_PKT_OVERFLOW [04:04] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_SHIFT 4
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_RX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_TS_FIFO_OVERFLOW [03:03] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_SHIFT 3
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_TS_FIFO_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_LLFC_MSG_OVERFLOW [02:02] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_SHIFT 2
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_LLFC_MSG_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_PKT_OVERFLOW [01:01] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_SHIFT 1
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_OVERFLOW_DEFAULT 0

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_INTR_ENABLE :: EN_TX_PKT_UNDERFLOW [00:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_INTR_ENABLE_EN_TX_PKT_UNDERFLOW_DEFAULT 0

/***************************************************************************
 *PORT3_XLMAC_VERSION_ID - Version ID register for XLMAC0/port3 (LPORT port3)
 ***************************************************************************/
/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_VERSION_ID :: reserved0 [63:16] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID_reserved0_MASK BCHP_UINT64_C(0xffffffff, 0xffff0000)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID_reserved0_SHIFT 16

/* XPORT_XLMAC_CORE_0 :: PORT3_XLMAC_VERSION_ID :: XLMAC_VERSION [15:00] */
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID_XLMAC_VERSION_MASK BCHP_UINT64_C(0x00000000, 0x0000ffff)
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID_XLMAC_VERSION_SHIFT 0
#define BCHP_XPORT_XLMAC_CORE_0_PORT3_XLMAC_VERSION_ID_XLMAC_VERSION_DEFAULT 41025

#endif /* #ifndef BCHP_XPORT_XLMAC_CORE_0_H__ */

/* End of File */
