{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449731599707 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449731599723 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 02:13:19 2015 " "Processing started: Thu Dec 10 02:13:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449731599723 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449731599723 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III " "Command: quartus_map --read_settings_files=on --write_settings_files=off WRAPPER_EXAM_III -c WRAPPER_EXAM_III" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449731599723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449731600020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE WRAPPER_EXAM_III.v(248) " "Verilog HDL Declaration information at WRAPPER_EXAM_III.v(248): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449731608447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper_exam_iii.v 4 4 " "Found 4 design units, including 4 entities, in source file wrapper_exam_iii.v" { { "Info" "ISGN_ENTITY_NAME" "1 WRAPPER_EXAM_III " "Found entity 1: WRAPPER_EXAM_III" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449731608447 ""} { "Info" "ISGN_ENTITY_NAME" "2 your_exam_module " "Found entity 2: your_exam_module" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 236 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449731608447 ""} { "Info" "ISGN_ENTITY_NAME" "3 debounce_DE2_SW " "Found entity 3: debounce_DE2_SW" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 460 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449731608447 ""} { "Info" "ISGN_ENTITY_NAME" "4 debouncer " "Found entity 4: debouncer" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 486 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449731608447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449731608447 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "WRAPPER_EXAM_III " "Elaborating entity \"WRAPPER_EXAM_III\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449731608479 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(94) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(94): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 94 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449731608494 "|WRAPPER_EXAM_III"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(176) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(176): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 176 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449731608494 "|WRAPPER_EXAM_III"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "your_exam_module your_exam_module:instantiated " "Elaborating entity \"your_exam_module\" for hierarchy \"your_exam_module:instantiated\"" {  } { { "WRAPPER_EXAM_III.v" "instantiated" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731608510 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "exDone WRAPPER_EXAM_III.v(264) " "Verilog HDL or VHDL warning at WRAPPER_EXAM_III.v(264): object \"exDone\" assigned a value but never read" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WRAPPER_EXAM_III.v(395) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(395): truncated value with size 32 to match size of target (16)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WRAPPER_EXAM_III.v(400) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(400): truncated value with size 32 to match size of target (16)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WRAPPER_EXAM_III.v(408) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(408): truncated value with size 32 to match size of target (5)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 WRAPPER_EXAM_III.v(409) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(409): truncated value with size 32 to match size of target (6)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WRAPPER_EXAM_III.v(432) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(432): truncated value with size 32 to match size of target (5)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WRAPPER_EXAM_III.v(433) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(433): truncated value with size 32 to match size of target (5)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WRAPPER_EXAM_III.v(443) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(443): truncated value with size 32 to match size of target (5)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 WRAPPER_EXAM_III.v(444) " "Verilog HDL assignment warning at WRAPPER_EXAM_III.v(444): truncated value with size 32 to match size of target (5)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "WRAPPER_EXAM_III.v(392) " "Verilog HDL Case Statement information at WRAPPER_EXAM_III.v(392): all case item expressions in this case statement are onehot" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 392 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a_104 WRAPPER_EXAM_III.v(357) " "Verilog HDL Always Construct warning at WRAPPER_EXAM_III.v(357): inferring latch(es) for variable \"a_104\", which holds its previous value in one or more paths through the always construct" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "exCounter WRAPPER_EXAM_III.v(357) " "Verilog HDL Always Construct warning at WRAPPER_EXAM_III.v(357): inferring latch(es) for variable \"exCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sumGB WRAPPER_EXAM_III.v(357) " "Verilog HDL Always Construct warning at WRAPPER_EXAM_III.v(357): inferring latch(es) for variable \"sumGB\", which holds its previous value in one or more paths through the always construct" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sumCA WRAPPER_EXAM_III.v(357) " "Verilog HDL Always Construct warning at WRAPPER_EXAM_III.v(357): inferring latch(es) for variable \"sumCA\", which holds its previous value in one or more paths through the always construct" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[0\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[0\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[1\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[1\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[2\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[2\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[3\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[3\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[4\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[4\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[5\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[5\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[6\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[6\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[7\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[7\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[8\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[8\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[9\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[9\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[10\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[10\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[11\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[11\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[12\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[12\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[13\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[13\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[14\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[14\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[15\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[15\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumCA\[16\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumCA\[16\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[0\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[0\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[1\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[1\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[2\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[2\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[3\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[3\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[4\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[4\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[5\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[5\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[6\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[6\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[7\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[7\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[8\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[8\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[9\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[9\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[10\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[10\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[11\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[11\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[12\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[12\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[13\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[13\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[14\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[14\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[15\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[15\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sumGB\[16\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"sumGB\[16\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[0\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[0\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[1\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[1\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[2\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[2\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[3\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[3\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[4\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[4\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[5\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[5\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[6\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[6\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608510 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[7\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[7\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[8\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[8\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[9\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[9\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[10\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[10\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[11\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[11\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[12\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[12\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[13\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[13\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[14\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[14\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "exCounter\[15\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"exCounter\[15\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[0\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[0\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[1\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[1\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[2\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[2\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[3\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[3\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[4\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[4\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[5\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[5\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[6\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[6\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[7\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[7\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[8\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[8\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[9\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[9\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[10\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[10\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[11\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[11\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[12\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[12\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[13\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[13\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[14\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[14\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a_104\[15\] WRAPPER_EXAM_III.v(357) " "Inferred latch for \"a_104\[15\]\" at WRAPPER_EXAM_III.v(357)" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 357 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449731608526 "|WRAPPER_EXAM_III|your_exam_module:instantiated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_DE2_SW debounce_DE2_SW:deb " "Elaborating entity \"debounce_DE2_SW\" for hierarchy \"debounce_DE2_SW:deb\"" {  } { { "WRAPPER_EXAM_III.v" "deb" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731608541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debounce_DE2_SW:deb\|debouncer:sw0 " "Elaborating entity \"debouncer\" for hierarchy \"debounce_DE2_SW:deb\|debouncer:sw0\"" {  } { { "WRAPPER_EXAM_III.v" "sw0" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731608541 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "your_exam_module:instantiated\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"your_exam_module:instantiated\|Mult0\"" {  } { { "WRAPPER_EXAM_III.v" "Mult0" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 423 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731609452 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1449731609452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "your_exam_module:instantiated\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"your_exam_module:instantiated\|lpm_mult:Mult0\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 423 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "your_exam_module:instantiated\|lpm_mult:Mult0 " "Instantiated megafunction \"your_exam_module:instantiated\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731609927 ""}  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 423 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1449731609927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/db/mult_7dt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449731610145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449731610145 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1449731610733 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1449731610733 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[0\] your_exam_module:instantiated\|ex\[0\]~_emulated your_exam_module:instantiated\|ex\[0\]~1 " "Register \"your_exam_module:instantiated\|ex\[0\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[0\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[0\]~1\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[1\] your_exam_module:instantiated\|ex\[1\]~_emulated your_exam_module:instantiated\|ex\[1\]~5 " "Register \"your_exam_module:instantiated\|ex\[1\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[1\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[1\]~5\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[2\] your_exam_module:instantiated\|ex\[2\]~_emulated your_exam_module:instantiated\|ex\[2\]~9 " "Register \"your_exam_module:instantiated\|ex\[2\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[2\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[2\]~9\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[3\] your_exam_module:instantiated\|ex\[3\]~_emulated your_exam_module:instantiated\|ex\[3\]~13 " "Register \"your_exam_module:instantiated\|ex\[3\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[3\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[3\]~13\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[4\] your_exam_module:instantiated\|ex\[4\]~_emulated your_exam_module:instantiated\|ex\[4\]~17 " "Register \"your_exam_module:instantiated\|ex\[4\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[4\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[4\]~17\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[5\] your_exam_module:instantiated\|ex\[5\]~_emulated your_exam_module:instantiated\|ex\[5\]~21 " "Register \"your_exam_module:instantiated\|ex\[5\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[5\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[5\]~21\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[6\] your_exam_module:instantiated\|ex\[6\]~_emulated your_exam_module:instantiated\|ex\[6\]~25 " "Register \"your_exam_module:instantiated\|ex\[6\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[6\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[6\]~25\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[7\] your_exam_module:instantiated\|ex\[7\]~_emulated your_exam_module:instantiated\|ex\[7\]~29 " "Register \"your_exam_module:instantiated\|ex\[7\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[7\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[7\]~29\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[8\] your_exam_module:instantiated\|ex\[8\]~_emulated your_exam_module:instantiated\|ex\[8\]~33 " "Register \"your_exam_module:instantiated\|ex\[8\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[8\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[8\]~33\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[9\] your_exam_module:instantiated\|ex\[9\]~_emulated your_exam_module:instantiated\|ex\[9\]~37 " "Register \"your_exam_module:instantiated\|ex\[9\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[9\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[9\]~37\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[10\] your_exam_module:instantiated\|ex\[10\]~_emulated your_exam_module:instantiated\|ex\[10\]~41 " "Register \"your_exam_module:instantiated\|ex\[10\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[10\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[10\]~41\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[11\] your_exam_module:instantiated\|ex\[11\]~_emulated your_exam_module:instantiated\|ex\[11\]~45 " "Register \"your_exam_module:instantiated\|ex\[11\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[11\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[11\]~45\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[12\] your_exam_module:instantiated\|ex\[12\]~_emulated your_exam_module:instantiated\|ex\[12\]~49 " "Register \"your_exam_module:instantiated\|ex\[12\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[12\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[12\]~49\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[13\] your_exam_module:instantiated\|ex\[13\]~_emulated your_exam_module:instantiated\|ex\[13\]~53 " "Register \"your_exam_module:instantiated\|ex\[13\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[13\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[13\]~53\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[14\] your_exam_module:instantiated\|ex\[14\]~_emulated your_exam_module:instantiated\|ex\[14\]~57 " "Register \"your_exam_module:instantiated\|ex\[14\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[14\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[14\]~57\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|ex\[15\] your_exam_module:instantiated\|ex\[15\]~_emulated your_exam_module:instantiated\|ex\[15\]~61 " "Register \"your_exam_module:instantiated\|ex\[15\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|ex\[15\]~_emulated\" and latch \"your_exam_module:instantiated\|ex\[15\]~61\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|ex[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[15\] your_exam_module:instantiated\|i\[15\]~_emulated your_exam_module:instantiated\|i\[15\]~1 " "Register \"your_exam_module:instantiated\|i\[15\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[15\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[15\]~1\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[14\] your_exam_module:instantiated\|i\[14\]~_emulated your_exam_module:instantiated\|i\[14\]~5 " "Register \"your_exam_module:instantiated\|i\[14\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[14\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[14\]~5\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[13\] your_exam_module:instantiated\|i\[13\]~_emulated your_exam_module:instantiated\|i\[13\]~9 " "Register \"your_exam_module:instantiated\|i\[13\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[13\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[13\]~9\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[12\] your_exam_module:instantiated\|i\[12\]~_emulated your_exam_module:instantiated\|i\[12\]~13 " "Register \"your_exam_module:instantiated\|i\[12\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[12\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[12\]~13\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[11\] your_exam_module:instantiated\|i\[11\]~_emulated your_exam_module:instantiated\|i\[11\]~17 " "Register \"your_exam_module:instantiated\|i\[11\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[11\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[11\]~17\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[10\] your_exam_module:instantiated\|i\[10\]~_emulated your_exam_module:instantiated\|i\[10\]~21 " "Register \"your_exam_module:instantiated\|i\[10\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[10\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[10\]~21\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[9\] your_exam_module:instantiated\|i\[9\]~_emulated your_exam_module:instantiated\|i\[9\]~25 " "Register \"your_exam_module:instantiated\|i\[9\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[9\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[9\]~25\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[8\] your_exam_module:instantiated\|i\[8\]~_emulated your_exam_module:instantiated\|i\[8\]~29 " "Register \"your_exam_module:instantiated\|i\[8\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[8\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[8\]~29\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[7\] your_exam_module:instantiated\|i\[7\]~_emulated your_exam_module:instantiated\|i\[7\]~33 " "Register \"your_exam_module:instantiated\|i\[7\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[7\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[7\]~33\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[6\] your_exam_module:instantiated\|i\[6\]~_emulated your_exam_module:instantiated\|i\[6\]~37 " "Register \"your_exam_module:instantiated\|i\[6\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[6\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[6\]~37\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[5\] your_exam_module:instantiated\|i\[5\]~_emulated your_exam_module:instantiated\|i\[5\]~41 " "Register \"your_exam_module:instantiated\|i\[5\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[5\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[5\]~41\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[4\] your_exam_module:instantiated\|i\[4\]~_emulated your_exam_module:instantiated\|i\[4\]~45 " "Register \"your_exam_module:instantiated\|i\[4\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[4\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[4\]~45\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[3\] your_exam_module:instantiated\|i\[3\]~_emulated your_exam_module:instantiated\|i\[3\]~49 " "Register \"your_exam_module:instantiated\|i\[3\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[3\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[3\]~49\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[2\] your_exam_module:instantiated\|i\[2\]~_emulated your_exam_module:instantiated\|i\[2\]~53 " "Register \"your_exam_module:instantiated\|i\[2\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[2\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[2\]~53\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[1\] your_exam_module:instantiated\|i\[1\]~_emulated your_exam_module:instantiated\|i\[1\]~57 " "Register \"your_exam_module:instantiated\|i\[1\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[1\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[1\]~57\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "your_exam_module:instantiated\|i\[0\] your_exam_module:instantiated\|i\[0\]~_emulated your_exam_module:instantiated\|i\[0\]~61 " "Register \"your_exam_module:instantiated\|i\[0\]\" is converted into an equivalent circuit using register \"your_exam_module:instantiated\|i\[0\]~_emulated\" and latch \"your_exam_module:instantiated\|i\[0\]~61\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449731610737 "|WRAPPER_EXAM_III|your_exam_module:instantiated|i[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449731610737 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "your_exam_module:instantiated\|i\[2\]~53 your_exam_module:instantiated\|a_104\[2\] " "Duplicate LATCH primitive \"your_exam_module:instantiated\|i\[2\]~53\" merged with LATCH primitive \"your_exam_module:instantiated\|a_104\[2\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731610911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "your_exam_module:instantiated\|i\[1\]~57 your_exam_module:instantiated\|a_104\[1\] " "Duplicate LATCH primitive \"your_exam_module:instantiated\|i\[1\]~57\" merged with LATCH primitive \"your_exam_module:instantiated\|a_104\[1\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731610911 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "your_exam_module:instantiated\|i\[0\]~61 your_exam_module:instantiated\|a_104\[0\] " "Duplicate LATCH primitive \"your_exam_module:instantiated\|i\[0\]~61\" merged with LATCH primitive \"your_exam_module:instantiated\|a_104\[0\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 390 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449731610911 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1449731610911 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449731610945 "|WRAPPER_EXAM_III|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449731610945 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449731611091 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449731612280 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg " "Generated suppressed messages file C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/output_files/WRAPPER_EXAM_III.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449731612374 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449731612661 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731612661 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731612786 "|WRAPPER_EXAM_III|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731612786 "|WRAPPER_EXAM_III|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "WRAPPER_EXAM_III.v" "" { Text "C:/Users/Gustavo/Desktop/Digital Systems/FinalExam/WRAPPER_EXAMIII/WRAPPER_EXAM_III.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449731612786 "|WRAPPER_EXAM_III|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449731612786 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1048 " "Implemented 1048 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449731612786 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449731612786 ""} { "Info" "ICUT_CUT_TM_LCELLS" "996 " "Implemented 996 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449731612786 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1449731612786 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449731612786 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "737 " "Peak virtual memory: 737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449731612817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 02:13:32 2015 " "Processing ended: Thu Dec 10 02:13:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449731612817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449731612817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449731612817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449731612817 ""}
