[
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/ALU.vhd",
  "InstLine" : 5,
  "InstName" : "ALU",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/ALU.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "ALU"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/FSM_Aritmetica.vhd",
  "InstLine" : 4,
  "InstName" : "FSM_Aritmetica",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/FSM_Aritmetica.vhd",
  "ModuleLine" : 4,
  "ModuleName" : "FSM_Aritmetica"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/displays.vhd",
  "InstLine" : 4,
  "InstName" : "displays",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/displays.vhd",
  "ModuleLine" : 4,
  "ModuleName" : "displays"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/ram.vhd",
  "InstLine" : 5,
  "InstName" : "ram",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/ram.vhd",
  "ModuleLine" : 5,
  "ModuleName" : "ram"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/rom1.vhd",
  "InstLine" : 4,
  "InstName" : "rom1",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/rom1.vhd",
  "ModuleLine" : 4,
  "ModuleName" : "rom1"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/rom2.vhd",
  "InstLine" : 4,
  "InstName" : "rom2",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/rom2.vhd",
  "ModuleLine" : 4,
  "ModuleName" : "rom2"
 },
 {
  "InstFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/tristate.vhd",
  "InstLine" : 4,
  "InstName" : "tristate",
  "ModuleFile" : "/home/lazk3r/Documents/FSM_DataPath/FSM_DataPath/src/tristate.vhd",
  "ModuleLine" : 4,
  "ModuleName" : "tristate"
 }
]