`timescale 1 ps / 1ps
module module_0 (
    input logic [id_1  &  id_1 : id_1] id_2,
    input id_3,
    output logic [id_3 : id_2] id_4,
    output id_5,
    output logic id_6,
    output id_7,
    output [id_6 : id_4] id_8,
    output [id_6 : id_4] id_9,
    input logic id_10,
    output id_11,
    output logic id_12,
    input logic [id_3 : id_11] id_13,
    input logic id_14,
    output [id_12 : id_9] id_15,
    output logic [id_10 : id_11] id_16,
    input logic id_17,
    output logic [id_5 : id_12] id_18,
    input id_19,
    output id_20,
    output logic id_21,
    input id_22
);
  id_23 id_24 (
      .id_8 (1),
      .id_13(id_15)
  );
endmodule
