#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Apr 14 14:55:41 2024
# Process ID: 21804
# Current directory: D:/Major_Project/ip_cores/imageProcessing
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17636 D:\Major_Project\ip_cores\imageProcessing\imageProcessing.xpr
# Log file: D:/Major_Project/ip_cores/imageProcessing/vivado.log
# Journal file: D:/Major_Project/ip_cores/imageProcessing\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Major_Project/ip_cores/imageProcessing/imageProcessing.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sampa/OneDrive/Desktop/SpatialFilter-master/ip' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Major_Project/vivadoproject/imageprocessing', nor could it be found using path 'C:/Users/sampa/OneDrive/Desktop/vivadoproject/imageprocessing'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'D:/VivadoProject/ip_repo/imageProcessing/imageProcessing.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Major_Project/vivadoproject/imageprocessing'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.vho'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.veo'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/synth/outputBuffer.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/doc/fifo_generator_v13_2_changelog.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'outputBuffer' generated file not found 'd:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer_sim_netlist.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-2162] IP 'outputBuffer' is locked:
* IP definition 'FIFO Generator (13.2)' for IP 'outputBuffer' (customized with software release 2017.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
ERROR: [XSIM 43-4316] Can not find file: d:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/simulation/fifo_generator_vlog_beh.v
"xvhdl --incr --relax -prj tb_vhdl.prj"
ERROR: [XSIM 43-4316] Can not find file: d:/Major_Project/ip_cores/imageProcessing/imageProcessing.srcs/sources_1/ip/outputBuffer/hdl/fifo_generator_v13_2_rfs.vhd
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Major_Project/ip_cores/imageProcessing/imageProcessing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Sun Apr 14 15:05:00 2024...
