INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/addsub_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/4-bit comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/FullAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab4/lab4.srcs/sources_1/new/module_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/task2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/csa_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/rca_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/rca_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_4
WARNING: [VRFC 10-3609] overwriting previous definition of module 'rca_4' [C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/rca_4.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/comp_testbench2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Finalcomparator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/comparator_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Finalcomparator
WARNING: [VRFC 10-3609] overwriting previous definition of module 'tb_Finalcomparator' [C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/comparator_testbench.v:3]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/csa8_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa8_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/rca8_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca8_testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/emanessam26/Desktop/verilog/lab 6/lab 6.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca4_testbench
