Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 10 Dec 2018 18:13:47 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga006.jf.intel.com (orsmga006.jf.intel.com [10.7.209.51])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id CE3315800CB
	for <like.xu@linux.intel.com>; Sun,  9 Dec 2018 21:23:46 -0800 (PST)
Received: from orsmga106.jf.intel.com ([10.7.208.65])
  by orsmga006-1.jf.intel.com with ESMTP; 09 Dec 2018 21:23:46 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3A7R6KEBL0OVq7BtI/KNmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgXKv38rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0yRD+s7bpkSAXwhS?=
 =?us-ascii?q?kJNzA37mLZisJ/g61HvR2upRJwzZPMYIyXNvRzcb7RcN0GSWVfRcZcTCNBDp+m?=
 =?us-ascii?q?YoYVE+YMJ/tUoo/grFUOtxu+AgysCfvhxDBSmH/23LA12PkgHwHHxwMgBNUOsH?=
 =?us-ascii?q?LJp9jyKagdS/61zKjVwjjYYPNW2Czy6JPPchAnu/2DQKhwcc3JyUY0CQzKlE+Q?=
 =?us-ascii?q?pZbkPzyIzOgCqXWb4vNmWOmyhWAnrARxrSKuxscqkoTJgYMUylTe+ipi24Y5P9?=
 =?us-ascii?q?q4SFR0YdK8DZRQrSaaN5NtTcw8WW5oojw2yrwbtpO9YSMEy4wnygbBZ/CbcIWE?=
 =?us-ascii?q?+A/vWPuSLDtimn5odrKyiwyv/UWi0uHwSMa53EpXoidAnNTBsmwB2wDW58SZT/?=
 =?us-ascii?q?Zx40Ks1DOR2w3V9+pKO1o7lbDBJJ4k2rMwloQcsUDEHiLunEX2jbSWdlk/+uSy?=
 =?us-ascii?q?5OTnZKjmqoWbN49uhQHyKqUumsqhDuQkKgUCQXSX9Oem2LH+4EH0Q69GguM4n6?=
 =?us-ascii?q?TZqpzWOMYWqra8AwBP04Yj7xi/Dy2h0NQdhXQHNUxKeBeaj4TwJl7BPu74Aum7?=
 =?us-ascii?q?g1i1izhrwO3GPrv9DZrTNXjPl7Phfbd+60FC0gYyws1f6opQCrEAJvLzR0DwuM?=
 =?us-ascii?q?bZDh8/Lwy73eLnBM9h2YMZXGKCGamZMKTUsV+H4OIvPvOAZIgPuDbyM/Ql/eLh?=
 =?us-ascii?q?jWclmV8BeqmkxZ8XaHG7Hvt4OUmYbmfsj8wFEWcLuAo+UePrhEeDUT5Ve3a9Qa?=
 =?us-ascii?q?Y86isnB4KhCIeQDr2rm6GLiSenAoVNNCcBDlGXDWyucYKCVPERLiWILYhkmz0A?=
 =?us-ascii?q?ULGnDIg5yRCpshS90rdiM6/Y9zMVscHe0sNo7bjWnBA26TsmFsmYziSBQn95mi?=
 =?us-ascii?q?YSSiYr0btjiUp6zFiFzO5/mfMPDsFZ5f5CTlInM4XBxfdxEdH4V1H9eYKiyVq8?=
 =?us-ascii?q?Q97uJTx5YdU439IUKxJ2H9qKjRnE02ytGbBDxJKRA5lh3qvC3nS5CMd30HHAnP?=
 =?us-ascii?q?0thkcnTuNANGe9gag5+xLUH4TEml/flqrsfLlKj32Fz3uK0Wfb5BIQawV3S6iQ?=
 =?us-ascii?q?BX0=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0ADAADf9w1cmBHrdtBjFgQBAQEBAQIBA?=
 =?us-ascii?q?QEBBwIBAQEBgVEFAQEBAQsBgTCBOYEpjBNfiy6CDZdRgXMCDQUYBw2HXSI0CQ0?=
 =?us-ascii?q?BAwEBAQEBAQIBEwEBAQEBCAsLBhsOIwyCNgUCAxgJglwBAgMBAiQZAQEECikBA?=
 =?us-ascii?q?gMBAgYBAQoYCR0IAwELBRgxEwUEgxgBggEBBKQRgWwzgnYBAQWHEwcIgm2IGIE?=
 =?us-ascii?q?cF4F/gRGDEopcoHcJgiWEY4o8CxhggUmPFJEAiDCBRoIOMxoIFxmDJwmCEgwXE?=
 =?us-ascii?q?oFyhlqFUy0xgQQDim2BdwEB?=
X-IPAS-Result: =?us-ascii?q?A0ADAADf9w1cmBHrdtBjFgQBAQEBAQIBAQEBBwIBAQEBgVE?=
 =?us-ascii?q?FAQEBAQsBgTCBOYEpjBNfiy6CDZdRgXMCDQUYBw2HXSI0CQ0BAwEBAQEBAQIBE?=
 =?us-ascii?q?wEBAQEBCAsLBhsOIwyCNgUCAxgJglwBAgMBAiQZAQEECikBAgMBAgYBAQoYCR0?=
 =?us-ascii?q?IAwELBRgxEwUEgxgBggEBBKQRgWwzgnYBAQWHEwcIgm2IGIEcF4F/gRGDEopco?=
 =?us-ascii?q?HcJgiWEY4o8CxhggUmPFJEAiDCBRoIOMxoIFxmDJwmCEgwXEoFyhlqFUy0xgQQ?=
 =?us-ascii?q?Dim2BdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,337,1539673200"; 
   d="asc'?scan'208";a="43380891"
X-Amp-Result: UNSCANNABLE
X-Amp-File-Uploaded: False
Unscannable: 2
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 09 Dec 2018 21:23:45 -0800
Received: from localhost ([::1]:59218 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWE2i-0005PN-MU
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 00:23:44 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:60604)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWDyp-0002SO-QD
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 00:19:45 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gWDyn-0001qV-RS
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 00:19:43 -0500
Received: from ozlabs.org ([2401:3900:2:1::2]:44461)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gWDyl-0001mO-OJ; Mon, 10 Dec 2018 00:19:40 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43CrwX4Gk5z9s8J; Mon, 10 Dec 2018 16:19:24 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544419164;
	bh=nwkJebPCU/1ZV6rm6SWxUsECFhknw/iMFSm5HsXbtPU=;
	h=Date:From:To:Cc:Subject:References:In-Reply-To:From;
	b=B1E5p9Z6nsvtEzb8NSenF5iA2b6r+WUZt6NbWPwu1Nq5YKWkSlBZb6gyl/guhmVon
	Uq9Fl5b9JWQ8lyElA3DLLQ6TZ41gAHFQ0rqgn9s/7j79x3O/i3BnSzukxlDlono7pV
	ugLDmWyRpKjZWWwvLHO3rilZb1dPq0SEyRgwcRgE=
Date: Mon, 10 Dec 2018 15:45:54 +1100
From: David Gibson <david@gibson.dropbear.id.au>
To: =?iso-8859-1?Q?C=E9dric?= Le Goater <clg@kaod.org>
Message-ID: <20181210044554.GP4261@umbus.fritz.box>
References: <20181209194610.29727-1-clg@kaod.org>
	<20181209194610.29727-8-clg@kaod.org>
MIME-Version: 1.0
Content-Type: multipart/signed; micalg=pgp-sha256;
	protocol="application/pgp-signature"; boundary="uGrbifh0UoBBidu/"
Content-Disposition: inline
In-Reply-To: <20181209194610.29727-8-clg@kaod.org>
User-Agent: Mutt/1.10.1 (2018-07-13)
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2401:3900:2:1::2
Subject: Re: [Qemu-devel] [PATCH v7 07/19] spapr: introduce a new machine
 IRQ backend for XIVE
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: qemu-ppc@nongnu.org, qemu-devel@nongnu.org
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>


--uGrbifh0UoBBidu/
Content-Type: text/plain; charset=iso-8859-1
Content-Disposition: inline
Content-Transfer-Encoding: quoted-printable

On Sun, Dec 09, 2018 at 08:45:58PM +0100, C=E9dric Le Goater wrote:
> The XIVE IRQ backend uses the same layout as the new XICS backend but
> covers the full range of the IRQ number space. The IRQ numbers for the
> CPU IPIs are allocated at the bottom of this space, below 4K, to
> preserve compatibility with XICS which does not use that range.
>=20
> This should be enough given that the maximum number of CPUs is 1024
> for the sPAPR machine under QEMU. For the record, the biggest POWER8
> or POWER9 system has a maximum of 1536 HW threads (16 sockets, 192
> cores, SMT8).
>=20
> Signed-off-by: C=E9dric Le Goater <clg@kaod.org>

Reviewed-by: David Gibson <david@gibson.dropbear.id.au>

WIth the exception of the TODO noted below.

> ---
>  include/hw/ppc/spapr.h     |   2 +
>  include/hw/ppc/spapr_irq.h |   2 +
>  hw/ppc/spapr_irq.c         | 113 +++++++++++++++++++++++++++++++++++++
>  3 files changed, 117 insertions(+)
>=20
> diff --git a/include/hw/ppc/spapr.h b/include/hw/ppc/spapr.h
> index 198764066dc9..cb3082d319af 100644
> --- a/include/hw/ppc/spapr.h
> +++ b/include/hw/ppc/spapr.h
> @@ -16,6 +16,7 @@ typedef struct sPAPREventLogEntry sPAPREventLogEntry;
>  typedef struct sPAPREventSource sPAPREventSource;
>  typedef struct sPAPRPendingHPT sPAPRPendingHPT;
>  typedef struct ICSState ICSState;
> +typedef struct sPAPRXive sPAPRXive;
> =20
>  #define HPTE64_V_HPTE_DIRTY     0x0000000000000040ULL
>  #define SPAPR_ENTRY_POINT       0x100
> @@ -175,6 +176,7 @@ struct sPAPRMachineState {
>      const char *icp_type;
>      int32_t irq_map_nr;
>      unsigned long *irq_map;
> +    sPAPRXive  *xive;
> =20
>      bool cmd_line_caps[SPAPR_CAP_NUM];
>      sPAPRCapabilities def, eff, mig;
> diff --git a/include/hw/ppc/spapr_irq.h b/include/hw/ppc/spapr_irq.h
> index bd7301e6d9c6..23cdb51b879e 100644
> --- a/include/hw/ppc/spapr_irq.h
> +++ b/include/hw/ppc/spapr_irq.h
> @@ -13,6 +13,7 @@
>  /*
>   * IRQ range offsets per device type
>   */
> +#define SPAPR_IRQ_IPI        0x0
>  #define SPAPR_IRQ_EPOW       0x1000  /* XICS_IRQ_BASE offset */
>  #define SPAPR_IRQ_HOTPLUG    0x1001
>  #define SPAPR_IRQ_VIO        0x1100  /* 256 VIO devices */
> @@ -42,6 +43,7 @@ typedef struct sPAPRIrq {
> =20
>  extern sPAPRIrq spapr_irq_xics;
>  extern sPAPRIrq spapr_irq_xics_legacy;
> +extern sPAPRIrq spapr_irq_xive;
> =20
>  void spapr_irq_init(sPAPRMachineState *spapr, Error **errp);
>  int spapr_irq_claim(sPAPRMachineState *spapr, int irq, bool lsi, Error *=
*errp);
> diff --git a/hw/ppc/spapr_irq.c b/hw/ppc/spapr_irq.c
> index f8b651de0ec9..0bf47ff9fa26 100644
> --- a/hw/ppc/spapr_irq.c
> +++ b/hw/ppc/spapr_irq.c
> @@ -12,6 +12,7 @@
>  #include "qemu/error-report.h"
>  #include "qapi/error.h"
>  #include "hw/ppc/spapr.h"
> +#include "hw/ppc/spapr_xive.h"
>  #include "hw/ppc/xics.h"
>  #include "sysemu/kvm.h"
> =20
> @@ -205,6 +206,118 @@ sPAPRIrq spapr_irq_xics =3D {
>      .print_info  =3D spapr_irq_print_info_xics,
>  };
> =20
> +/*
> + * XIVE IRQ backend.
> + */
> +static sPAPRXive *spapr_xive_create(sPAPRMachineState *spapr, int nr_irq=
s,
> +                                    int nr_servers, Error **errp)
> +{
> +    sPAPRXive *xive;
> +    Error *local_err =3D NULL;
> +    Object *obj;
> +    uint32_t nr_ends =3D nr_servers << 3; /* 8 priority ENDs per CPU */
> +    int i;
> +
> +    /* TODO : use qdev_create() ? */

Ok, still waiting on this todo.

> +    obj =3D object_new(TYPE_SPAPR_XIVE);
> +    object_property_set_int(obj, nr_irqs, "nr-irqs", &error_abort);
> +    object_property_set_int(obj, nr_ends, "nr-ends", &error_abort);
> +    object_property_set_bool(obj, true, "realized", &local_err);
> +    if (local_err) {
> +        error_propagate(errp, local_err);
> +        return NULL;
> +    }
> +    qdev_set_parent_bus(DEVICE(obj), sysbus_get_default());
> +    xive =3D SPAPR_XIVE(obj);
> +
> +    /* Enable the CPU IPIs */
> +    for (i =3D 0; i < nr_servers; ++i) {
> +        spapr_xive_irq_claim(xive, SPAPR_IRQ_IPI + i, false);
> +    }
> +
> +    return xive;
> +}
> +
> +static void spapr_irq_init_xive(sPAPRMachineState *spapr, Error **errp)
> +{
> +    MachineState *machine =3D MACHINE(spapr);
> +    sPAPRMachineClass *smc =3D SPAPR_MACHINE_GET_CLASS(spapr);
> +    int nr_irqs =3D smc->irq->nr_irqs;
> +    Error *local_err =3D NULL;
> +
> +    /* KVM XIVE device not yet available */
> +    if (kvm_enabled()) {
> +        if (machine_kernel_irqchip_required(machine)) {
> +            error_setg(errp, "kernel_irqchip requested. no KVM XIVE supp=
ort");
> +            return;
> +        }
> +    }
> +
> +    spapr->xive =3D spapr_xive_create(spapr, nr_irqs,
> +                                    spapr_max_server_number(spapr), &loc=
al_err);
> +    if (local_err) {
> +        error_propagate(errp, local_err);
> +        return;
> +    }
> +}
> +
> +static int spapr_irq_claim_xive(sPAPRMachineState *spapr, int irq, bool =
lsi,
> +                                Error **errp)
> +{
> +    if (!spapr_xive_irq_claim(spapr->xive, irq, lsi)) {
> +        error_setg(errp, "IRQ %d is invalid", irq);
> +        return -1;
> +    }
> +    return 0;
> +}
> +
> +static void spapr_irq_free_xive(sPAPRMachineState *spapr, int irq, int n=
um)
> +{
> +    int i;
> +
> +    for (i =3D irq; i < irq + num; ++i) {
> +        spapr_xive_irq_free(spapr->xive, i);
> +    }
> +}
> +
> +static qemu_irq spapr_qirq_xive(sPAPRMachineState *spapr, int irq)
> +{
> +    return spapr_xive_qirq(spapr->xive, irq);
> +}
> +
> +static void spapr_irq_print_info_xive(sPAPRMachineState *spapr,
> +                                      Monitor *mon)
> +{
> +    CPUState *cs;
> +
> +    CPU_FOREACH(cs) {
> +        PowerPCCPU *cpu =3D POWERPC_CPU(cs);
> +
> +        xive_tctx_pic_print_info(XIVE_TCTX(cpu->intc), mon);
> +    }
> +
> +    spapr_xive_pic_print_info(spapr->xive, mon);
> +}
> +
> +/*
> + * XIVE uses the full IRQ number space. Set it to 8K to be compatible
> + * with XICS.
> + */
> +
> +#define SPAPR_IRQ_XIVE_NR_IRQS     0x2000
> +#define SPAPR_IRQ_XIVE_NR_MSIS     (SPAPR_IRQ_XIVE_NR_IRQS - SPAPR_IRQ_M=
SI)
> +
> +sPAPRIrq spapr_irq_xive =3D {
> +    .nr_irqs     =3D SPAPR_IRQ_XIVE_NR_IRQS,
> +    .nr_msis     =3D SPAPR_IRQ_XIVE_NR_MSIS,
> +
> +    .init        =3D spapr_irq_init_xive,
> +    .claim       =3D spapr_irq_claim_xive,
> +    .free        =3D spapr_irq_free_xive,
> +    .qirq        =3D spapr_qirq_xive,
> +    .print_info  =3D spapr_irq_print_info_xive,
> +};
> +
>  /*
>   * sPAPR IRQ frontend routines for devices
>   */

--=20
David Gibson			| I'll have my music baroque, and my code
david AT gibson.dropbear.id.au	| minimalist, thank you.  NOT _the_ _other_
				| _way_ _around_!
http://www.ozlabs.org/~dgibson

--uGrbifh0UoBBidu/
Content-Type: application/pgp-signature; name="signature.asc"

-----BEGIN PGP SIGNATURE-----

iQIzBAEBCAAdFiEEdfRlhq5hpmzETofcbDjKyiDZs5IFAlwN74EACgkQbDjKyiDZ
s5Im3g//Q6ZXGe//cfhCk/b2AfGolTqFEdaMGi+sliS3flGKnR1It4GqOEaI2eWp
68PhsettV4YHC8nq4GA10i1oyVYfGRCFApu5K7HQ8oTRYgefVBPNDznmSbxFUVV5
vwHJan9s+7k1jlOs6RDO9CPI8ClYIL8LjCfbU10hLCMRiLxTZf2aIJWgfvA8h36H
8xVWZ4kgZQAvCS9dNZ0paNs5QliVCm15X2fUmZABxjt7QJ3kQ817NejuzgJynkj1
ilYi5FsEc7yyeKBt5G74/D6JKlLpU9Rm2diz+2of2YPrScEZHWrXjDceIE9FOMD0
gQN8B1pgKN2T39DLavcAFNCqYpGXCKBw7qnYXGS20zmGR7y6yKcNLfJUQjC2g1Hq
lWmmW3dFP1hVPswCgY4DV269h1TRGEkVD0k520D6hrPY5tBjE/8f6TFpT9beFEW0
2S69ced71sBBri5LcVc7jLUpSjEmb2vswwYpUtKgdJiqptrChW+YbWBK6zXCtIYK
O+0ybjqXsfHPVv7VZBBX1yOJhLYhwVDnu0q9v1K/Q/G6Le9nnfPV++XJjPEXVXE1
lp3q/3qDDNZ7siqFfrL3qMsFlFI4sxiOeHaZYQWWmXtCDq7Z6lYHppZIM0Dk6HYm
fsA23rgMK2bGBJYh4ggYTezGwj4eU8wQXaTaayxaT6ac3LadgCs=
=PiXU
-----END PGP SIGNATURE-----

--uGrbifh0UoBBidu/--

