# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:04:29 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:29 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:04:30 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:30 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:04:31 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:04:31 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:04:31 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9288 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:07:56 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:07:56 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:07:56 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:07:56 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:56 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:07:56 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:07:57 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:57 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:07:58 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:07:58 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:08:02 on May 19,2025, Elapsed time: 0:03:31
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:08:02 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9288 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:26 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:09:27 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:27 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:09:28 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:09:28 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:09:30 on May 19,2025, Elapsed time: 0:01:28
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:09:30 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9224 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:23 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:10:23 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:24 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:10:24 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:10:25 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:10:25 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:10:25 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:10:25 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:10:29 on May 19,2025, Elapsed time: 0:00:59
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:10:29 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9224 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(174)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 174
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:22:15 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:15 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:22:16 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:16 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:17 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:17 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:17 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:17 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:22:17 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:22:17 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:22:20 on May 19,2025, Elapsed time: 0:11:51
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:22:20 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9224 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(174)
#    Time: 86 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 174
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:52 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:25:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:52 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:25:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:52 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:25:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:52 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:25:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:52 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:25:53 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:53 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:25:54 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:25:54 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:25:58 on May 19,2025, Elapsed time: 0:03:38
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:25:59 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9224 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:50 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:26:50 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:26:51 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:51 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:52 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:26:52 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:26:56 on May 19,2025, Elapsed time: 0:00:57
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:26:56 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF_en
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9224 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:28:59 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:28:59 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:00 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:29:00 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:29:01 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:29:02 on May 19,2025, Elapsed time: 0:02:06
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 18:29:02 on May 19,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register_64bit
# Loading work.D_FF
# ** Warning: (vsim-3017) ./regstim.sv(18): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut File: ./regfile.sv
# ** Warning: (vsim-3722) ./regstim.sv(18): [TFMPC] - Missing connection for port 'reg_out'.
# ** Warning: Design size of 7973 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:34:07 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:07 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:34:08 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:08 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:09 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:34:09 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:13 on May 19,2025, Elapsed time: 0:05:11
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 18:34:14 on May 19,2025
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.register_64bit
# Loading work.D_FF
# ** Warning: (vsim-3017) ./regstim.sv(18): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut File: ./regfile.sv
# ** Warning: (vsim-3722) ./regstim.sv(18): [TFMPC] - Missing connection for port 'reg_out'.
# ** Warning: Design size of 7973 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:34:35 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:34:35 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:34:35 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:34:35 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:35 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:34:35 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:36 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:34:36 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:37 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:34:37 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:34:39 on May 19,2025, Elapsed time: 0:00:25
# Errors: 0, Warnings: 3
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:34:39 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9096 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:43:39 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:39 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:43:40 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:43:40 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:43:41 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 18:43:45 on May 19,2025, Elapsed time: 0:09:06
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:43:45 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9096 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./gates/and_64bit.sv 
# -- Compiling module and_64bit
# 
# Top level modules:
# 	and_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./gates/not_64bit.sv 
# -- Compiling module not_64bit
# 
# Top level modules:
# 	not_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./gates/or_64bit.sv 
# -- Compiling module or_64bit
# 
# Top level modules:
# 	or_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./gates/xor_64bit.sv 
# -- Compiling module xor_64bit
# 
# Top level modules:
# 	xor_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_5bit.sv 
# -- Compiling module mux2_1_5bit
# 
# Top level modules:
# 	mux2_1_5bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux2_1_64bit.sv 
# -- Compiling module mux2_1_64bit
# 
# Top level modules:
# 	mux2_1_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:20 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux4_1_64bit.sv 
# -- Compiling module mux4_1_64bit
# 
# Top level modules:
# 	mux4_1_64bit
# End time: 18:45:20 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux8_1.sv 
# -- Compiling module mux8_1
# -- Compiling module mux8_1_testbench
# 
# Top level modules:
# 	mux8_1_testbench
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux16_1.sv 
# -- Compiling module mux16_1
# -- Compiling module mux16_1_testbench
# 
# Top level modules:
# 	mux16_1_testbench
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./muxes/mux32_1_64bit.sv 
# -- Compiling module mux32_1_64bit
# 
# Top level modules:
# 	mux32_1_64bit
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_3to8.sv 
# -- Compiling module decoder_3to8
# 
# Top level modules:
# 	decoder_3to8
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./decoders/decoder_5to32.sv 
# -- Compiling module decoder_5to32
# 
# Top level modules:
# 	decoder_5to32
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./utils/dff.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./utils/dff_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./register_64bit.sv 
# -- Compiling module register_64bit
# 
# Top level modules:
# 	register_64bit
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./adders/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_32bit.sv 
# -- Compiling module adder_32bit
# 
# Top level modules:
# 	adder_32bit
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./adders/adder_64bit.sv 
# -- Compiling module adder_64bit
# 
# Top level modules:
# 	adder_64bit
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./subtractor_64bit.sv 
# -- Compiling module subtractor_64bit
# 
# Top level modules:
# 	subtractor_64bit
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./utils/immediate_extenders.sv 
# -- Compiling module buf1
# -- Compiling module zero_extender_itype
# -- Compiling module sign_extender_dtype
# -- Compiling module sign_extender_btype
# -- Compiling module sign_extender_cbtype
# 
# Top level modules:
# 	zero_extender_itype
# 	sign_extender_dtype
# 	sign_extender_btype
# 	sign_extender_cbtype
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./utils/left_shifter.sv 
# -- Compiling module left_shifter_2bits
# 
# Top level modules:
# 	left_shifter_2bits
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./utils/zero_64bits.sv 
# -- Compiling module zero_64bits
# 
# Top level modules:
# 	zero_64bits
# End time: 18:45:21 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:21 on May 19,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./program_counter.sv 
# -- Compiling module program_counter
# -- Compiling module tb_program_counter
# 
# Top level modules:
# 	tb_program_counter
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:45:22 on May 19,2025
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module cpu
# -- Compiling module cpustim
# 
# Top level modules:
# 	cpustim
# End time: 18:45:22 on May 19,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:45:23 on May 19,2025, Elapsed time: 0:01:38
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work cpustim 
# Start time: 18:45:24 on May 19,2025
# Loading sv_std.std
# Loading work.cpustim
# Loading work.cpu
# Loading work.program_counter
# Loading work.adder_64bit
# Loading work.adder
# Loading work.mux4_1_64bit
# Loading work.instructmem
# Loading work.sign_extender_btype
# Loading work.sign_extender_cbtype
# Loading work.left_shifter_2bits
# Loading work.control_unit
# Loading work.mux2_1_5bit
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.mux32_1_64bit
# Loading work.zero_64bits
# Loading work.zero_extender_itype
# Loading work.sign_extender_dtype
# Loading work.mux2_1_64bit
# Loading work.alu
# Loading work.decoder_3to8
# Loading work.subtractor_64bit
# Loading work.not_64bit
# Loading work.and_64bit
# Loading work.or_64bit
# Loading work.xor_64bit
# Loading work.datamem
# Loading work.mux4_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.buf1
# Loading work.mux32_1
# Loading work.mux16_1
# Loading work.mux8_1
# Loading work.register_64bit
# ** Warning: Design size of 9096 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Note: $stop    : ./cpu.sv(172)
#    Time: 82 ns  Iteration: 1  Instance: /cpustim
# Break in Module cpustim at ./cpu.sv line 172
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/oorji/Desktop/CSE469/lab3_new/cpu_wave.do
# End time: 18:51:23 on May 19,2025, Elapsed time: 0:05:59
# Errors: 0, Warnings: 1
