{
 "builder": {
  "_version": "<undefined>",
  "_logger": "hdl_checker.builders.fallback",
  "_work_folder": "/home/will/CEG3156-Labs/CEG_3156_Lab3/.hdl_checker",
  "_builtin_libraries": [],
  "_added_libraries": [
   {
    "name": "lpm",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "work",
    "case_sensitive": false,
    "__class__": "Identifier"
   },
   {
    "name": "ieee",
    "case_sensitive": false,
    "__class__": "VhdlIdentifier"
   },
   {
    "name": "default_library",
    "case_sensitive": false,
    "__class__": "Identifier"
   }
  ],
  "__class__": "Fallback"
 },
 "config_file": [
  {
   "name": "/tmp/hdl_checker_project_pid23132.json",
   "__class__": "Path"
  },
  1712449211.5514157,
  "generated"
 ],
 "database": {
  "sources": [
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/MemWBRegister.vhd",
     "__class__": "Path"
    },
    "mtime": 1712448837.5314505,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/MemWBRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/MemWBRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_sample_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5918257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_sample_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_vec_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_test.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_test.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "altera_mf_components",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_test.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ALUnBit.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ALUnBit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ALUnBit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/enardFF_2.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/enardFF_2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        28,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux81n.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux81n.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ],
       [
        25,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd",
     "__class__": "Path"
    },
    "mtime": 1712446927.2616265,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_rom1.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_rom1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "all",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_rom1.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitComparator.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitComparator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitComparator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/EXMemRegister.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/EXMemRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/EXMemRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_ram2.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_ram2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "all",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_ram2.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux21n.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux21n.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        15,
        4
       ],
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        18,
        4
       ],
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_check_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_sample_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nto2nDecoder.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nto2nDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nto2nDecoder.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_vec_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/adder_nbit.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/adder_nbit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ],
       [
        17,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
     "__class__": "Path"
    },
    "mtime": 1712448914.4414432,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "lpm_components",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "lpm",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        3,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDEXRegister.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDEXRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDEXRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/registerFile.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/registerFile.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/registerFile.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnitALU.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnitALU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDIFRegister.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDIFRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDIFRegister.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_sample_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_vec_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/OneBitComparator.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/OneBitComparator.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "altera_mf_components",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_check_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "numeric_std",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        2,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        4,
        4
       ],
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "core_utils",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": null,
      "locations": [
       [
        6,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "altera_mf_components",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/core_utils.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/core_utils.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_sample_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_vec_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_check_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_check_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/uniShiftReg.vhd",
     "__class__": "Path"
    },
    "mtime": 1712449273.7714105,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/uniShiftReg.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unregistered.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unregistered.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        36,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     },
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unregistered.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "altera_mf_components",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "altera_mf",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        39,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5918257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_vec_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5818257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_check_tst/_primary.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "vl_types",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "verilog",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   },
   {
    "path": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnit.vhd",
     "__class__": "Path"
    },
    "mtime": 1712444848.5718257,
    "flags": {
     "source_specific": [],
     "single": [],
     "dependencies": []
    },
    "dependencies": [
     {
      "owner": {
       "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnit.vhd",
       "__class__": "Path"
      },
      "name": {
       "name": "std_logic_1164",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "library": {
       "name": "ieee",
       "case_sensitive": false,
       "__class__": "VhdlIdentifier"
      },
      "locations": [
       [
        1,
        4
       ]
      ],
      "__class__": "RequiredDesignUnit"
     }
    ],
    "diags": []
   }
  ],
  "inferred_libraries": [
   {
    "name": "/tmp/tmp2lopxm_x.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/core_utils.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd",
    "__class__": "Path"
   },
   {
    "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/uniShiftReg.vhd",
    "__class__": "Path"
   },
   {
    "name": "/tmp/tmp4yyds0mb.vhd",
    "__class__": "Path"
   }
  ],
  "design_units": [
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_unregistered.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "rom_unregistered",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitALU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DispController_vlg_vec_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux41",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "registerFile",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DispController_vlg_check_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDEXRegister.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "IDEXRegister",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux21n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux21n",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      17,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux81n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux81n",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      27,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUnBit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nto2nDecoder.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nto2nDecoder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_ram2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lpm_ram2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux81n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux81",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUnBit_vlg_sample_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux21n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux21",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/registerFile.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "registerFile",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitALU_vlg_check_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "registerFile_vlg_vec_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/mux41n.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "mux41n",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor_testbench.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "singleCycleProcessor_testbench",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "controlUnit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitComparator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitComparator_vlg_vec_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unreg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ram_unreg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/lpm_rom1.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "lpm_rom1",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/MemWBRegister.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "MEMWBRegister",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/SingleCycleProcessor.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "singleCycleProcessor",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/DispController.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DispController",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "registerFile_vlg_check_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitALU_vlg_sample_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitComparator_vlg_sample_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DispController",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/uniShiftReg.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "uniShiftReg",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/adder_nbit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "adder_nbit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      19,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/rom_test.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "rom_test",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/IDIFRegister.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "IDIFRegister",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/register@file_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "registerFile_vlg_sample_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/core_utils.vhd",
     "__class__": "Path"
    },
    "type_": "package",
    "name": {
     "name": "core_utils",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      8
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/OneBitComparator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "oneBitComparator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@comparator_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitComparator_vlg_check_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_check_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUnBit_vlg_check_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/EXMemRegister.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "EXMemRegister",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@a@l@un@bit_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUnBit_vlg_vec_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/adder_nbit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "fadder",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/@disp@controller_vlg_sample_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "DispController_vlg_sample_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/simulation/qsim/work/n@bit@a@l@u_vlg_vec_tst/_primary.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitALU_vlg_vec_tst",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      2,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitComparator.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitComparator",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/controlUnitALU.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "controlUnitALU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      3,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/enardFF_2.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "enARdFF_2",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      30,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ALUnBit.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ALUnBit",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      4,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/nBitALU.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "nBitALU",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      8,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   },
   {
    "owner": {
     "name": "/home/will/CEG3156-Labs/CEG_3156_Lab3/ram_unregistered.vhd",
     "__class__": "Path"
    },
    "type_": "entity",
    "name": {
     "name": "ram_unregistered",
     "case_sensitive": false,
     "__class__": "VhdlIdentifier"
    },
    "locations": [
     [
      41,
      7
     ]
    ],
    "__class__": "VhdlDesignUnit"
   }
  ],
  "__class__": "Database"
 },
 "__version__": "0.7.4"
}