/***************************************************************************
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Feb 13 19:01:25 2014
 *                 MD5 Checksum         3ce209c9ee2a4cae2cd897291b668394
 *
 * Compiled with:  RDB Utility          5.0
 *                 RDB Parser           3.0
 *                 rdb2macro.pm         4.0
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Spec Versions:  ams_com              1
 *                 ams_rx               1
 *                 ams_tx               1
 *                 ckrst_ctrl           1
 *                 cl72_ieee_rx         1
 *                 cl72_ieee_tx         1
 *                 cl72_user_rx         1
 *                 cl72_user_tx_pmd     1
 *                 dig_com_tsc          1
 *                 dsc_a                1
 *                 dsc_b                1
 *                 dsc_c                1
 *                 dsc_d                1
 *                 dsc_e                1
 *                 mdio_blk_addr        1
 *                 mdio_cl22_ieee_com   1
 *                 mdio_mmdsel_aer_com  1
 *                 micro_a              1
 *                 micro_b              1
 *                 patt_gen             1
 *                 pll_cal_com          1
 *                 sigdet               1
 *                 tlb_rx               1
 *                 tlb_tx               1
 *                 tx_fed_pmd           1
 *                 tx_pi                1
 *                 txcom_pmd            1
 *
 * RDB Files:  /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/eagle_top_tsc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/tx_pi.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dig_com_tsc.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/tlb_tx.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/tlb_rx.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/patt_gen.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/cl72_user_rx_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/cl72_user_tx_regs_pmd.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/cl72_ieee_tx_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/cl72_ieee_rx_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/txcom_regs_pmd.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/ams_com.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/pll_cal_com.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/ams_tx.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/tx_fed_regs_pmd.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/ams_rx.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/sigdet.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dsc_a.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dsc_b.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dsc_c.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dsc_d.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/dsc_e.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/ckrst_ctrl.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/mdio_mmdsel_aer_com.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/mdio_blk_addr.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/mdio_cl22_ieee_com_html.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/micro_a_regs.rdb
 *             /projects/TSC_ext6/udayc/EA_Mar_26/tsce/dv/common/temod16/Eagle_rdb/micro_b_regs.rdb
 *
 * Revision History:
 *
 * $brcm_Log: $
 */

#ifndef TEPMDREGENUMS_TMP__
#define TEPMDREGENUMS_TMP__

/**
 * m = memory, c = core, r = register, f = field, d = data.
 */
#if !defined(GET_FIELD) && !defined(SET_FIELD)
#define BRCM_ALIGN(c,r,f)   c##_##r##_##f##_ALIGN
#define BRCM_BITS(c,r,f)    c##_##r##_##f##_BITS
#define BRCM_MASK(c,r,f)    c##_##r##_##f##_MASK
#define BRCM_SHIFT(c,r,f)   c##_##r##_##f##_SHIFT

#define GET_FIELD(m,c,r,f) \
	((((m) & BRCM_MASK(c,r,f)) >> BRCM_SHIFT(c,r,f)) << BRCM_ALIGN(c,r,f))

#define SET_FIELD(m,c,r,f,d) \
	((m) = (((m) & ~BRCM_MASK(c,r,f)) | ((((d) >> BRCM_ALIGN(c,r,f)) << \
	 BRCM_SHIFT(c,r,f)) & BRCM_MASK(c,r,f))) \
	)

#define SET_TYPE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##d)
#define SET_NAME_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,c##_##r##_##f##_##d)
#define SET_VALUE_FIELD(m,c,r,f,d) SET_FIELD(m,c,r,f,d)

#endif /* GET & SET */

/****************************************************************************
 * Core Enums.
 */
/****************************************************************************
 * eagle_tsc_mdio_ieee_MDIO_CL22_IEEE_COM
 */


/****************************************************************************
 * eagle_tsc_mdio_ieee_MDIO_CL22_IEEE_COM
 */
/****************************************************************************
 * MDIO_CL22_IEEE_COM :: ACC_CTRL
 */
/* MDIO_CL22_IEEE_COM :: ACC_CTRL :: mdio_function [15:14] */
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_FUNCTION_MASK             0xc000
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_FUNCTION_ALIGN            0
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_FUNCTION_BITS             2
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_FUNCTION_SHIFT            14

/* MDIO_CL22_IEEE_COM :: ACC_CTRL :: reserved0 [13:05] */
#define MDIO_CL22_IEEE_COM_ACC_CTRL_RESERVED0_MASK                 0x3fe0
#define MDIO_CL22_IEEE_COM_ACC_CTRL_RESERVED0_ALIGN                0
#define MDIO_CL22_IEEE_COM_ACC_CTRL_RESERVED0_BITS                 9
#define MDIO_CL22_IEEE_COM_ACC_CTRL_RESERVED0_SHIFT                5

/* MDIO_CL22_IEEE_COM :: ACC_CTRL :: mdio_devad [04:00] */
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_DEVAD_MASK                0x001f
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_DEVAD_ALIGN               0
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_DEVAD_BITS                5
#define MDIO_CL22_IEEE_COM_ACC_CTRL_MDIO_DEVAD_SHIFT               0


/****************************************************************************
 * MDIO_CL22_IEEE_COM :: ACC_ADDR_DATA
 */
/* MDIO_CL22_IEEE_COM :: ACC_ADDR_DATA :: mdio_addr_data [15:00] */
#define MDIO_CL22_IEEE_COM_ACC_ADDR_DATA_MDIO_ADDR_DATA_MASK       0xffff
#define MDIO_CL22_IEEE_COM_ACC_ADDR_DATA_MDIO_ADDR_DATA_ALIGN      0
#define MDIO_CL22_IEEE_COM_ACC_ADDR_DATA_MDIO_ADDR_DATA_BITS       16
#define MDIO_CL22_IEEE_COM_ACC_ADDR_DATA_MDIO_ADDR_DATA_SHIFT      0


/****************************************************************************
 * eagle_tsc_cl72b_ieee_blk_CL72_IEEE_TX
 */
/****************************************************************************
 * CL72_IEEE_TX :: BASE_R_PMD_CONTROL_REGISTER_150
 */
/* CL72_IEEE_TX :: BASE_R_PMD_CONTROL_REGISTER_150 :: reserved0 [15:02] */
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_RESERVED0_MASK 0xfffc
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_RESERVED0_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_RESERVED0_BITS 14
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_RESERVED0_SHIFT 2

/* CL72_IEEE_TX :: BASE_R_PMD_CONTROL_REGISTER_150 :: cl72_ieee_training_enable [01:01] */
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_TRAINING_ENABLE_MASK 0x0002
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_TRAINING_ENABLE_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_TRAINING_ENABLE_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_TRAINING_ENABLE_SHIFT 1

/* CL72_IEEE_TX :: BASE_R_PMD_CONTROL_REGISTER_150 :: cl72_ieee_restart_training [00:00] */
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_RESTART_TRAINING_MASK 0x0001
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_RESTART_TRAINING_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_RESTART_TRAINING_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_CONTROL_REGISTER_150_CL72_IEEE_RESTART_TRAINING_SHIFT 0


/****************************************************************************
 * CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151
 */
/* CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151 :: reserved0 [15:04] */
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_RESERVED0_MASK 0xfff0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_RESERVED0_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_RESERVED0_BITS 12
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_RESERVED0_SHIFT 4

/* CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151 :: cl72_ieee_training_failure [03:03] */
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_FAILURE_MASK 0x0008
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_FAILURE_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_FAILURE_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_FAILURE_SHIFT 3

/* CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151 :: cl72_ieee_training_status [02:02] */
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_STATUS_MASK 0x0004
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_STATUS_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_STATUS_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_TRAINING_STATUS_SHIFT 2

/* CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151 :: cl72_ieee_frame_lock [01:01] */
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_FRAME_LOCK_MASK 0x0002
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_FRAME_LOCK_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_FRAME_LOCK_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_FRAME_LOCK_SHIFT 1

/* CL72_IEEE_TX :: BASE_R_PMD_STATUS_REGISTER_151 :: cl72_ieee_receiver_status [00:00] */
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_RECEIVER_STATUS_MASK 0x0001
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_RECEIVER_STATUS_ALIGN 0
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_RECEIVER_STATUS_BITS 1
#define CL72_IEEE_TX_BASE_R_PMD_STATUS_REGISTER_151_CL72_IEEE_RECEIVER_STATUS_SHIFT 0


/****************************************************************************
 * CL72_IEEE_TX :: BASE_R_LP_COEFF_UPDATE_REGISTER_152
 */
/* CL72_IEEE_TX :: BASE_R_LP_COEFF_UPDATE_REGISTER_152 :: cl72_ieee_lp_coeff_update [15:00] */
#define CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_CL72_IEEE_LP_COEFF_UPDATE_MASK 0xffff
#define CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_CL72_IEEE_LP_COEFF_UPDATE_ALIGN 0
#define CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_CL72_IEEE_LP_COEFF_UPDATE_BITS 16
#define CL72_IEEE_TX_BASE_R_LP_COEFF_UPDATE_REGISTER_152_CL72_IEEE_LP_COEFF_UPDATE_SHIFT 0


/****************************************************************************
 * CL72_IEEE_TX :: BASE_R_LD_COEFF_UPDATE_REGISTER_154
 */
/* CL72_IEEE_TX :: BASE_R_LD_COEFF_UPDATE_REGISTER_154 :: cl72_ieee_ld_coeff_update [15:00] */
#define CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_CL72_IEEE_LD_COEFF_UPDATE_MASK 0xffff
#define CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_CL72_IEEE_LD_COEFF_UPDATE_ALIGN 0
#define CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_CL72_IEEE_LD_COEFF_UPDATE_BITS 16
#define CL72_IEEE_TX_BASE_R_LD_COEFF_UPDATE_REGISTER_154_CL72_IEEE_LD_COEFF_UPDATE_SHIFT 0


/****************************************************************************
 * CL72_IEEE_TX :: BASE_R_LD_STATUS_REPORT_REGISTER_155
 */
/* CL72_IEEE_TX :: BASE_R_LD_STATUS_REPORT_REGISTER_155 :: cl72_ieee_ld_status_report [15:00] */
#define CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_CL72_IEEE_LD_STATUS_REPORT_MASK 0xffff
#define CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_CL72_IEEE_LD_STATUS_REPORT_ALIGN 0
#define CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_CL72_IEEE_LD_STATUS_REPORT_BITS 16
#define CL72_IEEE_TX_BASE_R_LD_STATUS_REPORT_REGISTER_155_CL72_IEEE_LD_STATUS_REPORT_SHIFT 0


/****************************************************************************
 * eagle_tsc_cl72b_ieee_blk_CL72_IEEE_RX
 */
/****************************************************************************
 * CL72_IEEE_RX :: BASE_R_LD_STATUS_REPORT_REGISTER_153
 */
/* CL72_IEEE_RX :: BASE_R_LD_STATUS_REPORT_REGISTER_153 :: cl72_ieee_lp_status_report [15:00] */
#define CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_CL72_IEEE_LP_STATUS_REPORT_MASK 0xffff
#define CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_CL72_IEEE_LP_STATUS_REPORT_ALIGN 0
#define CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_CL72_IEEE_LP_STATUS_REPORT_BITS 16
#define CL72_IEEE_RX_BASE_R_LD_STATUS_REPORT_REGISTER_153_CL72_IEEE_LP_STATUS_REPORT_SHIFT 0


/****************************************************************************
 * eagle_tsc_dsc_blk_DSC_A
 */
/****************************************************************************
 * DSC_A :: CDR_CONTROL_0
 */
/* DSC_A :: CDR_CONTROL_0 :: reserved0 [15:11] */
#define DSC_A_CDR_CONTROL_0_RESERVED0_MASK                         0xf800
#define DSC_A_CDR_CONTROL_0_RESERVED0_ALIGN                        0
#define DSC_A_CDR_CONTROL_0_RESERVED0_BITS                         5
#define DSC_A_CDR_CONTROL_0_RESERVED0_SHIFT                        11

/* DSC_A :: CDR_CONTROL_0 :: cdr_lm_thr_sel [10:08] */
#define DSC_A_CDR_CONTROL_0_CDR_LM_THR_SEL_MASK                    0x0700
#define DSC_A_CDR_CONTROL_0_CDR_LM_THR_SEL_ALIGN                   0
#define DSC_A_CDR_CONTROL_0_CDR_LM_THR_SEL_BITS                    3
#define DSC_A_CDR_CONTROL_0_CDR_LM_THR_SEL_SHIFT                   8

/* DSC_A :: CDR_CONTROL_0 :: cdr_freq_override_en [07:07] */
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_OVERRIDE_EN_MASK              0x0080
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_OVERRIDE_EN_ALIGN             0
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_OVERRIDE_EN_BITS              1
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_OVERRIDE_EN_SHIFT             7

/* DSC_A :: CDR_CONTROL_0 :: cdr_integ_sat_sel [06:06] */
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_SAT_SEL_MASK                 0x0040
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_SAT_SEL_ALIGN                0
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_SAT_SEL_BITS                 1
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_SAT_SEL_SHIFT                6

/* DSC_A :: CDR_CONTROL_0 :: cdr_phase_err_frz [05:05] */
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_ERR_FRZ_MASK                 0x0020
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_ERR_FRZ_ALIGN                0
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_ERR_FRZ_BITS                 1
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_ERR_FRZ_SHIFT                5

/* DSC_A :: CDR_CONTROL_0 :: cdr_integ_reg_clr [04:04] */
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_REG_CLR_MASK                 0x0010
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_REG_CLR_ALIGN                0
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_REG_CLR_BITS                 1
#define DSC_A_CDR_CONTROL_0_CDR_INTEG_REG_CLR_SHIFT                4

/* DSC_A :: CDR_CONTROL_0 :: reserved1 [03:03] */
#define DSC_A_CDR_CONTROL_0_RESERVED1_MASK                         0x0008
#define DSC_A_CDR_CONTROL_0_RESERVED1_ALIGN                        0
#define DSC_A_CDR_CONTROL_0_RESERVED1_BITS                         1
#define DSC_A_CDR_CONTROL_0_RESERVED1_SHIFT                        3

/* DSC_A :: CDR_CONTROL_0 :: cdr_freq_en [02:02] */
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_EN_MASK                       0x0004
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_EN_ALIGN                      0
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_EN_BITS                       1
#define DSC_A_CDR_CONTROL_0_CDR_FREQ_EN_SHIFT                      2

/* DSC_A :: CDR_CONTROL_0 :: br_pd_en [01:01] */
#define DSC_A_CDR_CONTROL_0_BR_PD_EN_MASK                          0x0002
#define DSC_A_CDR_CONTROL_0_BR_PD_EN_ALIGN                         0
#define DSC_A_CDR_CONTROL_0_BR_PD_EN_BITS                          1
#define DSC_A_CDR_CONTROL_0_BR_PD_EN_SHIFT                         1

/* DSC_A :: CDR_CONTROL_0 :: cdr_phase_sat_ctrl [00:00] */
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_SAT_CTRL_MASK                0x0001
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_SAT_CTRL_ALIGN               0
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_SAT_CTRL_BITS                1
#define DSC_A_CDR_CONTROL_0_CDR_PHASE_SAT_CTRL_SHIFT               0


/****************************************************************************
 * DSC_A :: CDR_CONTROL_1
 */
/* DSC_A :: CDR_CONTROL_1 :: cdr_freq_override_val [15:00] */
#define DSC_A_CDR_CONTROL_1_CDR_FREQ_OVERRIDE_VAL_MASK             0xffff
#define DSC_A_CDR_CONTROL_1_CDR_FREQ_OVERRIDE_VAL_ALIGN            0
#define DSC_A_CDR_CONTROL_1_CDR_FREQ_OVERRIDE_VAL_BITS             16
#define DSC_A_CDR_CONTROL_1_CDR_FREQ_OVERRIDE_VAL_SHIFT            0


/****************************************************************************
 * DSC_A :: CDR_CONTROL_2
 */
/* DSC_A :: CDR_CONTROL_2 :: reserved0 [15:10] */
#define DSC_A_CDR_CONTROL_2_RESERVED0_MASK                         0xfc00
#define DSC_A_CDR_CONTROL_2_RESERVED0_ALIGN                        0
#define DSC_A_CDR_CONTROL_2_RESERVED0_BITS                         6
#define DSC_A_CDR_CONTROL_2_RESERVED0_SHIFT                        10

/* DSC_A :: CDR_CONTROL_2 :: osx2p_pherr_gain [09:08] */
#define DSC_A_CDR_CONTROL_2_OSX2P_PHERR_GAIN_MASK                  0x0300
#define DSC_A_CDR_CONTROL_2_OSX2P_PHERR_GAIN_ALIGN                 0
#define DSC_A_CDR_CONTROL_2_OSX2P_PHERR_GAIN_BITS                  2
#define DSC_A_CDR_CONTROL_2_OSX2P_PHERR_GAIN_SHIFT                 8

/* DSC_A :: CDR_CONTROL_2 :: pattern_sel [07:04] */
#define DSC_A_CDR_CONTROL_2_PATTERN_SEL_MASK                       0x00f0
#define DSC_A_CDR_CONTROL_2_PATTERN_SEL_ALIGN                      0
#define DSC_A_CDR_CONTROL_2_PATTERN_SEL_BITS                       4
#define DSC_A_CDR_CONTROL_2_PATTERN_SEL_SHIFT                      4

/* DSC_A :: CDR_CONTROL_2 :: reserved1 [03:02] */
#define DSC_A_CDR_CONTROL_2_RESERVED1_MASK                         0x000c
#define DSC_A_CDR_CONTROL_2_RESERVED1_ALIGN                        0
#define DSC_A_CDR_CONTROL_2_RESERVED1_BITS                         2
#define DSC_A_CDR_CONTROL_2_RESERVED1_SHIFT                        2

/* DSC_A :: CDR_CONTROL_2 :: phase_err_offset_mult_2 [01:01] */
#define DSC_A_CDR_CONTROL_2_PHASE_ERR_OFFSET_MULT_2_MASK           0x0002
#define DSC_A_CDR_CONTROL_2_PHASE_ERR_OFFSET_MULT_2_ALIGN          0
#define DSC_A_CDR_CONTROL_2_PHASE_ERR_OFFSET_MULT_2_BITS           1
#define DSC_A_CDR_CONTROL_2_PHASE_ERR_OFFSET_MULT_2_SHIFT          1

/* DSC_A :: CDR_CONTROL_2 :: cdr_zero_polarity [00:00] */
#define DSC_A_CDR_CONTROL_2_CDR_ZERO_POLARITY_MASK                 0x0001
#define DSC_A_CDR_CONTROL_2_CDR_ZERO_POLARITY_ALIGN                0
#define DSC_A_CDR_CONTROL_2_CDR_ZERO_POLARITY_BITS                 1
#define DSC_A_CDR_CONTROL_2_CDR_ZERO_POLARITY_SHIFT                0


/****************************************************************************
 * DSC_A :: RX_PI_CONTROL
 */
/* DSC_A :: RX_PI_CONTROL :: rx_pi_manual_reset [15:15] */
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_RESET_MASK                0x8000
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_RESET_ALIGN               0
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_RESET_BITS                1
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_RESET_SHIFT               15

/* DSC_A :: RX_PI_CONTROL :: rx_pi_slicers_en [14:12] */
#define DSC_A_RX_PI_CONTROL_RX_PI_SLICERS_EN_MASK                  0x7000
#define DSC_A_RX_PI_CONTROL_RX_PI_SLICERS_EN_ALIGN                 0
#define DSC_A_RX_PI_CONTROL_RX_PI_SLICERS_EN_BITS                  3
#define DSC_A_RX_PI_CONTROL_RX_PI_SLICERS_EN_SHIFT                 12

/* DSC_A :: RX_PI_CONTROL :: rx_pi_manual_mode [11:11] */
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_MODE_MASK                 0x0800
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_MODE_ALIGN                0
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_MODE_BITS                 1
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_MODE_SHIFT                11

/* DSC_A :: RX_PI_CONTROL :: rx_pi_phase_step_dir [10:10] */
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_DIR_MASK              0x0400
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_DIR_ALIGN             0
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_DIR_BITS              1
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_DIR_SHIFT             10

/* DSC_A :: RX_PI_CONTROL :: rx_pi_manual_strobe [09:09] */
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_STROBE_MASK               0x0200
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_STROBE_ALIGN              0
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_STROBE_BITS               1
#define DSC_A_RX_PI_CONTROL_RX_PI_MANUAL_STROBE_SHIFT              9

/* DSC_A :: RX_PI_CONTROL :: reserved0 [08:07] */
#define DSC_A_RX_PI_CONTROL_RESERVED0_MASK                         0x0180
#define DSC_A_RX_PI_CONTROL_RESERVED0_ALIGN                        0
#define DSC_A_RX_PI_CONTROL_RESERVED0_BITS                         2
#define DSC_A_RX_PI_CONTROL_RESERVED0_SHIFT                        7

/* DSC_A :: RX_PI_CONTROL :: rx_pi_phase_step_cnt [06:00] */
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_CNT_MASK              0x007f
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_CNT_ALIGN             0
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_CNT_BITS              7
#define DSC_A_RX_PI_CONTROL_RX_PI_PHASE_STEP_CNT_SHIFT             0


/****************************************************************************
 * DSC_A :: CDR_STATUS_INTEG_REG
 */
/* DSC_A :: CDR_STATUS_INTEG_REG :: cdr_integ_reg [15:00] */
#define DSC_A_CDR_STATUS_INTEG_REG_CDR_INTEG_REG_MASK              0xffff
#define DSC_A_CDR_STATUS_INTEG_REG_CDR_INTEG_REG_ALIGN             0
#define DSC_A_CDR_STATUS_INTEG_REG_CDR_INTEG_REG_BITS              16
#define DSC_A_CDR_STATUS_INTEG_REG_CDR_INTEG_REG_SHIFT             0


/****************************************************************************
 * DSC_A :: CDR_STATUS_PHASE_ERROR
 */
/* DSC_A :: CDR_STATUS_PHASE_ERROR :: reserved0 [15:09] */
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED0_MASK                0xfe00
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED0_ALIGN               0
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED0_BITS                7
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED0_SHIFT               9

/* DSC_A :: CDR_STATUS_PHASE_ERROR :: cdr_lm_outoflock [08:08] */
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_LM_OUTOFLOCK_MASK         0x0100
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_LM_OUTOFLOCK_ALIGN        0
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_LM_OUTOFLOCK_BITS         1
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_LM_OUTOFLOCK_SHIFT        8

/* DSC_A :: CDR_STATUS_PHASE_ERROR :: reserved1 [07:05] */
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED1_MASK                0x00e0
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED1_ALIGN               0
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED1_BITS                3
#define DSC_A_CDR_STATUS_PHASE_ERROR_RESERVED1_SHIFT               5

/* DSC_A :: CDR_STATUS_PHASE_ERROR :: cdr_phase_err [04:00] */
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_PHASE_ERR_MASK            0x001f
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_PHASE_ERR_ALIGN           0
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_PHASE_ERR_BITS            5
#define DSC_A_CDR_STATUS_PHASE_ERROR_CDR_PHASE_ERR_SHIFT           0


/****************************************************************************
 * DSC_A :: RX_PI_CNT_BIN_D
 */
/* DSC_A :: RX_PI_CNT_BIN_D :: reserved0 [15:15] */
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED0_MASK                       0x8000
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED0_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED0_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED0_SHIFT                      15

/* DSC_A :: RX_PI_CNT_BIN_D :: cnt_bin_p1_dreg [14:08] */
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_P1_DREG_MASK                 0x7f00
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_P1_DREG_ALIGN                0
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_P1_DREG_BITS                 7
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_P1_DREG_SHIFT                8

/* DSC_A :: RX_PI_CNT_BIN_D :: reserved1 [07:07] */
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED1_MASK                       0x0080
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED1_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED1_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_D_RESERVED1_SHIFT                      7

/* DSC_A :: RX_PI_CNT_BIN_D :: cnt_bin_d_dreg [06:00] */
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_D_DREG_MASK                  0x007f
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_D_DREG_ALIGN                 0
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_D_DREG_BITS                  7
#define DSC_A_RX_PI_CNT_BIN_D_CNT_BIN_D_DREG_SHIFT                 0


/****************************************************************************
 * DSC_A :: RX_PI_CNT_BIN_P
 */
/* DSC_A :: RX_PI_CNT_BIN_P :: reserved0 [15:15] */
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED0_MASK                       0x8000
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED0_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED0_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED0_SHIFT                      15

/* DSC_A :: RX_PI_CNT_BIN_P :: cnt_bin_m1_preg [14:08] */
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_M1_PREG_MASK                 0x7f00
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_M1_PREG_ALIGN                0
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_M1_PREG_BITS                 7
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_M1_PREG_SHIFT                8

/* DSC_A :: RX_PI_CNT_BIN_P :: reserved1 [07:07] */
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED1_MASK                       0x0080
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED1_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED1_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_P_RESERVED1_SHIFT                      7

/* DSC_A :: RX_PI_CNT_BIN_P :: cnt_bin_p1_preg [06:00] */
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_P1_PREG_MASK                 0x007f
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_P1_PREG_ALIGN                0
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_P1_PREG_BITS                 7
#define DSC_A_RX_PI_CNT_BIN_P_CNT_BIN_P1_PREG_SHIFT                0


/****************************************************************************
 * DSC_A :: RX_PI_CNT_BIN_M
 */
/* DSC_A :: RX_PI_CNT_BIN_M :: reserved0 [15:15] */
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED0_MASK                       0x8000
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED0_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED0_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED0_SHIFT                      15

/* DSC_A :: RX_PI_CNT_BIN_M :: cnt_bin_d_mreg [14:08] */
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_D_MREG_MASK                  0x7f00
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_D_MREG_ALIGN                 0
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_D_MREG_BITS                  7
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_D_MREG_SHIFT                 8

/* DSC_A :: RX_PI_CNT_BIN_M :: reserved1 [07:07] */
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED1_MASK                       0x0080
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED1_ALIGN                      0
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED1_BITS                       1
#define DSC_A_RX_PI_CNT_BIN_M_RESERVED1_SHIFT                      7

/* DSC_A :: RX_PI_CNT_BIN_M :: cnt_bin_m1_mreg [06:00] */
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_M1_MREG_MASK                 0x007f
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_M1_MREG_ALIGN                0
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_M1_MREG_BITS                 7
#define DSC_A_RX_PI_CNT_BIN_M_CNT_BIN_M1_MREG_SHIFT                0


/****************************************************************************
 * DSC_A :: RX_PI_DIFF_BIN
 */
/* DSC_A :: RX_PI_DIFF_BIN :: cnt_d_minus_p1 [15:08] */
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_P1_MASK                   0xff00
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_P1_ALIGN                  0
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_P1_BITS                   8
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_P1_SHIFT                  8

/* DSC_A :: RX_PI_DIFF_BIN :: cnt_d_minus_m1 [07:00] */
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_M1_MASK                   0x00ff
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_M1_ALIGN                  0
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_M1_BITS                   8
#define DSC_A_RX_PI_DIFF_BIN_CNT_D_MINUS_M1_SHIFT                  0


/****************************************************************************
 * DSC_A :: TRNSUM_CNTL_5
 */
/* DSC_A :: TRNSUM_CNTL_5 :: reserved0 [15:15] */
#define DSC_A_TRNSUM_CNTL_5_RESERVED0_MASK                         0x8000
#define DSC_A_TRNSUM_CNTL_5_RESERVED0_ALIGN                        0
#define DSC_A_TRNSUM_CNTL_5_RESERVED0_BITS                         1
#define DSC_A_TRNSUM_CNTL_5_RESERVED0_SHIFT                        15

/* DSC_A :: TRNSUM_CNTL_5 :: send_lms_to_pcs [14:14] */
#define DSC_A_TRNSUM_CNTL_5_SEND_LMS_TO_PCS_MASK                   0x4000
#define DSC_A_TRNSUM_CNTL_5_SEND_LMS_TO_PCS_ALIGN                  0
#define DSC_A_TRNSUM_CNTL_5_SEND_LMS_TO_PCS_BITS                   1
#define DSC_A_TRNSUM_CNTL_5_SEND_LMS_TO_PCS_SHIFT                  14

/* DSC_A :: TRNSUM_CNTL_5 :: reserved1 [13:00] */
#define DSC_A_TRNSUM_CNTL_5_RESERVED1_MASK                         0x3fff
#define DSC_A_TRNSUM_CNTL_5_RESERVED1_ALIGN                        0
#define DSC_A_TRNSUM_CNTL_5_RESERVED1_BITS                         14
#define DSC_A_TRNSUM_CNTL_5_RESERVED1_SHIFT                        0


/****************************************************************************
 * DSC_A :: DSC_UC_CTRL
 */
/* DSC_A :: DSC_UC_CTRL :: uc_dsc_supp_info [15:08] */
#define DSC_A_DSC_UC_CTRL_UC_DSC_SUPP_INFO_MASK                    0xff00
#define DSC_A_DSC_UC_CTRL_UC_DSC_SUPP_INFO_ALIGN                   0
#define DSC_A_DSC_UC_CTRL_UC_DSC_SUPP_INFO_BITS                    8
#define DSC_A_DSC_UC_CTRL_UC_DSC_SUPP_INFO_SHIFT                   8

/* DSC_A :: DSC_UC_CTRL :: uc_dsc_ready_for_cmd [07:07] */
#define DSC_A_DSC_UC_CTRL_UC_DSC_READY_FOR_CMD_MASK                0x0080
#define DSC_A_DSC_UC_CTRL_UC_DSC_READY_FOR_CMD_ALIGN               0
#define DSC_A_DSC_UC_CTRL_UC_DSC_READY_FOR_CMD_BITS                1
#define DSC_A_DSC_UC_CTRL_UC_DSC_READY_FOR_CMD_SHIFT               7

/* DSC_A :: DSC_UC_CTRL :: uc_dsc_error_found [06:06] */
#define DSC_A_DSC_UC_CTRL_UC_DSC_ERROR_FOUND_MASK                  0x0040
#define DSC_A_DSC_UC_CTRL_UC_DSC_ERROR_FOUND_ALIGN                 0
#define DSC_A_DSC_UC_CTRL_UC_DSC_ERROR_FOUND_BITS                  1
#define DSC_A_DSC_UC_CTRL_UC_DSC_ERROR_FOUND_SHIFT                 6

/* DSC_A :: DSC_UC_CTRL :: uc_dsc_gp_uc_req [05:00] */
#define DSC_A_DSC_UC_CTRL_UC_DSC_GP_UC_REQ_MASK                    0x003f
#define DSC_A_DSC_UC_CTRL_UC_DSC_GP_UC_REQ_ALIGN                   0
#define DSC_A_DSC_UC_CTRL_UC_DSC_GP_UC_REQ_BITS                    6
#define DSC_A_DSC_UC_CTRL_UC_DSC_GP_UC_REQ_SHIFT                   0


/****************************************************************************
 * DSC_A :: DSC_SCRATCH
 */
/* DSC_A :: DSC_SCRATCH :: uc_dsc_scratch [15:00] */
#define DSC_A_DSC_SCRATCH_UC_DSC_SCRATCH_MASK                      0xffff
#define DSC_A_DSC_SCRATCH_UC_DSC_SCRATCH_ALIGN                     0
#define DSC_A_DSC_SCRATCH_UC_DSC_SCRATCH_BITS                      16
#define DSC_A_DSC_SCRATCH_UC_DSC_SCRATCH_SHIFT                     0


/****************************************************************************
 * eagle_tsc_dsc_blk_DSC_B
 */
/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_0
 */
/* DSC_B :: DSC_SM_CTRL_0 :: set_meas_incomplete [15:15] */
#define DSC_B_DSC_SM_CTRL_0_SET_MEAS_INCOMPLETE_MASK               0x8000
#define DSC_B_DSC_SM_CTRL_0_SET_MEAS_INCOMPLETE_ALIGN              0
#define DSC_B_DSC_SM_CTRL_0_SET_MEAS_INCOMPLETE_BITS               1
#define DSC_B_DSC_SM_CTRL_0_SET_MEAS_INCOMPLETE_SHIFT              15

/* DSC_B :: DSC_SM_CTRL_0 :: uc_ack_dsc_config [14:14] */
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_CONFIG_MASK                 0x4000
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_CONFIG_ALIGN                0
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_CONFIG_BITS                 1
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_CONFIG_SHIFT                14

/* DSC_B :: DSC_SM_CTRL_0 :: uc_ack_dsc_restart [13:13] */
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESTART_MASK                0x2000
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESTART_ALIGN               0
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESTART_BITS                1
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESTART_SHIFT               13

/* DSC_B :: DSC_SM_CTRL_0 :: uc_ack_dsc_reset [12:12] */
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESET_MASK                  0x1000
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESET_ALIGN                 0
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESET_BITS                  1
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_RESET_SHIFT                 12

/* DSC_B :: DSC_SM_CTRL_0 :: uc_ack_dsc_eee_done [11:11] */
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_EEE_DONE_MASK               0x0800
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_EEE_DONE_ALIGN              0
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_EEE_DONE_BITS               1
#define DSC_B_DSC_SM_CTRL_0_UC_ACK_DSC_EEE_DONE_SHIFT              11

/* DSC_B :: DSC_SM_CTRL_0 :: reserved0 [10:09] */
#define DSC_B_DSC_SM_CTRL_0_RESERVED0_MASK                         0x0600
#define DSC_B_DSC_SM_CTRL_0_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_0_RESERVED0_BITS                         2
#define DSC_B_DSC_SM_CTRL_0_RESERVED0_SHIFT                        9

/* DSC_B :: DSC_SM_CTRL_0 :: eee_measure_en [08:08] */
#define DSC_B_DSC_SM_CTRL_0_EEE_MEASURE_EN_MASK                    0x0100
#define DSC_B_DSC_SM_CTRL_0_EEE_MEASURE_EN_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_0_EEE_MEASURE_EN_BITS                    1
#define DSC_B_DSC_SM_CTRL_0_EEE_MEASURE_EN_SHIFT                   8

/* DSC_B :: DSC_SM_CTRL_0 :: uc_trnsum_en [07:07] */
#define DSC_B_DSC_SM_CTRL_0_UC_TRNSUM_EN_MASK                      0x0080
#define DSC_B_DSC_SM_CTRL_0_UC_TRNSUM_EN_ALIGN                     0
#define DSC_B_DSC_SM_CTRL_0_UC_TRNSUM_EN_BITS                      1
#define DSC_B_DSC_SM_CTRL_0_UC_TRNSUM_EN_SHIFT                     7

/* DSC_B :: DSC_SM_CTRL_0 :: hw_tune_en [06:06] */
#define DSC_B_DSC_SM_CTRL_0_HW_TUNE_EN_MASK                        0x0040
#define DSC_B_DSC_SM_CTRL_0_HW_TUNE_EN_ALIGN                       0
#define DSC_B_DSC_SM_CTRL_0_HW_TUNE_EN_BITS                        1
#define DSC_B_DSC_SM_CTRL_0_HW_TUNE_EN_SHIFT                       6

/* DSC_B :: DSC_SM_CTRL_0 :: uc_tune_en [05:05] */
#define DSC_B_DSC_SM_CTRL_0_UC_TUNE_EN_MASK                        0x0020
#define DSC_B_DSC_SM_CTRL_0_UC_TUNE_EN_ALIGN                       0
#define DSC_B_DSC_SM_CTRL_0_UC_TUNE_EN_BITS                        1
#define DSC_B_DSC_SM_CTRL_0_UC_TUNE_EN_SHIFT                       5

/* DSC_B :: DSC_SM_CTRL_0 :: cl72_timer_en [04:04] */
#define DSC_B_DSC_SM_CTRL_0_CL72_TIMER_EN_MASK                     0x0010
#define DSC_B_DSC_SM_CTRL_0_CL72_TIMER_EN_ALIGN                    0
#define DSC_B_DSC_SM_CTRL_0_CL72_TIMER_EN_BITS                     1
#define DSC_B_DSC_SM_CTRL_0_CL72_TIMER_EN_SHIFT                    4

/* DSC_B :: DSC_SM_CTRL_0 :: ignore_rx_mode [03:03] */
#define DSC_B_DSC_SM_CTRL_0_IGNORE_RX_MODE_MASK                    0x0008
#define DSC_B_DSC_SM_CTRL_0_IGNORE_RX_MODE_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_0_IGNORE_RX_MODE_BITS                    1
#define DSC_B_DSC_SM_CTRL_0_IGNORE_RX_MODE_SHIFT                   3

/* DSC_B :: DSC_SM_CTRL_0 :: eee_quiet_rx_afe_pwrdwn_val [02:02] */
#define DSC_B_DSC_SM_CTRL_0_EEE_QUIET_RX_AFE_PWRDWN_VAL_MASK       0x0004
#define DSC_B_DSC_SM_CTRL_0_EEE_QUIET_RX_AFE_PWRDWN_VAL_ALIGN      0
#define DSC_B_DSC_SM_CTRL_0_EEE_QUIET_RX_AFE_PWRDWN_VAL_BITS       1
#define DSC_B_DSC_SM_CTRL_0_EEE_QUIET_RX_AFE_PWRDWN_VAL_SHIFT      2

/* DSC_B :: DSC_SM_CTRL_0 :: eee_mode_en [01:01] */
#define DSC_B_DSC_SM_CTRL_0_EEE_MODE_EN_MASK                       0x0002
#define DSC_B_DSC_SM_CTRL_0_EEE_MODE_EN_ALIGN                      0
#define DSC_B_DSC_SM_CTRL_0_EEE_MODE_EN_BITS                       1
#define DSC_B_DSC_SM_CTRL_0_EEE_MODE_EN_SHIFT                      1

/* DSC_B :: DSC_SM_CTRL_0 :: reserved1 [00:00] */
#define DSC_B_DSC_SM_CTRL_0_RESERVED1_MASK                         0x0001
#define DSC_B_DSC_SM_CTRL_0_RESERVED1_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_0_RESERVED1_BITS                         1
#define DSC_B_DSC_SM_CTRL_0_RESERVED1_SHIFT                        0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_1
 */
/* DSC_B :: DSC_SM_CTRL_1 :: reserved0 [15:14] */
#define DSC_B_DSC_SM_CTRL_1_RESERVED0_MASK                         0xc000
#define DSC_B_DSC_SM_CTRL_1_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_1_RESERVED0_BITS                         2
#define DSC_B_DSC_SM_CTRL_1_RESERVED0_SHIFT                        14

/* DSC_B :: DSC_SM_CTRL_1 :: trnsum_clr_frc_val [13:13] */
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_VAL_MASK                0x2000
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_VAL_ALIGN               0
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_VAL_BITS                1
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_VAL_SHIFT               13

/* DSC_B :: DSC_SM_CTRL_1 :: trnsum_clr_frc [12:12] */
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_MASK                    0x1000
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_BITS                    1
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_CLR_FRC_SHIFT                   12

/* DSC_B :: DSC_SM_CTRL_1 :: cdr_frz_frc_val [11:11] */
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_VAL_MASK                   0x0800
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_VAL_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_VAL_BITS                   1
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_VAL_SHIFT                  11

/* DSC_B :: DSC_SM_CTRL_1 :: cdr_frz_frc [10:10] */
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_MASK                       0x0400
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_ALIGN                      0
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_BITS                       1
#define DSC_B_DSC_SM_CTRL_1_CDR_FRZ_FRC_SHIFT                      10

/* DSC_B :: DSC_SM_CTRL_1 :: freq_upd_en_frc_val [09:09] */
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_VAL_MASK               0x0200
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_VAL_ALIGN              0
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_VAL_BITS               1
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_VAL_SHIFT              9

/* DSC_B :: DSC_SM_CTRL_1 :: freq_upd_en_frc [08:08] */
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_MASK                   0x0100
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_BITS                   1
#define DSC_B_DSC_SM_CTRL_1_FREQ_UPD_EN_FRC_SHIFT                  8

/* DSC_B :: DSC_SM_CTRL_1 :: timer_done_frc_val [07:07] */
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_VAL_MASK                0x0080
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_VAL_ALIGN               0
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_VAL_BITS                1
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_VAL_SHIFT               7

/* DSC_B :: DSC_SM_CTRL_1 :: timer_done_frc [06:06] */
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_MASK                    0x0040
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_BITS                    1
#define DSC_B_DSC_SM_CTRL_1_TIMER_DONE_FRC_SHIFT                   6

/* DSC_B :: DSC_SM_CTRL_1 :: trnsum_frz_frc_val [05:05] */
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_VAL_MASK                0x0020
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_VAL_ALIGN               0
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_VAL_BITS                1
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_VAL_SHIFT               5

/* DSC_B :: DSC_SM_CTRL_1 :: trnsum_frz_frc [04:04] */
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_MASK                    0x0010
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_BITS                    1
#define DSC_B_DSC_SM_CTRL_1_TRNSUM_FRZ_FRC_SHIFT                   4

/* DSC_B :: DSC_SM_CTRL_1 :: dsc_clr_frc_val [03:03] */
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_VAL_MASK                   0x0008
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_VAL_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_VAL_BITS                   1
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_VAL_SHIFT                  3

/* DSC_B :: DSC_SM_CTRL_1 :: dsc_clr_frc [02:02] */
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_MASK                       0x0004
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_ALIGN                      0
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_BITS                       1
#define DSC_B_DSC_SM_CTRL_1_DSC_CLR_FRC_SHIFT                      2

/* DSC_B :: DSC_SM_CTRL_1 :: rx_dsc_lock_frc_val [01:01] */
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_VAL_MASK               0x0002
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_VAL_ALIGN              0
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_VAL_BITS               1
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_VAL_SHIFT              1

/* DSC_B :: DSC_SM_CTRL_1 :: rx_dsc_lock_frc [00:00] */
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_MASK                   0x0001
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_BITS                   1
#define DSC_B_DSC_SM_CTRL_1_RX_DSC_LOCK_FRC_SHIFT                  0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_2
 */
/* DSC_B :: DSC_SM_CTRL_2 :: reserved0 [15:13] */
#define DSC_B_DSC_SM_CTRL_2_RESERVED0_MASK                         0xe000
#define DSC_B_DSC_SM_CTRL_2_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_2_RESERVED0_BITS                         3
#define DSC_B_DSC_SM_CTRL_2_RESERVED0_SHIFT                        13

/* DSC_B :: DSC_SM_CTRL_2 :: eee_lfsr_cnt [12:00] */
#define DSC_B_DSC_SM_CTRL_2_EEE_LFSR_CNT_MASK                      0x1fff
#define DSC_B_DSC_SM_CTRL_2_EEE_LFSR_CNT_ALIGN                     0
#define DSC_B_DSC_SM_CTRL_2_EEE_LFSR_CNT_BITS                      13
#define DSC_B_DSC_SM_CTRL_2_EEE_LFSR_CNT_SHIFT                     0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_3
 */
/* DSC_B :: DSC_SM_CTRL_3 :: reserved0 [15:13] */
#define DSC_B_DSC_SM_CTRL_3_RESERVED0_MASK                         0xe000
#define DSC_B_DSC_SM_CTRL_3_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_3_RESERVED0_BITS                         3
#define DSC_B_DSC_SM_CTRL_3_RESERVED0_SHIFT                        13

/* DSC_B :: DSC_SM_CTRL_3 :: measure_lfsr_cnt [12:00] */
#define DSC_B_DSC_SM_CTRL_3_MEASURE_LFSR_CNT_MASK                  0x1fff
#define DSC_B_DSC_SM_CTRL_3_MEASURE_LFSR_CNT_ALIGN                 0
#define DSC_B_DSC_SM_CTRL_3_MEASURE_LFSR_CNT_BITS                  13
#define DSC_B_DSC_SM_CTRL_3_MEASURE_LFSR_CNT_SHIFT                 0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_4
 */
/* DSC_B :: DSC_SM_CTRL_4 :: reserved0 [15:15] */
#define DSC_B_DSC_SM_CTRL_4_RESERVED0_MASK                         0x8000
#define DSC_B_DSC_SM_CTRL_4_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_4_RESERVED0_BITS                         1
#define DSC_B_DSC_SM_CTRL_4_RESERVED0_SHIFT                        15

/* DSC_B :: DSC_SM_CTRL_4 :: hw_tune_timeout [14:10] */
#define DSC_B_DSC_SM_CTRL_4_HW_TUNE_TIMEOUT_MASK                   0x7c00
#define DSC_B_DSC_SM_CTRL_4_HW_TUNE_TIMEOUT_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_4_HW_TUNE_TIMEOUT_BITS                   5
#define DSC_B_DSC_SM_CTRL_4_HW_TUNE_TIMEOUT_SHIFT                  10

/* DSC_B :: DSC_SM_CTRL_4 :: cdr_settle_timeout [09:05] */
#define DSC_B_DSC_SM_CTRL_4_CDR_SETTLE_TIMEOUT_MASK                0x03e0
#define DSC_B_DSC_SM_CTRL_4_CDR_SETTLE_TIMEOUT_ALIGN               0
#define DSC_B_DSC_SM_CTRL_4_CDR_SETTLE_TIMEOUT_BITS                5
#define DSC_B_DSC_SM_CTRL_4_CDR_SETTLE_TIMEOUT_SHIFT               5

/* DSC_B :: DSC_SM_CTRL_4 :: acq_cdr_timeout [04:00] */
#define DSC_B_DSC_SM_CTRL_4_ACQ_CDR_TIMEOUT_MASK                   0x001f
#define DSC_B_DSC_SM_CTRL_4_ACQ_CDR_TIMEOUT_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_4_ACQ_CDR_TIMEOUT_BITS                   5
#define DSC_B_DSC_SM_CTRL_4_ACQ_CDR_TIMEOUT_SHIFT                  0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_5
 */
/* DSC_B :: DSC_SM_CTRL_5 :: reserved0 [15:15] */
#define DSC_B_DSC_SM_CTRL_5_RESERVED0_MASK                         0x8000
#define DSC_B_DSC_SM_CTRL_5_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_5_RESERVED0_BITS                         1
#define DSC_B_DSC_SM_CTRL_5_RESERVED0_SHIFT                        15

/* DSC_B :: DSC_SM_CTRL_5 :: eee_cdr_settle_timeout [14:10] */
#define DSC_B_DSC_SM_CTRL_5_EEE_CDR_SETTLE_TIMEOUT_MASK            0x7c00
#define DSC_B_DSC_SM_CTRL_5_EEE_CDR_SETTLE_TIMEOUT_ALIGN           0
#define DSC_B_DSC_SM_CTRL_5_EEE_CDR_SETTLE_TIMEOUT_BITS            5
#define DSC_B_DSC_SM_CTRL_5_EEE_CDR_SETTLE_TIMEOUT_SHIFT           10

/* DSC_B :: DSC_SM_CTRL_5 :: eee_acq_cdr_timeout [09:05] */
#define DSC_B_DSC_SM_CTRL_5_EEE_ACQ_CDR_TIMEOUT_MASK               0x03e0
#define DSC_B_DSC_SM_CTRL_5_EEE_ACQ_CDR_TIMEOUT_ALIGN              0
#define DSC_B_DSC_SM_CTRL_5_EEE_ACQ_CDR_TIMEOUT_BITS               5
#define DSC_B_DSC_SM_CTRL_5_EEE_ACQ_CDR_TIMEOUT_SHIFT              5

/* DSC_B :: DSC_SM_CTRL_5 :: measure_timeout [04:00] */
#define DSC_B_DSC_SM_CTRL_5_MEASURE_TIMEOUT_MASK                   0x001f
#define DSC_B_DSC_SM_CTRL_5_MEASURE_TIMEOUT_ALIGN                  0
#define DSC_B_DSC_SM_CTRL_5_MEASURE_TIMEOUT_BITS                   5
#define DSC_B_DSC_SM_CTRL_5_MEASURE_TIMEOUT_SHIFT                  0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_6
 */
/* DSC_B :: DSC_SM_CTRL_6 :: reserved0 [15:15] */
#define DSC_B_DSC_SM_CTRL_6_RESERVED0_MASK                         0x8000
#define DSC_B_DSC_SM_CTRL_6_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_6_RESERVED0_BITS                         1
#define DSC_B_DSC_SM_CTRL_6_RESERVED0_SHIFT                        15

/* DSC_B :: DSC_SM_CTRL_6 :: eee_ana_pwr_timeout [14:10] */
#define DSC_B_DSC_SM_CTRL_6_EEE_ANA_PWR_TIMEOUT_MASK               0x7c00
#define DSC_B_DSC_SM_CTRL_6_EEE_ANA_PWR_TIMEOUT_ALIGN              0
#define DSC_B_DSC_SM_CTRL_6_EEE_ANA_PWR_TIMEOUT_BITS               5
#define DSC_B_DSC_SM_CTRL_6_EEE_ANA_PWR_TIMEOUT_SHIFT              10

/* DSC_B :: DSC_SM_CTRL_6 :: reserved1 [09:05] */
#define DSC_B_DSC_SM_CTRL_6_RESERVED1_MASK                         0x03e0
#define DSC_B_DSC_SM_CTRL_6_RESERVED1_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_6_RESERVED1_BITS                         5
#define DSC_B_DSC_SM_CTRL_6_RESERVED1_SHIFT                        5

/* DSC_B :: DSC_SM_CTRL_6 :: eee_hw_tune_timeout [04:00] */
#define DSC_B_DSC_SM_CTRL_6_EEE_HW_TUNE_TIMEOUT_MASK               0x001f
#define DSC_B_DSC_SM_CTRL_6_EEE_HW_TUNE_TIMEOUT_ALIGN              0
#define DSC_B_DSC_SM_CTRL_6_EEE_HW_TUNE_TIMEOUT_BITS               5
#define DSC_B_DSC_SM_CTRL_6_EEE_HW_TUNE_TIMEOUT_SHIFT              0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_7
 */
/* DSC_B :: DSC_SM_CTRL_7 :: cdr_bwsel_prop_norm [15:14] */
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_NORM_MASK               0xc000
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_NORM_ALIGN              0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_NORM_BITS               2
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_NORM_SHIFT              14

/* DSC_B :: DSC_SM_CTRL_7 :: cdr_bwsel_prop_acqcdr [13:12] */
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_ACQCDR_MASK             0x3000
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_ACQCDR_ALIGN            0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_ACQCDR_BITS             2
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_PROP_ACQCDR_SHIFT            12

/* DSC_B :: DSC_SM_CTRL_7 :: cdr_bwsel_integ_norm [11:08] */
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_NORM_MASK              0x0f00
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_NORM_ALIGN             0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_NORM_BITS              4
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_NORM_SHIFT             8

/* DSC_B :: DSC_SM_CTRL_7 :: cdr_bwsel_integ_eee_acqcdr [07:04] */
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_EEE_ACQCDR_MASK        0x00f0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_EEE_ACQCDR_ALIGN       0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_EEE_ACQCDR_BITS        4
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_EEE_ACQCDR_SHIFT       4

/* DSC_B :: DSC_SM_CTRL_7 :: cdr_bwsel_integ_acqcdr [03:00] */
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_ACQCDR_MASK            0x000f
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_ACQCDR_ALIGN           0
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_ACQCDR_BITS            4
#define DSC_B_DSC_SM_CTRL_7_CDR_BWSEL_INTEG_ACQCDR_SHIFT           0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_8
 */
/* DSC_B :: DSC_SM_CTRL_8 :: cdr_bwsel_prop_eee_acqcdr [15:14] */
#define DSC_B_DSC_SM_CTRL_8_CDR_BWSEL_PROP_EEE_ACQCDR_MASK         0xc000
#define DSC_B_DSC_SM_CTRL_8_CDR_BWSEL_PROP_EEE_ACQCDR_ALIGN        0
#define DSC_B_DSC_SM_CTRL_8_CDR_BWSEL_PROP_EEE_ACQCDR_BITS         2
#define DSC_B_DSC_SM_CTRL_8_CDR_BWSEL_PROP_EEE_ACQCDR_SHIFT        14

/* DSC_B :: DSC_SM_CTRL_8 :: reserved0 [13:12] */
#define DSC_B_DSC_SM_CTRL_8_RESERVED0_MASK                         0x3000
#define DSC_B_DSC_SM_CTRL_8_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_8_RESERVED0_BITS                         2
#define DSC_B_DSC_SM_CTRL_8_RESERVED0_SHIFT                        12

/* DSC_B :: DSC_SM_CTRL_8 :: eee_phase_err_offset_en [11:10] */
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_EN_MASK           0x0c00
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_EN_ALIGN          0
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_EN_BITS           2
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_EN_SHIFT          10

/* DSC_B :: DSC_SM_CTRL_8 :: phase_err_offset_en [09:08] */
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_EN_MASK               0x0300
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_EN_ALIGN              0
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_EN_BITS               2
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_EN_SHIFT              8

/* DSC_B :: DSC_SM_CTRL_8 :: eee_phase_err_offset [07:04] */
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_MASK              0x00f0
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_ALIGN             0
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_BITS              4
#define DSC_B_DSC_SM_CTRL_8_EEE_PHASE_ERR_OFFSET_SHIFT             4

/* DSC_B :: DSC_SM_CTRL_8 :: phase_err_offset [03:00] */
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_MASK                  0x000f
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_ALIGN                 0
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_BITS                  4
#define DSC_B_DSC_SM_CTRL_8_PHASE_ERR_OFFSET_SHIFT                 0


/****************************************************************************
 * DSC_B :: DSC_SM_CTRL_9
 */
/* DSC_B :: DSC_SM_CTRL_9 :: reserved0 [15:02] */
#define DSC_B_DSC_SM_CTRL_9_RESERVED0_MASK                         0xfffc
#define DSC_B_DSC_SM_CTRL_9_RESERVED0_ALIGN                        0
#define DSC_B_DSC_SM_CTRL_9_RESERVED0_BITS                         14
#define DSC_B_DSC_SM_CTRL_9_RESERVED0_SHIFT                        2

/* DSC_B :: DSC_SM_CTRL_9 :: rx_restart_pmd_hold [01:01] */
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_HOLD_MASK               0x0002
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_HOLD_ALIGN              0
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_HOLD_BITS               1
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_HOLD_SHIFT              1

/* DSC_B :: DSC_SM_CTRL_9 :: rx_restart_pmd [00:00] */
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_MASK                    0x0001
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_ALIGN                   0
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_BITS                    1
#define DSC_B_DSC_SM_CTRL_9_RX_RESTART_PMD_SHIFT                   0


/****************************************************************************
 * DSC_B :: DSC_SM_STATUS_DSC_LOCK
 */
/* DSC_B :: DSC_SM_STATUS_DSC_LOCK :: eee_measure_cnt [15:07] */
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_EEE_MEASURE_CNT_MASK          0xff80
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_EEE_MEASURE_CNT_ALIGN         0
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_EEE_MEASURE_CNT_BITS          9
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_EEE_MEASURE_CNT_SHIFT         7

/* DSC_B :: DSC_SM_STATUS_DSC_LOCK :: reserved0 [06:02] */
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RESERVED0_MASK                0x007c
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RESERVED0_ALIGN               0
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RESERVED0_BITS                5
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RESERVED0_SHIFT               2

/* DSC_B :: DSC_SM_STATUS_DSC_LOCK :: meas_incomplete [01:01] */
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_MEAS_INCOMPLETE_MASK          0x0002
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_MEAS_INCOMPLETE_ALIGN         0
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_MEAS_INCOMPLETE_BITS          1
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_MEAS_INCOMPLETE_SHIFT         1

/* DSC_B :: DSC_SM_STATUS_DSC_LOCK :: rx_dsc_lock [00:00] */
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RX_DSC_LOCK_MASK              0x0001
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RX_DSC_LOCK_ALIGN             0
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RX_DSC_LOCK_BITS              1
#define DSC_B_DSC_SM_STATUS_DSC_LOCK_RX_DSC_LOCK_SHIFT             0


/****************************************************************************
 * DSC_B :: DSC_SM_STATUS_DSC_STATE_ONE_HOT
 */
/* DSC_B :: DSC_SM_STATUS_DSC_STATE_ONE_HOT :: reserved0 [15:10] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_RESERVED0_MASK       0xfc00
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_RESERVED0_ALIGN      0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_RESERVED0_BITS       6
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_RESERVED0_SHIFT      10

/* DSC_B :: DSC_SM_STATUS_DSC_STATE_ONE_HOT :: dsc_state_one_hot [09:00] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_DSC_STATE_ONE_HOT_MASK 0x03ff
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_DSC_STATE_ONE_HOT_ALIGN 0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_DSC_STATE_ONE_HOT_BITS 10
#define DSC_B_DSC_SM_STATUS_DSC_STATE_ONE_HOT_DSC_STATE_ONE_HOT_SHIFT 0


/****************************************************************************
 * DSC_B :: DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT
 */
/* DSC_B :: DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT :: reserved0 [15:07] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_RESERVED0_MASK   0xff80
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_RESERVED0_ALIGN  0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_RESERVED0_BITS   9
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_RESERVED0_SHIFT  7

/* DSC_B :: DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT :: dsc_state_eee_one_hot [06:00] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_DSC_STATE_EEE_ONE_HOT_MASK 0x007f
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_DSC_STATE_EEE_ONE_HOT_ALIGN 0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_DSC_STATE_EEE_ONE_HOT_BITS 7
#define DSC_B_DSC_SM_STATUS_DSC_STATE_EEE_ONE_HOT_DSC_STATE_EEE_ONE_HOT_SHIFT 0


/****************************************************************************
 * DSC_B :: DSC_SM_STATUS_RESTART
 */
/* DSC_B :: DSC_SM_STATUS_RESTART :: reserved0 [15:04] */
#define DSC_B_DSC_SM_STATUS_RESTART_RESERVED0_MASK                 0xfff0
#define DSC_B_DSC_SM_STATUS_RESTART_RESERVED0_ALIGN                0
#define DSC_B_DSC_SM_STATUS_RESTART_RESERVED0_BITS                 12
#define DSC_B_DSC_SM_STATUS_RESTART_RESERVED0_SHIFT                4

/* DSC_B :: DSC_SM_STATUS_RESTART :: eee_quiet_from_eee_states [03:03] */
#define DSC_B_DSC_SM_STATUS_RESTART_EEE_QUIET_FROM_EEE_STATES_MASK 0x0008
#define DSC_B_DSC_SM_STATUS_RESTART_EEE_QUIET_FROM_EEE_STATES_ALIGN 0
#define DSC_B_DSC_SM_STATUS_RESTART_EEE_QUIET_FROM_EEE_STATES_BITS 1
#define DSC_B_DSC_SM_STATUS_RESTART_EEE_QUIET_FROM_EEE_STATES_SHIFT 3

/* DSC_B :: DSC_SM_STATUS_RESTART :: restart_pmd_restart [02:02] */
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PMD_RESTART_MASK       0x0004
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PMD_RESTART_ALIGN      0
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PMD_RESTART_BITS       1
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PMD_RESTART_SHIFT      2

/* DSC_B :: DSC_SM_STATUS_RESTART :: restart_sigdet [01:01] */
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_SIGDET_MASK            0x0002
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_SIGDET_ALIGN           0
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_SIGDET_BITS            1
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_SIGDET_SHIFT           1

/* DSC_B :: DSC_SM_STATUS_RESTART :: restart_pi_ext_mode [00:00] */
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PI_EXT_MODE_MASK       0x0001
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PI_EXT_MODE_ALIGN      0
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PI_EXT_MODE_BITS       1
#define DSC_B_DSC_SM_STATUS_RESTART_RESTART_PI_EXT_MODE_SHIFT      0


/****************************************************************************
 * DSC_B :: DSC_SM_STATUS_DSC_STATE
 */
/* DSC_B :: DSC_SM_STATUS_DSC_STATE :: dsc_state [15:11] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_STATE_MASK               0xf800
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_STATE_ALIGN              0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_STATE_BITS               5
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_STATE_SHIFT              11

/* DSC_B :: DSC_SM_STATUS_DSC_STATE :: dsc_sm_gp_uc_req [10:05] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_GP_UC_REQ_MASK        0x07e0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_GP_UC_REQ_ALIGN       0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_GP_UC_REQ_BITS        6
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_GP_UC_REQ_SHIFT       5

/* DSC_B :: DSC_SM_STATUS_DSC_STATE :: dsc_sm_ready_for_cmd [04:04] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_READY_FOR_CMD_MASK    0x0010
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_READY_FOR_CMD_ALIGN   0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_READY_FOR_CMD_BITS    1
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_READY_FOR_CMD_SHIFT   4

/* DSC_B :: DSC_SM_STATUS_DSC_STATE :: dsc_sm_scratch [03:00] */
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_SCRATCH_MASK          0x000f
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_SCRATCH_ALIGN         0
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_SCRATCH_BITS          4
#define DSC_B_DSC_SM_STATUS_DSC_STATE_DSC_SM_SCRATCH_SHIFT         0


/****************************************************************************
 * eagle_tsc_dsc_blk_DSC_C
 */
/****************************************************************************
 * DSC_C :: DFE_COMMON_CTL
 */
/* DSC_C :: DFE_COMMON_CTL :: dfe_acc_hys_en [15:15] */
#define DSC_C_DFE_COMMON_CTL_DFE_ACC_HYS_EN_MASK                   0x8000
#define DSC_C_DFE_COMMON_CTL_DFE_ACC_HYS_EN_ALIGN                  0
#define DSC_C_DFE_COMMON_CTL_DFE_ACC_HYS_EN_BITS                   1
#define DSC_C_DFE_COMMON_CTL_DFE_ACC_HYS_EN_SHIFT                  15

/* DSC_C :: DFE_COMMON_CTL :: dfe_allow_simult [14:14] */
#define DSC_C_DFE_COMMON_CTL_DFE_ALLOW_SIMULT_MASK                 0x4000
#define DSC_C_DFE_COMMON_CTL_DFE_ALLOW_SIMULT_ALIGN                0
#define DSC_C_DFE_COMMON_CTL_DFE_ALLOW_SIMULT_BITS                 1
#define DSC_C_DFE_COMMON_CTL_DFE_ALLOW_SIMULT_SHIFT                14

/* DSC_C :: DFE_COMMON_CTL :: dfe_update_gain [13:13] */
#define DSC_C_DFE_COMMON_CTL_DFE_UPDATE_GAIN_MASK                  0x2000
#define DSC_C_DFE_COMMON_CTL_DFE_UPDATE_GAIN_ALIGN                 0
#define DSC_C_DFE_COMMON_CTL_DFE_UPDATE_GAIN_BITS                  1
#define DSC_C_DFE_COMMON_CTL_DFE_UPDATE_GAIN_SHIFT                 13

/* DSC_C :: DFE_COMMON_CTL :: reserved0 [12:00] */
#define DSC_C_DFE_COMMON_CTL_RESERVED0_MASK                        0x1fff
#define DSC_C_DFE_COMMON_CTL_RESERVED0_ALIGN                       0
#define DSC_C_DFE_COMMON_CTL_RESERVED0_BITS                        13
#define DSC_C_DFE_COMMON_CTL_RESERVED0_SHIFT                       0


/****************************************************************************
 * DSC_C :: DFE_1_CTL
 */
/* DSC_C :: DFE_1_CTL :: dfe_1_en [15:15] */
#define DSC_C_DFE_1_CTL_DFE_1_EN_MASK                              0x8000
#define DSC_C_DFE_1_CTL_DFE_1_EN_ALIGN                             0
#define DSC_C_DFE_1_CTL_DFE_1_EN_BITS                              1
#define DSC_C_DFE_1_CTL_DFE_1_EN_SHIFT                             15

/* DSC_C :: DFE_1_CTL :: dfe_1_err_sel [14:13] */
#define DSC_C_DFE_1_CTL_DFE_1_ERR_SEL_MASK                         0x6000
#define DSC_C_DFE_1_CTL_DFE_1_ERR_SEL_ALIGN                        0
#define DSC_C_DFE_1_CTL_DFE_1_ERR_SEL_BITS                         2
#define DSC_C_DFE_1_CTL_DFE_1_ERR_SEL_SHIFT                        13

/* DSC_C :: DFE_1_CTL :: dfe_1_gradient_invert [12:12] */
#define DSC_C_DFE_1_CTL_DFE_1_GRADIENT_INVERT_MASK                 0x1000
#define DSC_C_DFE_1_CTL_DFE_1_GRADIENT_INVERT_ALIGN                0
#define DSC_C_DFE_1_CTL_DFE_1_GRADIENT_INVERT_BITS                 1
#define DSC_C_DFE_1_CTL_DFE_1_GRADIENT_INVERT_SHIFT                12

/* DSC_C :: DFE_1_CTL :: dfe_1_err_gain [11:10] */
#define DSC_C_DFE_1_CTL_DFE_1_ERR_GAIN_MASK                        0x0c00
#define DSC_C_DFE_1_CTL_DFE_1_ERR_GAIN_ALIGN                       0
#define DSC_C_DFE_1_CTL_DFE_1_ERR_GAIN_BITS                        2
#define DSC_C_DFE_1_CTL_DFE_1_ERR_GAIN_SHIFT                       10

/* DSC_C :: DFE_1_CTL :: dfe_1_inv_m1 [09:09] */
#define DSC_C_DFE_1_CTL_DFE_1_INV_M1_MASK                          0x0200
#define DSC_C_DFE_1_CTL_DFE_1_INV_M1_ALIGN                         0
#define DSC_C_DFE_1_CTL_DFE_1_INV_M1_BITS                          1
#define DSC_C_DFE_1_CTL_DFE_1_INV_M1_SHIFT                         9

/* DSC_C :: DFE_1_CTL :: dfe_1_inv_p1 [08:08] */
#define DSC_C_DFE_1_CTL_DFE_1_INV_P1_MASK                          0x0100
#define DSC_C_DFE_1_CTL_DFE_1_INV_P1_ALIGN                         0
#define DSC_C_DFE_1_CTL_DFE_1_INV_P1_BITS                          1
#define DSC_C_DFE_1_CTL_DFE_1_INV_P1_SHIFT                         8

/* DSC_C :: DFE_1_CTL :: reserved0 [07:02] */
#define DSC_C_DFE_1_CTL_RESERVED0_MASK                             0x00fc
#define DSC_C_DFE_1_CTL_RESERVED0_ALIGN                            0
#define DSC_C_DFE_1_CTL_RESERVED0_BITS                             6
#define DSC_C_DFE_1_CTL_RESERVED0_SHIFT                            2

/* DSC_C :: DFE_1_CTL :: dfe_1_cmn_only [01:01] */
#define DSC_C_DFE_1_CTL_DFE_1_CMN_ONLY_MASK                        0x0002
#define DSC_C_DFE_1_CTL_DFE_1_CMN_ONLY_ALIGN                       0
#define DSC_C_DFE_1_CTL_DFE_1_CMN_ONLY_BITS                        1
#define DSC_C_DFE_1_CTL_DFE_1_CMN_ONLY_SHIFT                       1

/* DSC_C :: DFE_1_CTL :: dfe_1_acc_clr [00:00] */
#define DSC_C_DFE_1_CTL_DFE_1_ACC_CLR_MASK                         0x0001
#define DSC_C_DFE_1_CTL_DFE_1_ACC_CLR_ALIGN                        0
#define DSC_C_DFE_1_CTL_DFE_1_ACC_CLR_BITS                         1
#define DSC_C_DFE_1_CTL_DFE_1_ACC_CLR_SHIFT                        0


/****************************************************************************
 * DSC_C :: DFE_1_PAT_CTL
 */
/* DSC_C :: DFE_1_PAT_CTL :: reserved0 [15:14] */
#define DSC_C_DFE_1_PAT_CTL_RESERVED0_MASK                         0xc000
#define DSC_C_DFE_1_PAT_CTL_RESERVED0_ALIGN                        0
#define DSC_C_DFE_1_PAT_CTL_RESERVED0_BITS                         2
#define DSC_C_DFE_1_PAT_CTL_RESERVED0_SHIFT                        14

/* DSC_C :: DFE_1_PAT_CTL :: dfe_1_pattern_bit_en [13:08] */
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_BIT_EN_MASK              0x3f00
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_BIT_EN_ALIGN             0
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_BIT_EN_BITS              6
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_BIT_EN_SHIFT             8

/* DSC_C :: DFE_1_PAT_CTL :: reserved1 [07:06] */
#define DSC_C_DFE_1_PAT_CTL_RESERVED1_MASK                         0x00c0
#define DSC_C_DFE_1_PAT_CTL_RESERVED1_ALIGN                        0
#define DSC_C_DFE_1_PAT_CTL_RESERVED1_BITS                         2
#define DSC_C_DFE_1_PAT_CTL_RESERVED1_SHIFT                        6

/* DSC_C :: DFE_1_PAT_CTL :: dfe_1_pattern [05:00] */
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_MASK                     0x003f
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_ALIGN                    0
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_BITS                     6
#define DSC_C_DFE_1_PAT_CTL_DFE_1_PATTERN_SHIFT                    0


/****************************************************************************
 * DSC_C :: DFE_2_CTL
 */
/* DSC_C :: DFE_2_CTL :: dfe_2_en [15:15] */
#define DSC_C_DFE_2_CTL_DFE_2_EN_MASK                              0x8000
#define DSC_C_DFE_2_CTL_DFE_2_EN_ALIGN                             0
#define DSC_C_DFE_2_CTL_DFE_2_EN_BITS                              1
#define DSC_C_DFE_2_CTL_DFE_2_EN_SHIFT                             15

/* DSC_C :: DFE_2_CTL :: dfe_2_err_sel [14:13] */
#define DSC_C_DFE_2_CTL_DFE_2_ERR_SEL_MASK                         0x6000
#define DSC_C_DFE_2_CTL_DFE_2_ERR_SEL_ALIGN                        0
#define DSC_C_DFE_2_CTL_DFE_2_ERR_SEL_BITS                         2
#define DSC_C_DFE_2_CTL_DFE_2_ERR_SEL_SHIFT                        13

/* DSC_C :: DFE_2_CTL :: dfe_2_gradient_invert [12:12] */
#define DSC_C_DFE_2_CTL_DFE_2_GRADIENT_INVERT_MASK                 0x1000
#define DSC_C_DFE_2_CTL_DFE_2_GRADIENT_INVERT_ALIGN                0
#define DSC_C_DFE_2_CTL_DFE_2_GRADIENT_INVERT_BITS                 1
#define DSC_C_DFE_2_CTL_DFE_2_GRADIENT_INVERT_SHIFT                12

/* DSC_C :: DFE_2_CTL :: dfe_2_err_gain [11:10] */
#define DSC_C_DFE_2_CTL_DFE_2_ERR_GAIN_MASK                        0x0c00
#define DSC_C_DFE_2_CTL_DFE_2_ERR_GAIN_ALIGN                       0
#define DSC_C_DFE_2_CTL_DFE_2_ERR_GAIN_BITS                        2
#define DSC_C_DFE_2_CTL_DFE_2_ERR_GAIN_SHIFT                       10

/* DSC_C :: DFE_2_CTL :: dfe_2_inv_m1 [09:09] */
#define DSC_C_DFE_2_CTL_DFE_2_INV_M1_MASK                          0x0200
#define DSC_C_DFE_2_CTL_DFE_2_INV_M1_ALIGN                         0
#define DSC_C_DFE_2_CTL_DFE_2_INV_M1_BITS                          1
#define DSC_C_DFE_2_CTL_DFE_2_INV_M1_SHIFT                         9

/* DSC_C :: DFE_2_CTL :: dfe_2_inv_p1 [08:08] */
#define DSC_C_DFE_2_CTL_DFE_2_INV_P1_MASK                          0x0100
#define DSC_C_DFE_2_CTL_DFE_2_INV_P1_ALIGN                         0
#define DSC_C_DFE_2_CTL_DFE_2_INV_P1_BITS                          1
#define DSC_C_DFE_2_CTL_DFE_2_INV_P1_SHIFT                         8

/* DSC_C :: DFE_2_CTL :: reserved0 [07:02] */
#define DSC_C_DFE_2_CTL_RESERVED0_MASK                             0x00fc
#define DSC_C_DFE_2_CTL_RESERVED0_ALIGN                            0
#define DSC_C_DFE_2_CTL_RESERVED0_BITS                             6
#define DSC_C_DFE_2_CTL_RESERVED0_SHIFT                            2

/* DSC_C :: DFE_2_CTL :: dfe_2_cmn_only [01:01] */
#define DSC_C_DFE_2_CTL_DFE_2_CMN_ONLY_MASK                        0x0002
#define DSC_C_DFE_2_CTL_DFE_2_CMN_ONLY_ALIGN                       0
#define DSC_C_DFE_2_CTL_DFE_2_CMN_ONLY_BITS                        1
#define DSC_C_DFE_2_CTL_DFE_2_CMN_ONLY_SHIFT                       1

/* DSC_C :: DFE_2_CTL :: dfe_2_acc_clr [00:00] */
#define DSC_C_DFE_2_CTL_DFE_2_ACC_CLR_MASK                         0x0001
#define DSC_C_DFE_2_CTL_DFE_2_ACC_CLR_ALIGN                        0
#define DSC_C_DFE_2_CTL_DFE_2_ACC_CLR_BITS                         1
#define DSC_C_DFE_2_CTL_DFE_2_ACC_CLR_SHIFT                        0


/****************************************************************************
 * DSC_C :: DFE_2_PAT_CTL
 */
/* DSC_C :: DFE_2_PAT_CTL :: reserved0 [15:14] */
#define DSC_C_DFE_2_PAT_CTL_RESERVED0_MASK                         0xc000
#define DSC_C_DFE_2_PAT_CTL_RESERVED0_ALIGN                        0
#define DSC_C_DFE_2_PAT_CTL_RESERVED0_BITS                         2
#define DSC_C_DFE_2_PAT_CTL_RESERVED0_SHIFT                        14

/* DSC_C :: DFE_2_PAT_CTL :: dfe_2_pattern_bit_en [13:08] */
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_BIT_EN_MASK              0x3f00
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_BIT_EN_ALIGN             0
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_BIT_EN_BITS              6
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_BIT_EN_SHIFT             8

/* DSC_C :: DFE_2_PAT_CTL :: reserved1 [07:06] */
#define DSC_C_DFE_2_PAT_CTL_RESERVED1_MASK                         0x00c0
#define DSC_C_DFE_2_PAT_CTL_RESERVED1_ALIGN                        0
#define DSC_C_DFE_2_PAT_CTL_RESERVED1_BITS                         2
#define DSC_C_DFE_2_PAT_CTL_RESERVED1_SHIFT                        6

/* DSC_C :: DFE_2_PAT_CTL :: dfe_2_pattern [05:00] */
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_MASK                     0x003f
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_ALIGN                    0
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_BITS                     6
#define DSC_C_DFE_2_PAT_CTL_DFE_2_PATTERN_SHIFT                    0


/****************************************************************************
 * DSC_C :: DFE_3_CTL
 */
/* DSC_C :: DFE_3_CTL :: dfe_3_en [15:15] */
#define DSC_C_DFE_3_CTL_DFE_3_EN_MASK                              0x8000
#define DSC_C_DFE_3_CTL_DFE_3_EN_ALIGN                             0
#define DSC_C_DFE_3_CTL_DFE_3_EN_BITS                              1
#define DSC_C_DFE_3_CTL_DFE_3_EN_SHIFT                             15

/* DSC_C :: DFE_3_CTL :: dfe_3_err_sel [14:13] */
#define DSC_C_DFE_3_CTL_DFE_3_ERR_SEL_MASK                         0x6000
#define DSC_C_DFE_3_CTL_DFE_3_ERR_SEL_ALIGN                        0
#define DSC_C_DFE_3_CTL_DFE_3_ERR_SEL_BITS                         2
#define DSC_C_DFE_3_CTL_DFE_3_ERR_SEL_SHIFT                        13

/* DSC_C :: DFE_3_CTL :: dfe_3_gradient_invert [12:12] */
#define DSC_C_DFE_3_CTL_DFE_3_GRADIENT_INVERT_MASK                 0x1000
#define DSC_C_DFE_3_CTL_DFE_3_GRADIENT_INVERT_ALIGN                0
#define DSC_C_DFE_3_CTL_DFE_3_GRADIENT_INVERT_BITS                 1
#define DSC_C_DFE_3_CTL_DFE_3_GRADIENT_INVERT_SHIFT                12

/* DSC_C :: DFE_3_CTL :: dfe_3_err_gain [11:10] */
#define DSC_C_DFE_3_CTL_DFE_3_ERR_GAIN_MASK                        0x0c00
#define DSC_C_DFE_3_CTL_DFE_3_ERR_GAIN_ALIGN                       0
#define DSC_C_DFE_3_CTL_DFE_3_ERR_GAIN_BITS                        2
#define DSC_C_DFE_3_CTL_DFE_3_ERR_GAIN_SHIFT                       10

/* DSC_C :: DFE_3_CTL :: dfe_3_inv_m1 [09:09] */
#define DSC_C_DFE_3_CTL_DFE_3_INV_M1_MASK                          0x0200
#define DSC_C_DFE_3_CTL_DFE_3_INV_M1_ALIGN                         0
#define DSC_C_DFE_3_CTL_DFE_3_INV_M1_BITS                          1
#define DSC_C_DFE_3_CTL_DFE_3_INV_M1_SHIFT                         9

/* DSC_C :: DFE_3_CTL :: dfe_3_inv_p1 [08:08] */
#define DSC_C_DFE_3_CTL_DFE_3_INV_P1_MASK                          0x0100
#define DSC_C_DFE_3_CTL_DFE_3_INV_P1_ALIGN                         0
#define DSC_C_DFE_3_CTL_DFE_3_INV_P1_BITS                          1
#define DSC_C_DFE_3_CTL_DFE_3_INV_P1_SHIFT                         8

/* DSC_C :: DFE_3_CTL :: reserved0 [07:01] */
#define DSC_C_DFE_3_CTL_RESERVED0_MASK                             0x00fe
#define DSC_C_DFE_3_CTL_RESERVED0_ALIGN                            0
#define DSC_C_DFE_3_CTL_RESERVED0_BITS                             7
#define DSC_C_DFE_3_CTL_RESERVED0_SHIFT                            1

/* DSC_C :: DFE_3_CTL :: dfe_3_acc_clr [00:00] */
#define DSC_C_DFE_3_CTL_DFE_3_ACC_CLR_MASK                         0x0001
#define DSC_C_DFE_3_CTL_DFE_3_ACC_CLR_ALIGN                        0
#define DSC_C_DFE_3_CTL_DFE_3_ACC_CLR_BITS                         1
#define DSC_C_DFE_3_CTL_DFE_3_ACC_CLR_SHIFT                        0


/****************************************************************************
 * DSC_C :: DFE_3_PAT_CTL
 */
/* DSC_C :: DFE_3_PAT_CTL :: reserved0 [15:14] */
#define DSC_C_DFE_3_PAT_CTL_RESERVED0_MASK                         0xc000
#define DSC_C_DFE_3_PAT_CTL_RESERVED0_ALIGN                        0
#define DSC_C_DFE_3_PAT_CTL_RESERVED0_BITS                         2
#define DSC_C_DFE_3_PAT_CTL_RESERVED0_SHIFT                        14

/* DSC_C :: DFE_3_PAT_CTL :: dfe_3_pattern_bit_en [13:08] */
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_BIT_EN_MASK              0x3f00
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_BIT_EN_ALIGN             0
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_BIT_EN_BITS              6
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_BIT_EN_SHIFT             8

/* DSC_C :: DFE_3_PAT_CTL :: reserved1 [07:06] */
#define DSC_C_DFE_3_PAT_CTL_RESERVED1_MASK                         0x00c0
#define DSC_C_DFE_3_PAT_CTL_RESERVED1_ALIGN                        0
#define DSC_C_DFE_3_PAT_CTL_RESERVED1_BITS                         2
#define DSC_C_DFE_3_PAT_CTL_RESERVED1_SHIFT                        6

/* DSC_C :: DFE_3_PAT_CTL :: dfe_3_pattern [05:00] */
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_MASK                     0x003f
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_ALIGN                    0
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_BITS                     6
#define DSC_C_DFE_3_PAT_CTL_DFE_3_PATTERN_SHIFT                    0


/****************************************************************************
 * DSC_C :: DFE_4_CTL
 */
/* DSC_C :: DFE_4_CTL :: dfe_4_en [15:15] */
#define DSC_C_DFE_4_CTL_DFE_4_EN_MASK                              0x8000
#define DSC_C_DFE_4_CTL_DFE_4_EN_ALIGN                             0
#define DSC_C_DFE_4_CTL_DFE_4_EN_BITS                              1
#define DSC_C_DFE_4_CTL_DFE_4_EN_SHIFT                             15

/* DSC_C :: DFE_4_CTL :: dfe_4_err_sel [14:13] */
#define DSC_C_DFE_4_CTL_DFE_4_ERR_SEL_MASK                         0x6000
#define DSC_C_DFE_4_CTL_DFE_4_ERR_SEL_ALIGN                        0
#define DSC_C_DFE_4_CTL_DFE_4_ERR_SEL_BITS                         2
#define DSC_C_DFE_4_CTL_DFE_4_ERR_SEL_SHIFT                        13

/* DSC_C :: DFE_4_CTL :: dfe_4_gradient_invert [12:12] */
#define DSC_C_DFE_4_CTL_DFE_4_GRADIENT_INVERT_MASK                 0x1000
#define DSC_C_DFE_4_CTL_DFE_4_GRADIENT_INVERT_ALIGN                0
#define DSC_C_DFE_4_CTL_DFE_4_GRADIENT_INVERT_BITS                 1
#define DSC_C_DFE_4_CTL_DFE_4_GRADIENT_INVERT_SHIFT                12

/* DSC_C :: DFE_4_CTL :: dfe_4_err_gain [11:10] */
#define DSC_C_DFE_4_CTL_DFE_4_ERR_GAIN_MASK                        0x0c00
#define DSC_C_DFE_4_CTL_DFE_4_ERR_GAIN_ALIGN                       0
#define DSC_C_DFE_4_CTL_DFE_4_ERR_GAIN_BITS                        2
#define DSC_C_DFE_4_CTL_DFE_4_ERR_GAIN_SHIFT                       10

/* DSC_C :: DFE_4_CTL :: dfe_4_inv_m1 [09:09] */
#define DSC_C_DFE_4_CTL_DFE_4_INV_M1_MASK                          0x0200
#define DSC_C_DFE_4_CTL_DFE_4_INV_M1_ALIGN                         0
#define DSC_C_DFE_4_CTL_DFE_4_INV_M1_BITS                          1
#define DSC_C_DFE_4_CTL_DFE_4_INV_M1_SHIFT                         9

/* DSC_C :: DFE_4_CTL :: dfe_4_inv_p1 [08:08] */
#define DSC_C_DFE_4_CTL_DFE_4_INV_P1_MASK                          0x0100
#define DSC_C_DFE_4_CTL_DFE_4_INV_P1_ALIGN                         0
#define DSC_C_DFE_4_CTL_DFE_4_INV_P1_BITS                          1
#define DSC_C_DFE_4_CTL_DFE_4_INV_P1_SHIFT                         8

/* DSC_C :: DFE_4_CTL :: reserved0 [07:01] */
#define DSC_C_DFE_4_CTL_RESERVED0_MASK                             0x00fe
#define DSC_C_DFE_4_CTL_RESERVED0_ALIGN                            0
#define DSC_C_DFE_4_CTL_RESERVED0_BITS                             7
#define DSC_C_DFE_4_CTL_RESERVED0_SHIFT                            1

/* DSC_C :: DFE_4_CTL :: dfe_4_acc_clr [00:00] */
#define DSC_C_DFE_4_CTL_DFE_4_ACC_CLR_MASK                         0x0001
#define DSC_C_DFE_4_CTL_DFE_4_ACC_CLR_ALIGN                        0
#define DSC_C_DFE_4_CTL_DFE_4_ACC_CLR_BITS                         1
#define DSC_C_DFE_4_CTL_DFE_4_ACC_CLR_SHIFT                        0


/****************************************************************************
 * DSC_C :: DFE_4_PAT_CTL
 */
/* DSC_C :: DFE_4_PAT_CTL :: reserved0 [15:14] */
#define DSC_C_DFE_4_PAT_CTL_RESERVED0_MASK                         0xc000
#define DSC_C_DFE_4_PAT_CTL_RESERVED0_ALIGN                        0
#define DSC_C_DFE_4_PAT_CTL_RESERVED0_BITS                         2
#define DSC_C_DFE_4_PAT_CTL_RESERVED0_SHIFT                        14

/* DSC_C :: DFE_4_PAT_CTL :: dfe_4_pattern_bit_en [13:08] */
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_BIT_EN_MASK              0x3f00
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_BIT_EN_ALIGN             0
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_BIT_EN_BITS              6
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_BIT_EN_SHIFT             8

/* DSC_C :: DFE_4_PAT_CTL :: reserved1 [07:06] */
#define DSC_C_DFE_4_PAT_CTL_RESERVED1_MASK                         0x00c0
#define DSC_C_DFE_4_PAT_CTL_RESERVED1_ALIGN                        0
#define DSC_C_DFE_4_PAT_CTL_RESERVED1_BITS                         2
#define DSC_C_DFE_4_PAT_CTL_RESERVED1_SHIFT                        6

/* DSC_C :: DFE_4_PAT_CTL :: dfe_4_pattern [05:00] */
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_MASK                     0x003f
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_ALIGN                    0
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_BITS                     6
#define DSC_C_DFE_4_PAT_CTL_DFE_4_PATTERN_SHIFT                    0


/****************************************************************************
 * DSC_C :: DFE_5_CTL
 */
/* DSC_C :: DFE_5_CTL :: dfe_5_en [15:15] */
#define DSC_C_DFE_5_CTL_DFE_5_EN_MASK                              0x8000
#define DSC_C_DFE_5_CTL_DFE_5_EN_ALIGN                             0
#define DSC_C_DFE_5_CTL_DFE_5_EN_BITS                              1
#define DSC_C_DFE_5_CTL_DFE_5_EN_SHIFT                             15

/* DSC_C :: DFE_5_CTL :: dfe_5_err_sel [14:13] */
#define DSC_C_DFE_5_CTL_DFE_5_ERR_SEL_MASK                         0x6000
#define DSC_C_DFE_5_CTL_DFE_5_ERR_SEL_ALIGN                        0
#define DSC_C_DFE_5_CTL_DFE_5_ERR_SEL_BITS                         2
#define DSC_C_DFE_5_CTL_DFE_5_ERR_SEL_SHIFT                        13

/* DSC_C :: DFE_5_CTL :: dfe_5_gradient_invert [12:12] */
#define DSC_C_DFE_5_CTL_DFE_5_GRADIENT_INVERT_MASK                 0x1000
#define DSC_C_DFE_5_CTL_DFE_5_GRADIENT_INVERT_ALIGN                0
#define DSC_C_DFE_5_CTL_DFE_5_GRADIENT_INVERT_BITS                 1
#define DSC_C_DFE_5_CTL_DFE_5_GRADIENT_INVERT_SHIFT                12

/* DSC_C :: DFE_5_CTL :: dfe_5_err_gain [11:10] */
#define DSC_C_DFE_5_CTL_DFE_5_ERR_GAIN_MASK                        0x0c00
#define DSC_C_DFE_5_CTL_DFE_5_ERR_GAIN_ALIGN                       0
#define DSC_C_DFE_5_CTL_DFE_5_ERR_GAIN_BITS                        2
#define DSC_C_DFE_5_CTL_DFE_5_ERR_GAIN_SHIFT                       10

/* DSC_C :: DFE_5_CTL :: dfe_5_inv_m1 [09:09] */
#define DSC_C_DFE_5_CTL_DFE_5_INV_M1_MASK                          0x0200
#define DSC_C_DFE_5_CTL_DFE_5_INV_M1_ALIGN                         0
#define DSC_C_DFE_5_CTL_DFE_5_INV_M1_BITS                          1
#define DSC_C_DFE_5_CTL_DFE_5_INV_M1_SHIFT                         9

/* DSC_C :: DFE_5_CTL :: dfe_5_inv_p1 [08:08] */
#define DSC_C_DFE_5_CTL_DFE_5_INV_P1_MASK                          0x0100
#define DSC_C_DFE_5_CTL_DFE_5_INV_P1_ALIGN                         0
#define DSC_C_DFE_5_CTL_DFE_5_INV_P1_BITS                          1
#define DSC_C_DFE_5_CTL_DFE_5_INV_P1_SHIFT                         8

/* DSC_C :: DFE_5_CTL :: reserved0 [07:01] */
#define DSC_C_DFE_5_CTL_RESERVED0_MASK                             0x00fe
#define DSC_C_DFE_5_CTL_RESERVED0_ALIGN                            0
#define DSC_C_DFE_5_CTL_RESERVED0_BITS                             7
#define DSC_C_DFE_5_CTL_RESERVED0_SHIFT                            1

/* DSC_C :: DFE_5_CTL :: dfe_5_acc_clr [00:00] */
#define DSC_C_DFE_5_CTL_DFE_5_ACC_CLR_MASK                         0x0001
#define DSC_C_DFE_5_CTL_DFE_5_ACC_CLR_ALIGN                        0
#define DSC_C_DFE_5_CTL_DFE_5_ACC_CLR_BITS                         1
#define DSC_C_DFE_5_CTL_DFE_5_ACC_CLR_SHIFT                        0


/****************************************************************************
 * DSC_C :: DFE_5_PAT_CTL
 */
/* DSC_C :: DFE_5_PAT_CTL :: reserved0 [15:14] */
#define DSC_C_DFE_5_PAT_CTL_RESERVED0_MASK                         0xc000
#define DSC_C_DFE_5_PAT_CTL_RESERVED0_ALIGN                        0
#define DSC_C_DFE_5_PAT_CTL_RESERVED0_BITS                         2
#define DSC_C_DFE_5_PAT_CTL_RESERVED0_SHIFT                        14

/* DSC_C :: DFE_5_PAT_CTL :: dfe_5_pattern_bit_en [13:08] */
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_BIT_EN_MASK              0x3f00
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_BIT_EN_ALIGN             0
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_BIT_EN_BITS              6
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_BIT_EN_SHIFT             8

/* DSC_C :: DFE_5_PAT_CTL :: reserved1 [07:06] */
#define DSC_C_DFE_5_PAT_CTL_RESERVED1_MASK                         0x00c0
#define DSC_C_DFE_5_PAT_CTL_RESERVED1_ALIGN                        0
#define DSC_C_DFE_5_PAT_CTL_RESERVED1_BITS                         2
#define DSC_C_DFE_5_PAT_CTL_RESERVED1_SHIFT                        6

/* DSC_C :: DFE_5_PAT_CTL :: dfe_5_pattern [05:00] */
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_MASK                     0x003f
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_ALIGN                    0
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_BITS                     6
#define DSC_C_DFE_5_PAT_CTL_DFE_5_PATTERN_SHIFT                    0


/****************************************************************************
 * DSC_C :: DFE_VGA_OVERRIDE
 */
/* DSC_C :: DFE_VGA_OVERRIDE :: dfe_vga_write_en [15:15] */
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_EN_MASK               0x8000
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_EN_ALIGN              0
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_EN_BITS               1
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_EN_SHIFT              15

/* DSC_C :: DFE_VGA_OVERRIDE :: reserved0 [14:14] */
#define DSC_C_DFE_VGA_OVERRIDE_RESERVED0_MASK                      0x4000
#define DSC_C_DFE_VGA_OVERRIDE_RESERVED0_ALIGN                     0
#define DSC_C_DFE_VGA_OVERRIDE_RESERVED0_BITS                      1
#define DSC_C_DFE_VGA_OVERRIDE_RESERVED0_SHIFT                     14

/* DSC_C :: DFE_VGA_OVERRIDE :: dfe_vga_write_tapsel [13:09] */
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_TAPSEL_MASK           0x3e00
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_TAPSEL_ALIGN          0
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_TAPSEL_BITS           5
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_TAPSEL_SHIFT          9

/* DSC_C :: DFE_VGA_OVERRIDE :: dfe_vga_write_val [08:00] */
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_VAL_MASK              0x01ff
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_VAL_ALIGN             0
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_VAL_BITS              9
#define DSC_C_DFE_VGA_OVERRIDE_DFE_VGA_WRITE_VAL_SHIFT             0


/****************************************************************************
 * DSC_C :: VGA_CTL
 */
/* DSC_C :: VGA_CTL :: vga_en [15:15] */
#define DSC_C_VGA_CTL_VGA_EN_MASK                                  0x8000
#define DSC_C_VGA_CTL_VGA_EN_ALIGN                                 0
#define DSC_C_VGA_CTL_VGA_EN_BITS                                  1
#define DSC_C_VGA_CTL_VGA_EN_SHIFT                                 15

/* DSC_C :: VGA_CTL :: vga_err_sel [14:13] */
#define DSC_C_VGA_CTL_VGA_ERR_SEL_MASK                             0x6000
#define DSC_C_VGA_CTL_VGA_ERR_SEL_ALIGN                            0
#define DSC_C_VGA_CTL_VGA_ERR_SEL_BITS                             2
#define DSC_C_VGA_CTL_VGA_ERR_SEL_SHIFT                            13

/* DSC_C :: VGA_CTL :: vga_p1_gradient_invert [12:12] */
#define DSC_C_VGA_CTL_VGA_P1_GRADIENT_INVERT_MASK                  0x1000
#define DSC_C_VGA_CTL_VGA_P1_GRADIENT_INVERT_ALIGN                 0
#define DSC_C_VGA_CTL_VGA_P1_GRADIENT_INVERT_BITS                  1
#define DSC_C_VGA_CTL_VGA_P1_GRADIENT_INVERT_SHIFT                 12

/* DSC_C :: VGA_CTL :: vga_err_gain [11:10] */
#define DSC_C_VGA_CTL_VGA_ERR_GAIN_MASK                            0x0c00
#define DSC_C_VGA_CTL_VGA_ERR_GAIN_ALIGN                           0
#define DSC_C_VGA_CTL_VGA_ERR_GAIN_BITS                            2
#define DSC_C_VGA_CTL_VGA_ERR_GAIN_SHIFT                           10

/* DSC_C :: VGA_CTL :: vga_inv_m1 [09:09] */
#define DSC_C_VGA_CTL_VGA_INV_M1_MASK                              0x0200
#define DSC_C_VGA_CTL_VGA_INV_M1_ALIGN                             0
#define DSC_C_VGA_CTL_VGA_INV_M1_BITS                              1
#define DSC_C_VGA_CTL_VGA_INV_M1_SHIFT                             9

/* DSC_C :: VGA_CTL :: vga_inv_p1 [08:08] */
#define DSC_C_VGA_CTL_VGA_INV_P1_MASK                              0x0100
#define DSC_C_VGA_CTL_VGA_INV_P1_ALIGN                             0
#define DSC_C_VGA_CTL_VGA_INV_P1_BITS                              1
#define DSC_C_VGA_CTL_VGA_INV_P1_SHIFT                             8

/* DSC_C :: VGA_CTL :: vga_update_gain [07:06] */
#define DSC_C_VGA_CTL_VGA_UPDATE_GAIN_MASK                         0x00c0
#define DSC_C_VGA_CTL_VGA_UPDATE_GAIN_ALIGN                        0
#define DSC_C_VGA_CTL_VGA_UPDATE_GAIN_BITS                         2
#define DSC_C_VGA_CTL_VGA_UPDATE_GAIN_SHIFT                        6

/* DSC_C :: VGA_CTL :: reserved0 [05:03] */
#define DSC_C_VGA_CTL_RESERVED0_MASK                               0x0038
#define DSC_C_VGA_CTL_RESERVED0_ALIGN                              0
#define DSC_C_VGA_CTL_RESERVED0_BITS                               3
#define DSC_C_VGA_CTL_RESERVED0_SHIFT                              3

/* DSC_C :: VGA_CTL :: vga_tablemap_disable [02:02] */
#define DSC_C_VGA_CTL_VGA_TABLEMAP_DISABLE_MASK                    0x0004
#define DSC_C_VGA_CTL_VGA_TABLEMAP_DISABLE_ALIGN                   0
#define DSC_C_VGA_CTL_VGA_TABLEMAP_DISABLE_BITS                    1
#define DSC_C_VGA_CTL_VGA_TABLEMAP_DISABLE_SHIFT                   2

/* DSC_C :: VGA_CTL :: vga_acc_hys_en [01:01] */
#define DSC_C_VGA_CTL_VGA_ACC_HYS_EN_MASK                          0x0002
#define DSC_C_VGA_CTL_VGA_ACC_HYS_EN_ALIGN                         0
#define DSC_C_VGA_CTL_VGA_ACC_HYS_EN_BITS                          1
#define DSC_C_VGA_CTL_VGA_ACC_HYS_EN_SHIFT                         1

/* DSC_C :: VGA_CTL :: vga_p1_acc_clr [00:00] */
#define DSC_C_VGA_CTL_VGA_P1_ACC_CLR_MASK                          0x0001
#define DSC_C_VGA_CTL_VGA_P1_ACC_CLR_ALIGN                         0
#define DSC_C_VGA_CTL_VGA_P1_ACC_CLR_BITS                          1
#define DSC_C_VGA_CTL_VGA_P1_ACC_CLR_SHIFT                         0


/****************************************************************************
 * DSC_C :: VGA_PAT_EYEDIAG_CTL
 */
/* DSC_C :: VGA_PAT_EYEDIAG_CTL :: p1_eyediag_en [15:15] */
#define DSC_C_VGA_PAT_EYEDIAG_CTL_P1_EYEDIAG_EN_MASK               0x8000
#define DSC_C_VGA_PAT_EYEDIAG_CTL_P1_EYEDIAG_EN_ALIGN              0
#define DSC_C_VGA_PAT_EYEDIAG_CTL_P1_EYEDIAG_EN_BITS               1
#define DSC_C_VGA_PAT_EYEDIAG_CTL_P1_EYEDIAG_EN_SHIFT              15

/* DSC_C :: VGA_PAT_EYEDIAG_CTL :: reserved0 [14:08] */
#define DSC_C_VGA_PAT_EYEDIAG_CTL_RESERVED0_MASK                   0x7f00
#define DSC_C_VGA_PAT_EYEDIAG_CTL_RESERVED0_ALIGN                  0
#define DSC_C_VGA_PAT_EYEDIAG_CTL_RESERVED0_BITS                   7
#define DSC_C_VGA_PAT_EYEDIAG_CTL_RESERVED0_SHIFT                  8

/* DSC_C :: VGA_PAT_EYEDIAG_CTL :: vga_pattern_bit_en [07:04] */
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_BIT_EN_MASK          0x00f0
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_BIT_EN_ALIGN         0
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_BIT_EN_BITS          4
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_BIT_EN_SHIFT         4

/* DSC_C :: VGA_PAT_EYEDIAG_CTL :: vga_pattern [03:00] */
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_MASK                 0x000f
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_ALIGN                0
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_BITS                 4
#define DSC_C_VGA_PAT_EYEDIAG_CTL_VGA_PATTERN_SHIFT                0


/****************************************************************************
 * DSC_C :: P1_FRAC_OFFS_CTL
 */
/* DSC_C :: P1_FRAC_OFFS_CTL :: reserved0 [15:09] */
#define DSC_C_P1_FRAC_OFFS_CTL_RESERVED0_MASK                      0xfe00
#define DSC_C_P1_FRAC_OFFS_CTL_RESERVED0_ALIGN                     0
#define DSC_C_P1_FRAC_OFFS_CTL_RESERVED0_BITS                      7
#define DSC_C_P1_FRAC_OFFS_CTL_RESERVED0_SHIFT                     9

/* DSC_C :: P1_FRAC_OFFS_CTL :: p1_off_3levelq_en [08:08] */
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFF_3LEVELQ_EN_MASK              0x0100
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFF_3LEVELQ_EN_ALIGN             0
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFF_3LEVELQ_EN_BITS              1
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFF_3LEVELQ_EN_SHIFT             8

/* DSC_C :: P1_FRAC_OFFS_CTL :: p1_offset_en [07:07] */
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_EN_MASK                   0x0080
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_EN_ALIGN                  0
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_EN_BITS                   1
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_EN_SHIFT                  7

/* DSC_C :: P1_FRAC_OFFS_CTL :: p1_offset [06:00] */
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_MASK                      0x007f
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_ALIGN                     0
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_BITS                      7
#define DSC_C_P1_FRAC_OFFS_CTL_P1_OFFSET_SHIFT                     0


/****************************************************************************
 * eagle_tsc_dsc_blk_DSC_D
 */
/****************************************************************************
 * DSC_D :: TRNSUM_CTL_1
 */
/* DSC_D :: TRNSUM_CTL_1 :: trnsum_en [15:15] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EN_MASK                          0x8000
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EN_ALIGN                         0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EN_BITS                          1
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EN_SHIFT                         15

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_err_sel [14:12] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_ERR_SEL_MASK                     0x7000
#define DSC_D_TRNSUM_CTL_1_TRNSUM_ERR_SEL_ALIGN                    0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_ERR_SEL_BITS                     3
#define DSC_D_TRNSUM_CTL_1_TRNSUM_ERR_SEL_SHIFT                    12

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_random_tapsel_disable [11:11] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_RANDOM_TAPSEL_DISABLE_MASK       0x0800
#define DSC_D_TRNSUM_CTL_1_TRNSUM_RANDOM_TAPSEL_DISABLE_ALIGN      0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_RANDOM_TAPSEL_DISABLE_BITS       1
#define DSC_D_TRNSUM_CTL_1_TRNSUM_RANDOM_TAPSEL_DISABLE_SHIFT      11

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_inv_pattern_en [10:10] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_INV_PATTERN_EN_MASK              0x0400
#define DSC_D_TRNSUM_CTL_1_TRNSUM_INV_PATTERN_EN_ALIGN             0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_INV_PATTERN_EN_BITS              1
#define DSC_D_TRNSUM_CTL_1_TRNSUM_INV_PATTERN_EN_SHIFT             10

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_pattern_full_check_off [09:09] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_PATTERN_FULL_CHECK_OFF_MASK      0x0200
#define DSC_D_TRNSUM_CTL_1_TRNSUM_PATTERN_FULL_CHECK_OFF_ALIGN     0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_PATTERN_FULL_CHECK_OFF_BITS      1
#define DSC_D_TRNSUM_CTL_1_TRNSUM_PATTERN_FULL_CHECK_OFF_SHIFT     9

/* DSC_D :: TRNSUM_CTL_1 :: reserved0 [08:08] */
#define DSC_D_TRNSUM_CTL_1_RESERVED0_MASK                          0x0100
#define DSC_D_TRNSUM_CTL_1_RESERVED0_ALIGN                         0
#define DSC_D_TRNSUM_CTL_1_RESERVED0_BITS                          1
#define DSC_D_TRNSUM_CTL_1_RESERVED0_SHIFT                         8

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_gain [07:06] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_GAIN_MASK                        0x00c0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_GAIN_ALIGN                       0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_GAIN_BITS                        2
#define DSC_D_TRNSUM_CTL_1_TRNSUM_GAIN_SHIFT                       6

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_eye_closure_en [05:05] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EYE_CLOSURE_EN_MASK              0x0020
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EYE_CLOSURE_EN_ALIGN             0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EYE_CLOSURE_EN_BITS              1
#define DSC_D_TRNSUM_CTL_1_TRNSUM_EYE_CLOSURE_EN_SHIFT             5

/* DSC_D :: TRNSUM_CTL_1 :: cdr_qphase_mult_en [04:04] */
#define DSC_D_TRNSUM_CTL_1_CDR_QPHASE_MULT_EN_MASK                 0x0010
#define DSC_D_TRNSUM_CTL_1_CDR_QPHASE_MULT_EN_ALIGN                0
#define DSC_D_TRNSUM_CTL_1_CDR_QPHASE_MULT_EN_BITS                 1
#define DSC_D_TRNSUM_CTL_1_CDR_QPHASE_MULT_EN_SHIFT                4

/* DSC_D :: TRNSUM_CTL_1 :: trnsum_tap_range_sel [03:02] */
#define DSC_D_TRNSUM_CTL_1_TRNSUM_TAP_RANGE_SEL_MASK               0x000c
#define DSC_D_TRNSUM_CTL_1_TRNSUM_TAP_RANGE_SEL_ALIGN              0
#define DSC_D_TRNSUM_CTL_1_TRNSUM_TAP_RANGE_SEL_BITS               2
#define DSC_D_TRNSUM_CTL_1_TRNSUM_TAP_RANGE_SEL_SHIFT              2

/* DSC_D :: TRNSUM_CTL_1 :: reserved1 [01:00] */
#define DSC_D_TRNSUM_CTL_1_RESERVED1_MASK                          0x0003
#define DSC_D_TRNSUM_CTL_1_RESERVED1_ALIGN                         0
#define DSC_D_TRNSUM_CTL_1_RESERVED1_BITS                          2
#define DSC_D_TRNSUM_CTL_1_RESERVED1_SHIFT                         0


/****************************************************************************
 * DSC_D :: TRNSUM_CTL_2
 */
/* DSC_D :: TRNSUM_CTL_2 :: trnsum_pattern [15:08] */
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_MASK                     0xff00
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_ALIGN                    0
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_BITS                     8
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_SHIFT                    8

/* DSC_D :: TRNSUM_CTL_2 :: trnsum_pattern_bit_en [07:00] */
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_BIT_EN_MASK              0x00ff
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_BIT_EN_ALIGN             0
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_BIT_EN_BITS              8
#define DSC_D_TRNSUM_CTL_2_TRNSUM_PATTERN_BIT_EN_SHIFT             0


/****************************************************************************
 * DSC_D :: TRNSUM_CTL_3
 */
/* DSC_D :: TRNSUM_CTL_3 :: trnsum_tap_en [15:08] */
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_EN_MASK                      0xff00
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_EN_ALIGN                     0
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_EN_BITS                      8
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_EN_SHIFT                     8

/* DSC_D :: TRNSUM_CTL_3 :: trnsum_tap_sign [07:00] */
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_SIGN_MASK                    0x00ff
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_SIGN_ALIGN                   0
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_SIGN_BITS                    8
#define DSC_D_TRNSUM_CTL_3_TRNSUM_TAP_SIGN_SHIFT                   0


/****************************************************************************
 * DSC_D :: TRNSUM_CTL_4
 */
/* DSC_D :: TRNSUM_CTL_4 :: tdr_cycle_bin [15:12] */
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_BIN_MASK                      0xf000
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_BIN_ALIGN                     0
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_BIN_BITS                      4
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_BIN_SHIFT                     12

/* DSC_D :: TRNSUM_CTL_4 :: tdr_cycle_sel [11:08] */
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_SEL_MASK                      0x0f00
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_SEL_ALIGN                     0
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_SEL_BITS                      4
#define DSC_D_TRNSUM_CTL_4_TDR_CYCLE_SEL_SHIFT                     8

/* DSC_D :: TRNSUM_CTL_4 :: tdr_trnsum_en [07:07] */
#define DSC_D_TRNSUM_CTL_4_TDR_TRNSUM_EN_MASK                      0x0080
#define DSC_D_TRNSUM_CTL_4_TDR_TRNSUM_EN_ALIGN                     0
#define DSC_D_TRNSUM_CTL_4_TDR_TRNSUM_EN_BITS                      1
#define DSC_D_TRNSUM_CTL_4_TDR_TRNSUM_EN_SHIFT                     7

/* DSC_D :: TRNSUM_CTL_4 :: tdr_bit_sel [06:02] */
#define DSC_D_TRNSUM_CTL_4_TDR_BIT_SEL_MASK                        0x007c
#define DSC_D_TRNSUM_CTL_4_TDR_BIT_SEL_ALIGN                       0
#define DSC_D_TRNSUM_CTL_4_TDR_BIT_SEL_BITS                        5
#define DSC_D_TRNSUM_CTL_4_TDR_BIT_SEL_SHIFT                       2

/* DSC_D :: TRNSUM_CTL_4 :: trnsum_unsigned_flip [01:01] */
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_FLIP_MASK               0x0002
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_FLIP_ALIGN              0
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_FLIP_BITS               1
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_FLIP_SHIFT              1

/* DSC_D :: TRNSUM_CTL_4 :: trnsum_unsigned_corr [00:00] */
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_CORR_MASK               0x0001
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_CORR_ALIGN              0
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_CORR_BITS               1
#define DSC_D_TRNSUM_CTL_4_TRNSUM_UNSIGNED_CORR_SHIFT              0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_1
 */
/* DSC_D :: TRNSUM_STS_1 :: trnsum_e_high [15:00] */
#define DSC_D_TRNSUM_STS_1_TRNSUM_E_HIGH_MASK                      0xffff
#define DSC_D_TRNSUM_STS_1_TRNSUM_E_HIGH_ALIGN                     0
#define DSC_D_TRNSUM_STS_1_TRNSUM_E_HIGH_BITS                      16
#define DSC_D_TRNSUM_STS_1_TRNSUM_E_HIGH_SHIFT                     0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_2
 */
/* DSC_D :: TRNSUM_STS_2 :: reserved0 [15:08] */
#define DSC_D_TRNSUM_STS_2_RESERVED0_MASK                          0xff00
#define DSC_D_TRNSUM_STS_2_RESERVED0_ALIGN                         0
#define DSC_D_TRNSUM_STS_2_RESERVED0_BITS                          8
#define DSC_D_TRNSUM_STS_2_RESERVED0_SHIFT                         8

/* DSC_D :: TRNSUM_STS_2 :: trnsum_e_low [07:00] */
#define DSC_D_TRNSUM_STS_2_TRNSUM_E_LOW_MASK                       0x00ff
#define DSC_D_TRNSUM_STS_2_TRNSUM_E_LOW_ALIGN                      0
#define DSC_D_TRNSUM_STS_2_TRNSUM_E_LOW_BITS                       8
#define DSC_D_TRNSUM_STS_2_TRNSUM_E_LOW_SHIFT                      0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_3
 */
/* DSC_D :: TRNSUM_STS_3 :: trnsum_o_high [15:00] */
#define DSC_D_TRNSUM_STS_3_TRNSUM_O_HIGH_MASK                      0xffff
#define DSC_D_TRNSUM_STS_3_TRNSUM_O_HIGH_ALIGN                     0
#define DSC_D_TRNSUM_STS_3_TRNSUM_O_HIGH_BITS                      16
#define DSC_D_TRNSUM_STS_3_TRNSUM_O_HIGH_SHIFT                     0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_4
 */
/* DSC_D :: TRNSUM_STS_4 :: reserved0 [15:08] */
#define DSC_D_TRNSUM_STS_4_RESERVED0_MASK                          0xff00
#define DSC_D_TRNSUM_STS_4_RESERVED0_ALIGN                         0
#define DSC_D_TRNSUM_STS_4_RESERVED0_BITS                          8
#define DSC_D_TRNSUM_STS_4_RESERVED0_SHIFT                         8

/* DSC_D :: TRNSUM_STS_4 :: trnsum_o_low [07:00] */
#define DSC_D_TRNSUM_STS_4_TRNSUM_O_LOW_MASK                       0x00ff
#define DSC_D_TRNSUM_STS_4_TRNSUM_O_LOW_ALIGN                      0
#define DSC_D_TRNSUM_STS_4_TRNSUM_O_LOW_BITS                       8
#define DSC_D_TRNSUM_STS_4_TRNSUM_O_LOW_SHIFT                      0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_5
 */
/* DSC_D :: TRNSUM_STS_5 :: trnsum_high [15:00] */
#define DSC_D_TRNSUM_STS_5_TRNSUM_HIGH_MASK                        0xffff
#define DSC_D_TRNSUM_STS_5_TRNSUM_HIGH_ALIGN                       0
#define DSC_D_TRNSUM_STS_5_TRNSUM_HIGH_BITS                        16
#define DSC_D_TRNSUM_STS_5_TRNSUM_HIGH_SHIFT                       0


/****************************************************************************
 * DSC_D :: TRNSUM_STS_6
 */
/* DSC_D :: TRNSUM_STS_6 :: reserved0 [15:10] */
#define DSC_D_TRNSUM_STS_6_RESERVED0_MASK                          0xfc00
#define DSC_D_TRNSUM_STS_6_RESERVED0_ALIGN                         0
#define DSC_D_TRNSUM_STS_6_RESERVED0_BITS                          6
#define DSC_D_TRNSUM_STS_6_RESERVED0_SHIFT                         10

/* DSC_D :: TRNSUM_STS_6 :: trnsum_low [09:00] */
#define DSC_D_TRNSUM_STS_6_TRNSUM_LOW_MASK                         0x03ff
#define DSC_D_TRNSUM_STS_6_TRNSUM_LOW_ALIGN                        0
#define DSC_D_TRNSUM_STS_6_TRNSUM_LOW_BITS                         10
#define DSC_D_TRNSUM_STS_6_TRNSUM_LOW_SHIFT                        0


/****************************************************************************
 * DSC_D :: VGA_P1EYEDIAG_STS
 */
/* DSC_D :: VGA_P1EYEDIAG_STS :: reserved0 [15:14] */
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED0_MASK                     0xc000
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED0_ALIGN                    0
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED0_BITS                     2
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED0_SHIFT                    14

/* DSC_D :: VGA_P1EYEDIAG_STS :: p1_eyediag_bin [13:08] */
#define DSC_D_VGA_P1EYEDIAG_STS_P1_EYEDIAG_BIN_MASK                0x3f00
#define DSC_D_VGA_P1EYEDIAG_STS_P1_EYEDIAG_BIN_ALIGN               0
#define DSC_D_VGA_P1EYEDIAG_STS_P1_EYEDIAG_BIN_BITS                6
#define DSC_D_VGA_P1EYEDIAG_STS_P1_EYEDIAG_BIN_SHIFT               8

/* DSC_D :: VGA_P1EYEDIAG_STS :: reserved1 [07:06] */
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED1_MASK                     0x00c0
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED1_ALIGN                    0
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED1_BITS                     2
#define DSC_D_VGA_P1EYEDIAG_STS_RESERVED1_SHIFT                    6

/* DSC_D :: VGA_P1EYEDIAG_STS :: vga_bin [05:00] */
#define DSC_D_VGA_P1EYEDIAG_STS_VGA_BIN_MASK                       0x003f
#define DSC_D_VGA_P1EYEDIAG_STS_VGA_BIN_ALIGN                      0
#define DSC_D_VGA_P1EYEDIAG_STS_VGA_BIN_BITS                       6
#define DSC_D_VGA_P1EYEDIAG_STS_VGA_BIN_SHIFT                      0


/****************************************************************************
 * DSC_D :: DFE_1_STS
 */
/* DSC_D :: DFE_1_STS :: dfe_1_wants_negative [15:15] */
#define DSC_D_DFE_1_STS_DFE_1_WANTS_NEGATIVE_MASK                  0x8000
#define DSC_D_DFE_1_STS_DFE_1_WANTS_NEGATIVE_ALIGN                 0
#define DSC_D_DFE_1_STS_DFE_1_WANTS_NEGATIVE_BITS                  1
#define DSC_D_DFE_1_STS_DFE_1_WANTS_NEGATIVE_SHIFT                 15

/* DSC_D :: DFE_1_STS :: reserved0 [14:14] */
#define DSC_D_DFE_1_STS_RESERVED0_MASK                             0x4000
#define DSC_D_DFE_1_STS_RESERVED0_ALIGN                            0
#define DSC_D_DFE_1_STS_RESERVED0_BITS                             1
#define DSC_D_DFE_1_STS_RESERVED0_SHIFT                            14

/* DSC_D :: DFE_1_STS :: dfe_1_e [13:11] */
#define DSC_D_DFE_1_STS_DFE_1_E_MASK                               0x3800
#define DSC_D_DFE_1_STS_DFE_1_E_ALIGN                              0
#define DSC_D_DFE_1_STS_DFE_1_E_BITS                               3
#define DSC_D_DFE_1_STS_DFE_1_E_SHIFT                              11

/* DSC_D :: DFE_1_STS :: dfe_1_o [10:08] */
#define DSC_D_DFE_1_STS_DFE_1_O_MASK                               0x0700
#define DSC_D_DFE_1_STS_DFE_1_O_ALIGN                              0
#define DSC_D_DFE_1_STS_DFE_1_O_BITS                               3
#define DSC_D_DFE_1_STS_DFE_1_O_SHIFT                              8

/* DSC_D :: DFE_1_STS :: reserved1 [07:06] */
#define DSC_D_DFE_1_STS_RESERVED1_MASK                             0x00c0
#define DSC_D_DFE_1_STS_RESERVED1_ALIGN                            0
#define DSC_D_DFE_1_STS_RESERVED1_BITS                             2
#define DSC_D_DFE_1_STS_RESERVED1_SHIFT                            6

/* DSC_D :: DFE_1_STS :: dfe_1_cmn [05:00] */
#define DSC_D_DFE_1_STS_DFE_1_CMN_MASK                             0x003f
#define DSC_D_DFE_1_STS_DFE_1_CMN_ALIGN                            0
#define DSC_D_DFE_1_STS_DFE_1_CMN_BITS                             6
#define DSC_D_DFE_1_STS_DFE_1_CMN_SHIFT                            0


/****************************************************************************
 * DSC_D :: DFE_2_STS
 */
/* DSC_D :: DFE_2_STS :: reserved0 [15:14] */
#define DSC_D_DFE_2_STS_RESERVED0_MASK                             0xc000
#define DSC_D_DFE_2_STS_RESERVED0_ALIGN                            0
#define DSC_D_DFE_2_STS_RESERVED0_BITS                             2
#define DSC_D_DFE_2_STS_RESERVED0_SHIFT                            14

/* DSC_D :: DFE_2_STS :: dfe_2_e [13:11] */
#define DSC_D_DFE_2_STS_DFE_2_E_MASK                               0x3800
#define DSC_D_DFE_2_STS_DFE_2_E_ALIGN                              0
#define DSC_D_DFE_2_STS_DFE_2_E_BITS                               3
#define DSC_D_DFE_2_STS_DFE_2_E_SHIFT                              11

/* DSC_D :: DFE_2_STS :: dfe_2_o [10:08] */
#define DSC_D_DFE_2_STS_DFE_2_O_MASK                               0x0700
#define DSC_D_DFE_2_STS_DFE_2_O_ALIGN                              0
#define DSC_D_DFE_2_STS_DFE_2_O_BITS                               3
#define DSC_D_DFE_2_STS_DFE_2_O_SHIFT                              8

/* DSC_D :: DFE_2_STS :: reserved1 [07:07] */
#define DSC_D_DFE_2_STS_RESERVED1_MASK                             0x0080
#define DSC_D_DFE_2_STS_RESERVED1_ALIGN                            0
#define DSC_D_DFE_2_STS_RESERVED1_BITS                             1
#define DSC_D_DFE_2_STS_RESERVED1_SHIFT                            7

/* DSC_D :: DFE_2_STS :: dfe_2_se [06:06] */
#define DSC_D_DFE_2_STS_DFE_2_SE_MASK                              0x0040
#define DSC_D_DFE_2_STS_DFE_2_SE_ALIGN                             0
#define DSC_D_DFE_2_STS_DFE_2_SE_BITS                              1
#define DSC_D_DFE_2_STS_DFE_2_SE_SHIFT                             6

/* DSC_D :: DFE_2_STS :: dfe_2_so [05:05] */
#define DSC_D_DFE_2_STS_DFE_2_SO_MASK                              0x0020
#define DSC_D_DFE_2_STS_DFE_2_SO_ALIGN                             0
#define DSC_D_DFE_2_STS_DFE_2_SO_BITS                              1
#define DSC_D_DFE_2_STS_DFE_2_SO_SHIFT                             5

/* DSC_D :: DFE_2_STS :: dfe_2_cmn [04:00] */
#define DSC_D_DFE_2_STS_DFE_2_CMN_MASK                             0x001f
#define DSC_D_DFE_2_STS_DFE_2_CMN_ALIGN                            0
#define DSC_D_DFE_2_STS_DFE_2_CMN_BITS                             5
#define DSC_D_DFE_2_STS_DFE_2_CMN_SHIFT                            0


/****************************************************************************
 * DSC_D :: DFE_3_4_5_STS
 */
/* DSC_D :: DFE_3_4_5_STS :: dfe_5_cmn [15:11] */
#define DSC_D_DFE_3_4_5_STS_DFE_5_CMN_MASK                         0xf800
#define DSC_D_DFE_3_4_5_STS_DFE_5_CMN_ALIGN                        0
#define DSC_D_DFE_3_4_5_STS_DFE_5_CMN_BITS                         5
#define DSC_D_DFE_3_4_5_STS_DFE_5_CMN_SHIFT                        11

/* DSC_D :: DFE_3_4_5_STS :: dfe_4_cmn [10:06] */
#define DSC_D_DFE_3_4_5_STS_DFE_4_CMN_MASK                         0x07c0
#define DSC_D_DFE_3_4_5_STS_DFE_4_CMN_ALIGN                        0
#define DSC_D_DFE_3_4_5_STS_DFE_4_CMN_BITS                         5
#define DSC_D_DFE_3_4_5_STS_DFE_4_CMN_SHIFT                        6

/* DSC_D :: DFE_3_4_5_STS :: dfe_3_cmn [05:00] */
#define DSC_D_DFE_3_4_5_STS_DFE_3_CMN_MASK                         0x003f
#define DSC_D_DFE_3_4_5_STS_DFE_3_CMN_ALIGN                        0
#define DSC_D_DFE_3_4_5_STS_DFE_3_CMN_BITS                         6
#define DSC_D_DFE_3_4_5_STS_DFE_3_CMN_SHIFT                        0


/****************************************************************************
 * DSC_D :: VGA_TAP_BIN
 */
/* DSC_D :: VGA_TAP_BIN :: reserved0 [15:12] */
#define DSC_D_VGA_TAP_BIN_RESERVED0_MASK                           0xf000
#define DSC_D_VGA_TAP_BIN_RESERVED0_ALIGN                          0
#define DSC_D_VGA_TAP_BIN_RESERVED0_BITS                           4
#define DSC_D_VGA_TAP_BIN_RESERVED0_SHIFT                          12

/* DSC_D :: VGA_TAP_BIN :: vga3_ctrl_bin [11:08] */
#define DSC_D_VGA_TAP_BIN_VGA3_CTRL_BIN_MASK                       0x0f00
#define DSC_D_VGA_TAP_BIN_VGA3_CTRL_BIN_ALIGN                      0
#define DSC_D_VGA_TAP_BIN_VGA3_CTRL_BIN_BITS                       4
#define DSC_D_VGA_TAP_BIN_VGA3_CTRL_BIN_SHIFT                      8

/* DSC_D :: VGA_TAP_BIN :: reserved1 [07:05] */
#define DSC_D_VGA_TAP_BIN_RESERVED1_MASK                           0x00e0
#define DSC_D_VGA_TAP_BIN_RESERVED1_ALIGN                          0
#define DSC_D_VGA_TAP_BIN_RESERVED1_BITS                           3
#define DSC_D_VGA_TAP_BIN_RESERVED1_SHIFT                          5

/* DSC_D :: VGA_TAP_BIN :: vga_ctrl_bin [04:00] */
#define DSC_D_VGA_TAP_BIN_VGA_CTRL_BIN_MASK                        0x001f
#define DSC_D_VGA_TAP_BIN_VGA_CTRL_BIN_ALIGN                       0
#define DSC_D_VGA_TAP_BIN_VGA_CTRL_BIN_BITS                        5
#define DSC_D_VGA_TAP_BIN_VGA_CTRL_BIN_SHIFT                       0


/****************************************************************************
 * eagle_tsc_dsc_blk_DSC_E
 */
/****************************************************************************
 * DSC_E :: CTRL
 */
/* DSC_E :: CTRL :: reserved0 [15:10] */
#define DSC_E_CTRL_RESERVED0_MASK                                  0xfc00
#define DSC_E_CTRL_RESERVED0_ALIGN                                 0
#define DSC_E_CTRL_RESERVED0_BITS                                  6
#define DSC_E_CTRL_RESERVED0_SHIFT                                 10

/* DSC_E :: CTRL :: offset_fastacq [09:09] */
#define DSC_E_CTRL_OFFSET_FASTACQ_MASK                             0x0200
#define DSC_E_CTRL_OFFSET_FASTACQ_ALIGN                            0
#define DSC_E_CTRL_OFFSET_FASTACQ_BITS                             1
#define DSC_E_CTRL_OFFSET_FASTACQ_SHIFT                            9

/* DSC_E :: CTRL :: en_dfe_clk [08:08] */
#define DSC_E_CTRL_EN_DFE_CLK_MASK                                 0x0100
#define DSC_E_CTRL_EN_DFE_CLK_ALIGN                                0
#define DSC_E_CTRL_EN_DFE_CLK_BITS                                 1
#define DSC_E_CTRL_EN_DFE_CLK_SHIFT                                8

/* DSC_E :: CTRL :: pf_hiz [07:07] */
#define DSC_E_CTRL_PF_HIZ_MASK                                     0x0080
#define DSC_E_CTRL_PF_HIZ_ALIGN                                    0
#define DSC_E_CTRL_PF_HIZ_BITS                                     1
#define DSC_E_CTRL_PF_HIZ_SHIFT                                    7

/* DSC_E :: CTRL :: m1_thresh_sel [06:05] */
#define DSC_E_CTRL_M1_THRESH_SEL_MASK                              0x0060
#define DSC_E_CTRL_M1_THRESH_SEL_ALIGN                             0
#define DSC_E_CTRL_M1_THRESH_SEL_BITS                              2
#define DSC_E_CTRL_M1_THRESH_SEL_SHIFT                             5

/* DSC_E :: CTRL :: m1_thresh_zero [04:04] */
#define DSC_E_CTRL_M1_THRESH_ZERO_MASK                             0x0010
#define DSC_E_CTRL_M1_THRESH_ZERO_ALIGN                            0
#define DSC_E_CTRL_M1_THRESH_ZERO_BITS                             1
#define DSC_E_CTRL_M1_THRESH_ZERO_SHIFT                            4

/* DSC_E :: CTRL :: p1_thresh_sel [03:03] */
#define DSC_E_CTRL_P1_THRESH_SEL_MASK                              0x0008
#define DSC_E_CTRL_P1_THRESH_SEL_ALIGN                             0
#define DSC_E_CTRL_P1_THRESH_SEL_BITS                              1
#define DSC_E_CTRL_P1_THRESH_SEL_SHIFT                             3

/* DSC_E :: CTRL :: en_hgain [02:02] */
#define DSC_E_CTRL_EN_HGAIN_MASK                                   0x0004
#define DSC_E_CTRL_EN_HGAIN_ALIGN                                  0
#define DSC_E_CTRL_EN_HGAIN_BITS                                   1
#define DSC_E_CTRL_EN_HGAIN_SHIFT                                  2

/* DSC_E :: CTRL :: offset_pd [01:01] */
#define DSC_E_CTRL_OFFSET_PD_MASK                                  0x0002
#define DSC_E_CTRL_OFFSET_PD_ALIGN                                 0
#define DSC_E_CTRL_OFFSET_PD_BITS                                  1
#define DSC_E_CTRL_OFFSET_PD_SHIFT                                 1

/* DSC_E :: CTRL :: pd_ch_p1 [00:00] */
#define DSC_E_CTRL_PD_CH_P1_MASK                                   0x0001
#define DSC_E_CTRL_PD_CH_P1_ALIGN                                  0
#define DSC_E_CTRL_PD_CH_P1_BITS                                   1
#define DSC_E_CTRL_PD_CH_P1_SHIFT                                  0


/****************************************************************************
 * DSC_E :: PF_CTRL
 */
/* DSC_E :: PF_CTRL :: reserved0 [15:04] */
#define DSC_E_PF_CTRL_RESERVED0_MASK                               0xfff0
#define DSC_E_PF_CTRL_RESERVED0_ALIGN                              0
#define DSC_E_PF_CTRL_RESERVED0_BITS                               12
#define DSC_E_PF_CTRL_RESERVED0_SHIFT                              4

/* DSC_E :: PF_CTRL :: pf_ctrl [03:00] */
#define DSC_E_PF_CTRL_PF_CTRL_MASK                                 0x000f
#define DSC_E_PF_CTRL_PF_CTRL_ALIGN                                0
#define DSC_E_PF_CTRL_PF_CTRL_BITS                                 4
#define DSC_E_PF_CTRL_PF_CTRL_SHIFT                                0


/****************************************************************************
 * DSC_E :: PF2_LOWP_CTRL
 */
/* DSC_E :: PF2_LOWP_CTRL :: reserved0 [15:03] */
#define DSC_E_PF2_LOWP_CTRL_RESERVED0_MASK                         0xfff8
#define DSC_E_PF2_LOWP_CTRL_RESERVED0_ALIGN                        0
#define DSC_E_PF2_LOWP_CTRL_RESERVED0_BITS                         13
#define DSC_E_PF2_LOWP_CTRL_RESERVED0_SHIFT                        3

/* DSC_E :: PF2_LOWP_CTRL :: pf2_lowp_ctrl [02:00] */
#define DSC_E_PF2_LOWP_CTRL_PF2_LOWP_CTRL_MASK                     0x0007
#define DSC_E_PF2_LOWP_CTRL_PF2_LOWP_CTRL_ALIGN                    0
#define DSC_E_PF2_LOWP_CTRL_PF2_LOWP_CTRL_BITS                     3
#define DSC_E_PF2_LOWP_CTRL_PF2_LOWP_CTRL_SHIFT                    0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_DATA_ODD
 */
/* DSC_E :: OFFSET_ADJ_DATA_ODD :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_DATA_ODD_RESERVED0_MASK                   0xffc0
#define DSC_E_OFFSET_ADJ_DATA_ODD_RESERVED0_ALIGN                  0
#define DSC_E_OFFSET_ADJ_DATA_ODD_RESERVED0_BITS                   10
#define DSC_E_OFFSET_ADJ_DATA_ODD_RESERVED0_SHIFT                  6

/* DSC_E :: OFFSET_ADJ_DATA_ODD :: dfe_offset_adj_data_odd [05:00] */
#define DSC_E_OFFSET_ADJ_DATA_ODD_DFE_OFFSET_ADJ_DATA_ODD_MASK     0x003f
#define DSC_E_OFFSET_ADJ_DATA_ODD_DFE_OFFSET_ADJ_DATA_ODD_ALIGN    0
#define DSC_E_OFFSET_ADJ_DATA_ODD_DFE_OFFSET_ADJ_DATA_ODD_BITS     6
#define DSC_E_OFFSET_ADJ_DATA_ODD_DFE_OFFSET_ADJ_DATA_ODD_SHIFT    0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_DATA_EVEN
 */
/* DSC_E :: OFFSET_ADJ_DATA_EVEN :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_DATA_EVEN_RESERVED0_MASK                  0xffc0
#define DSC_E_OFFSET_ADJ_DATA_EVEN_RESERVED0_ALIGN                 0
#define DSC_E_OFFSET_ADJ_DATA_EVEN_RESERVED0_BITS                  10
#define DSC_E_OFFSET_ADJ_DATA_EVEN_RESERVED0_SHIFT                 6

/* DSC_E :: OFFSET_ADJ_DATA_EVEN :: dfe_offset_adj_data_even [05:00] */
#define DSC_E_OFFSET_ADJ_DATA_EVEN_DFE_OFFSET_ADJ_DATA_EVEN_MASK   0x003f
#define DSC_E_OFFSET_ADJ_DATA_EVEN_DFE_OFFSET_ADJ_DATA_EVEN_ALIGN  0
#define DSC_E_OFFSET_ADJ_DATA_EVEN_DFE_OFFSET_ADJ_DATA_EVEN_BITS   6
#define DSC_E_OFFSET_ADJ_DATA_EVEN_DFE_OFFSET_ADJ_DATA_EVEN_SHIFT  0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_P1_ODD
 */
/* DSC_E :: OFFSET_ADJ_P1_ODD :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_P1_ODD_RESERVED0_MASK                     0xffc0
#define DSC_E_OFFSET_ADJ_P1_ODD_RESERVED0_ALIGN                    0
#define DSC_E_OFFSET_ADJ_P1_ODD_RESERVED0_BITS                     10
#define DSC_E_OFFSET_ADJ_P1_ODD_RESERVED0_SHIFT                    6

/* DSC_E :: OFFSET_ADJ_P1_ODD :: dfe_offset_adj_p1_odd [05:00] */
#define DSC_E_OFFSET_ADJ_P1_ODD_DFE_OFFSET_ADJ_P1_ODD_MASK         0x003f
#define DSC_E_OFFSET_ADJ_P1_ODD_DFE_OFFSET_ADJ_P1_ODD_ALIGN        0
#define DSC_E_OFFSET_ADJ_P1_ODD_DFE_OFFSET_ADJ_P1_ODD_BITS         6
#define DSC_E_OFFSET_ADJ_P1_ODD_DFE_OFFSET_ADJ_P1_ODD_SHIFT        0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_P1_EVEN
 */
/* DSC_E :: OFFSET_ADJ_P1_EVEN :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_P1_EVEN_RESERVED0_MASK                    0xffc0
#define DSC_E_OFFSET_ADJ_P1_EVEN_RESERVED0_ALIGN                   0
#define DSC_E_OFFSET_ADJ_P1_EVEN_RESERVED0_BITS                    10
#define DSC_E_OFFSET_ADJ_P1_EVEN_RESERVED0_SHIFT                   6

/* DSC_E :: OFFSET_ADJ_P1_EVEN :: dfe_offset_adj_p1_even [05:00] */
#define DSC_E_OFFSET_ADJ_P1_EVEN_DFE_OFFSET_ADJ_P1_EVEN_MASK       0x003f
#define DSC_E_OFFSET_ADJ_P1_EVEN_DFE_OFFSET_ADJ_P1_EVEN_ALIGN      0
#define DSC_E_OFFSET_ADJ_P1_EVEN_DFE_OFFSET_ADJ_P1_EVEN_BITS       6
#define DSC_E_OFFSET_ADJ_P1_EVEN_DFE_OFFSET_ADJ_P1_EVEN_SHIFT      0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_M1_ODD
 */
/* DSC_E :: OFFSET_ADJ_M1_ODD :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_M1_ODD_RESERVED0_MASK                     0xffc0
#define DSC_E_OFFSET_ADJ_M1_ODD_RESERVED0_ALIGN                    0
#define DSC_E_OFFSET_ADJ_M1_ODD_RESERVED0_BITS                     10
#define DSC_E_OFFSET_ADJ_M1_ODD_RESERVED0_SHIFT                    6

/* DSC_E :: OFFSET_ADJ_M1_ODD :: dfe_offset_adj_m1_odd [05:00] */
#define DSC_E_OFFSET_ADJ_M1_ODD_DFE_OFFSET_ADJ_M1_ODD_MASK         0x003f
#define DSC_E_OFFSET_ADJ_M1_ODD_DFE_OFFSET_ADJ_M1_ODD_ALIGN        0
#define DSC_E_OFFSET_ADJ_M1_ODD_DFE_OFFSET_ADJ_M1_ODD_BITS         6
#define DSC_E_OFFSET_ADJ_M1_ODD_DFE_OFFSET_ADJ_M1_ODD_SHIFT        0


/****************************************************************************
 * DSC_E :: OFFSET_ADJ_M1_EVEN
 */
/* DSC_E :: OFFSET_ADJ_M1_EVEN :: reserved0 [15:06] */
#define DSC_E_OFFSET_ADJ_M1_EVEN_RESERVED0_MASK                    0xffc0
#define DSC_E_OFFSET_ADJ_M1_EVEN_RESERVED0_ALIGN                   0
#define DSC_E_OFFSET_ADJ_M1_EVEN_RESERVED0_BITS                    10
#define DSC_E_OFFSET_ADJ_M1_EVEN_RESERVED0_SHIFT                   6

/* DSC_E :: OFFSET_ADJ_M1_EVEN :: dfe_offset_adj_m1_even [05:00] */
#define DSC_E_OFFSET_ADJ_M1_EVEN_DFE_OFFSET_ADJ_M1_EVEN_MASK       0x003f
#define DSC_E_OFFSET_ADJ_M1_EVEN_DFE_OFFSET_ADJ_M1_EVEN_ALIGN      0
#define DSC_E_OFFSET_ADJ_M1_EVEN_DFE_OFFSET_ADJ_M1_EVEN_BITS       6
#define DSC_E_OFFSET_ADJ_M1_EVEN_DFE_OFFSET_ADJ_M1_EVEN_SHIFT      0


/****************************************************************************
 * DSC_E :: DC_OFFSET
 */
/* DSC_E :: DC_OFFSET :: reserved0 [15:07] */
#define DSC_E_DC_OFFSET_RESERVED0_MASK                             0xff80
#define DSC_E_DC_OFFSET_RESERVED0_ALIGN                            0
#define DSC_E_DC_OFFSET_RESERVED0_BITS                             9
#define DSC_E_DC_OFFSET_RESERVED0_SHIFT                            7

/* DSC_E :: DC_OFFSET :: dc_offset [06:00] */
#define DSC_E_DC_OFFSET_DC_OFFSET_MASK                             0x007f
#define DSC_E_DC_OFFSET_DC_OFFSET_ALIGN                            0
#define DSC_E_DC_OFFSET_DC_OFFSET_BITS                             7
#define DSC_E_DC_OFFSET_DC_OFFSET_SHIFT                            0


/****************************************************************************
 * eagle_tsc_cl72_user_blk_CL72_USER_RX
 */
/****************************************************************************
 * CL72_USER_RX :: RCVD_STATUS_REGISTER
 */
/* CL72_USER_RX :: RCVD_STATUS_REGISTER :: cl72_rcvd_status_page [15:00] */
#define CL72_USER_RX_RCVD_STATUS_REGISTER_CL72_RCVD_STATUS_PAGE_MASK 0xffff
#define CL72_USER_RX_RCVD_STATUS_REGISTER_CL72_RCVD_STATUS_PAGE_ALIGN 0
#define CL72_USER_RX_RCVD_STATUS_REGISTER_CL72_RCVD_STATUS_PAGE_BITS 16
#define CL72_USER_RX_RCVD_STATUS_REGISTER_CL72_RCVD_STATUS_PAGE_SHIFT 0


/****************************************************************************
 * CL72_USER_RX :: MISC1_CONTROL
 */
/* CL72_USER_RX :: MISC1_CONTROL :: reserved0 [15:03] */
#define CL72_USER_RX_MISC1_CONTROL_RESERVED0_MASK                  0xfff8
#define CL72_USER_RX_MISC1_CONTROL_RESERVED0_ALIGN                 0
#define CL72_USER_RX_MISC1_CONTROL_RESERVED0_BITS                  13
#define CL72_USER_RX_MISC1_CONTROL_RESERVED0_SHIFT                 3

/* CL72_USER_RX :: MISC1_CONTROL :: cl72_rx_dp_ln_clk_en [02:02] */
#define CL72_USER_RX_MISC1_CONTROL_CL72_RX_DP_LN_CLK_EN_MASK       0x0004
#define CL72_USER_RX_MISC1_CONTROL_CL72_RX_DP_LN_CLK_EN_ALIGN      0
#define CL72_USER_RX_MISC1_CONTROL_CL72_RX_DP_LN_CLK_EN_BITS       1
#define CL72_USER_RX_MISC1_CONTROL_CL72_RX_DP_LN_CLK_EN_SHIFT      2

/* CL72_USER_RX :: MISC1_CONTROL :: cl72_tr_coarse_lock [01:01] */
#define CL72_USER_RX_MISC1_CONTROL_CL72_TR_COARSE_LOCK_MASK        0x0002
#define CL72_USER_RX_MISC1_CONTROL_CL72_TR_COARSE_LOCK_ALIGN       0
#define CL72_USER_RX_MISC1_CONTROL_CL72_TR_COARSE_LOCK_BITS        1
#define CL72_USER_RX_MISC1_CONTROL_CL72_TR_COARSE_LOCK_SHIFT       1

/* CL72_USER_RX :: MISC1_CONTROL :: reserved1 [00:00] */
#define CL72_USER_RX_MISC1_CONTROL_RESERVED1_MASK                  0x0001
#define CL72_USER_RX_MISC1_CONTROL_RESERVED1_ALIGN                 0
#define CL72_USER_RX_MISC1_CONTROL_RESERVED1_BITS                  1
#define CL72_USER_RX_MISC1_CONTROL_RESERVED1_SHIFT                 0


/****************************************************************************
 * CL72_USER_RX :: DEBUG_2_REGISTER
 */
/* CL72_USER_RX :: DEBUG_2_REGISTER :: reserved0 [15:15] */
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED0_MASK               0x8000
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED0_ALIGN              0
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED0_BITS               1
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED0_SHIFT              15

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_ppm_offset_en [14:14] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_PPM_OFFSET_EN_MASK      0x4000
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_PPM_OFFSET_EN_ALIGN     0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_PPM_OFFSET_EN_BITS      1
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_PPM_OFFSET_EN_SHIFT     14

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_strict_marker_chk [13:13] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_MARKER_CHK_MASK  0x2000
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_MARKER_CHK_ALIGN 0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_MARKER_CHK_BITS  1
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_MARKER_CHK_SHIFT 13

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_strict_dme_chk [12:12] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_DME_CHK_MASK     0x1000
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_DME_CHK_ALIGN    0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_DME_CHK_BITS     1
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_STRICT_DME_CHK_SHIFT    12

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_ctrl_frame_dly [11:08] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_CTRL_FRAME_DLY_MASK     0x0f00
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_CTRL_FRAME_DLY_ALIGN    0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_CTRL_FRAME_DLY_BITS     4
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_CTRL_FRAME_DLY_SHIFT    8

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_dme_cell_boundary_chk [07:07] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_DME_CELL_BOUNDARY_CHK_MASK 0x0080
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_DME_CELL_BOUNDARY_CHK_ALIGN 0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_DME_CELL_BOUNDARY_CHK_BITS 1
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_DME_CELL_BOUNDARY_CHK_SHIFT 7

/* CL72_USER_RX :: DEBUG_2_REGISTER :: reserved1 [06:05] */
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED1_MASK               0x0060
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED1_ALIGN              0
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED1_BITS               2
#define CL72_USER_RX_DEBUG_2_REGISTER_RESERVED1_SHIFT              5

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_bad_marker_cnt [04:02] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_BAD_MARKER_CNT_MASK     0x001c
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_BAD_MARKER_CNT_ALIGN    0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_BAD_MARKER_CNT_BITS     3
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_BAD_MARKER_CNT_SHIFT    2

/* CL72_USER_RX :: DEBUG_2_REGISTER :: cl72_good_marker_cnt [01:00] */
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_GOOD_MARKER_CNT_MASK    0x0003
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_GOOD_MARKER_CNT_ALIGN   0
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_GOOD_MARKER_CNT_BITS    2
#define CL72_USER_RX_DEBUG_2_REGISTER_CL72_GOOD_MARKER_CNT_SHIFT   0


/****************************************************************************
 * CL72_USER_RX :: CL72_LP_CONTROL_PAGE
 */
/* CL72_USER_RX :: CL72_LP_CONTROL_PAGE :: cl72_lp_control_page [15:00] */
#define CL72_USER_RX_CL72_LP_CONTROL_PAGE_CL72_LP_CONTROL_PAGE_MASK 0xffff
#define CL72_USER_RX_CL72_LP_CONTROL_PAGE_CL72_LP_CONTROL_PAGE_ALIGN 0
#define CL72_USER_RX_CL72_LP_CONTROL_PAGE_CL72_LP_CONTROL_PAGE_BITS 16
#define CL72_USER_RX_CL72_LP_CONTROL_PAGE_CL72_LP_CONTROL_PAGE_SHIFT 0


/****************************************************************************
 * CL72_USER_RX :: CL72_STATUS1_REGISTER
 */
/* CL72_USER_RX :: CL72_STATUS1_REGISTER :: reserved0 [15:01] */
#define CL72_USER_RX_CL72_STATUS1_REGISTER_RESERVED0_MASK          0xfffe
#define CL72_USER_RX_CL72_STATUS1_REGISTER_RESERVED0_ALIGN         0
#define CL72_USER_RX_CL72_STATUS1_REGISTER_RESERVED0_BITS          15
#define CL72_USER_RX_CL72_STATUS1_REGISTER_RESERVED0_SHIFT         1

/* CL72_USER_RX :: CL72_STATUS1_REGISTER :: cl72_signal_detect [00:00] */
#define CL72_USER_RX_CL72_STATUS1_REGISTER_CL72_SIGNAL_DETECT_MASK 0x0001
#define CL72_USER_RX_CL72_STATUS1_REGISTER_CL72_SIGNAL_DETECT_ALIGN 0
#define CL72_USER_RX_CL72_STATUS1_REGISTER_CL72_SIGNAL_DETECT_BITS 1
#define CL72_USER_RX_CL72_STATUS1_REGISTER_CL72_SIGNAL_DETECT_SHIFT 0


/****************************************************************************
 * eagle_tsc_cl72_user_blk_CL72_USER_TX
 */
/****************************************************************************
 * CL72_USER_TX :: XMT_UPDATE_REGISTER
 */
/* CL72_USER_TX :: XMT_UPDATE_REGISTER :: cl72_xmt_update_page [15:00] */
#define CL72_USER_TX_XMT_UPDATE_REGISTER_CL72_XMT_UPDATE_PAGE_MASK 0xffff
#define CL72_USER_TX_XMT_UPDATE_REGISTER_CL72_XMT_UPDATE_PAGE_ALIGN 0
#define CL72_USER_TX_XMT_UPDATE_REGISTER_CL72_XMT_UPDATE_PAGE_BITS 16
#define CL72_USER_TX_XMT_UPDATE_REGISTER_CL72_XMT_UPDATE_PAGE_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: MISC2_CONTROL
 */
/* CL72_USER_TX :: MISC2_CONTROL :: reserved0 [15:03] */
#define CL72_USER_TX_MISC2_CONTROL_RESERVED0_MASK                  0xfff8
#define CL72_USER_TX_MISC2_CONTROL_RESERVED0_ALIGN                 0
#define CL72_USER_TX_MISC2_CONTROL_RESERVED0_BITS                  13
#define CL72_USER_TX_MISC2_CONTROL_RESERVED0_SHIFT                 3

/* CL72_USER_TX :: MISC2_CONTROL :: cl72_tx_dp_ln_clk_en [02:02] */
#define CL72_USER_TX_MISC2_CONTROL_CL72_TX_DP_LN_CLK_EN_MASK       0x0004
#define CL72_USER_TX_MISC2_CONTROL_CL72_TX_DP_LN_CLK_EN_ALIGN      0
#define CL72_USER_TX_MISC2_CONTROL_CL72_TX_DP_LN_CLK_EN_BITS       1
#define CL72_USER_TX_MISC2_CONTROL_CL72_TX_DP_LN_CLK_EN_SHIFT      2

/* CL72_USER_TX :: MISC2_CONTROL :: cl72_signal_det_frc [01:01] */
#define CL72_USER_TX_MISC2_CONTROL_CL72_SIGNAL_DET_FRC_MASK        0x0002
#define CL72_USER_TX_MISC2_CONTROL_CL72_SIGNAL_DET_FRC_ALIGN       0
#define CL72_USER_TX_MISC2_CONTROL_CL72_SIGNAL_DET_FRC_BITS        1
#define CL72_USER_TX_MISC2_CONTROL_CL72_SIGNAL_DET_FRC_SHIFT       1

/* CL72_USER_TX :: MISC2_CONTROL :: cl72_rx_trained [00:00] */
#define CL72_USER_TX_MISC2_CONTROL_CL72_RX_TRAINED_MASK            0x0001
#define CL72_USER_TX_MISC2_CONTROL_CL72_RX_TRAINED_ALIGN           0
#define CL72_USER_TX_MISC2_CONTROL_CL72_RX_TRAINED_BITS            1
#define CL72_USER_TX_MISC2_CONTROL_CL72_RX_TRAINED_SHIFT           0


/****************************************************************************
 * CL72_USER_TX :: DEBUG_3_REGISTER
 */
/* CL72_USER_TX :: DEBUG_3_REGISTER :: reserved0 [15:02] */
#define CL72_USER_TX_DEBUG_3_REGISTER_RESERVED0_MASK               0xfffc
#define CL72_USER_TX_DEBUG_3_REGISTER_RESERVED0_ALIGN              0
#define CL72_USER_TX_DEBUG_3_REGISTER_RESERVED0_BITS               14
#define CL72_USER_TX_DEBUG_3_REGISTER_RESERVED0_SHIFT              2

/* CL72_USER_TX :: DEBUG_3_REGISTER :: cl72_frame_lock_rdy_for_cmd_en [01:01] */
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_FRAME_LOCK_RDY_FOR_CMD_EN_MASK 0x0002
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_FRAME_LOCK_RDY_FOR_CMD_EN_ALIGN 0
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_FRAME_LOCK_RDY_FOR_CMD_EN_BITS 1
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_FRAME_LOCK_RDY_FOR_CMD_EN_SHIFT 1

/* CL72_USER_TX :: DEBUG_3_REGISTER :: cl72_brk_ring_osc [00:00] */
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_BRK_RING_OSC_MASK       0x0001
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_BRK_RING_OSC_ALIGN      0
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_BRK_RING_OSC_BITS       1
#define CL72_USER_TX_DEBUG_3_REGISTER_CL72_BRK_RING_OSC_SHIFT      0


/****************************************************************************
 * CL72_USER_TX :: PCS_INTERFACE_CONTROL_REGISTER
 */
/* CL72_USER_TX :: PCS_INTERFACE_CONTROL_REGISTER :: reserved0 [15:01] */
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_RESERVED0_MASK 0xfffe
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_RESERVED0_ALIGN 0
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_RESERVED0_BITS 15
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_RESERVED0_SHIFT 1

/* CL72_USER_TX :: PCS_INTERFACE_CONTROL_REGISTER :: cl72_dis_max_wait_timer [00:00] */
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_CL72_DIS_MAX_WAIT_TIMER_MASK 0x0001
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_CL72_DIS_MAX_WAIT_TIMER_ALIGN 0
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_CL72_DIS_MAX_WAIT_TIMER_BITS 1
#define CL72_USER_TX_PCS_INTERFACE_CONTROL_REGISTER_CL72_DIS_MAX_WAIT_TIMER_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: CL72_LD_STATUS_PAGE
 */
/* CL72_USER_TX :: CL72_LD_STATUS_PAGE :: cl72_ld_status_page [15:00] */
#define CL72_USER_TX_CL72_LD_STATUS_PAGE_CL72_LD_STATUS_PAGE_MASK  0xffff
#define CL72_USER_TX_CL72_LD_STATUS_PAGE_CL72_LD_STATUS_PAGE_ALIGN 0
#define CL72_USER_TX_CL72_LD_STATUS_PAGE_CL72_LD_STATUS_PAGE_BITS  16
#define CL72_USER_TX_CL72_LD_STATUS_PAGE_CL72_LD_STATUS_PAGE_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: CL72_READY_FOR_CMD_REGISTER
 */
/* CL72_USER_TX :: CL72_READY_FOR_CMD_REGISTER :: reserved0 [15:01] */
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_RESERVED0_MASK    0xfffe
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_RESERVED0_ALIGN   0
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_RESERVED0_BITS    15
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_RESERVED0_SHIFT   1

/* CL72_USER_TX :: CL72_READY_FOR_CMD_REGISTER :: cl72_ready_for_cmd [00:00] */
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_MASK 0x0001
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_ALIGN 0
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_BITS 1
#define CL72_USER_TX_CL72_READY_FOR_CMD_REGISTER_CL72_READY_FOR_CMD_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: KR_DEFAULT_CONTROL1
 */
/* CL72_USER_TX :: KR_DEFAULT_CONTROL1 :: reserved0 [15:11] */
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_RESERVED0_MASK            0xf800
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_RESERVED0_ALIGN           0
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_RESERVED0_BITS            5
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_RESERVED0_SHIFT           11

/* CL72_USER_TX :: KR_DEFAULT_CONTROL1 :: cl72_tx_fir_tap_post_kr_init_val [10:05] */
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_POST_KR_INIT_VAL_MASK 0x07e0
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_POST_KR_INIT_VAL_ALIGN 0
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_POST_KR_INIT_VAL_BITS 6
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_POST_KR_INIT_VAL_SHIFT 5

/* CL72_USER_TX :: KR_DEFAULT_CONTROL1 :: cl72_tx_fir_tap_pre_kr_init_val [04:00] */
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_PRE_KR_INIT_VAL_MASK 0x001f
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_PRE_KR_INIT_VAL_ALIGN 0
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_PRE_KR_INIT_VAL_BITS 5
#define CL72_USER_TX_KR_DEFAULT_CONTROL1_CL72_TX_FIR_TAP_PRE_KR_INIT_VAL_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: KR_DEFAULT_CONTROL2
 */
/* CL72_USER_TX :: KR_DEFAULT_CONTROL2 :: reserved0 [15:07] */
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_RESERVED0_MASK            0xff80
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_RESERVED0_ALIGN           0
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_RESERVED0_BITS            9
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_RESERVED0_SHIFT           7

/* CL72_USER_TX :: KR_DEFAULT_CONTROL2 :: cl72_tx_fir_tap_main_kr_init_val [06:00] */
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_CL72_TX_FIR_TAP_MAIN_KR_INIT_VAL_MASK 0x007f
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_CL72_TX_FIR_TAP_MAIN_KR_INIT_VAL_ALIGN 0
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_CL72_TX_FIR_TAP_MAIN_KR_INIT_VAL_BITS 7
#define CL72_USER_TX_KR_DEFAULT_CONTROL2_CL72_TX_FIR_TAP_MAIN_KR_INIT_VAL_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: MISC_COEFF_CONTROL
 */
/* CL72_USER_TX :: MISC_COEFF_CONTROL :: reserved0 [15:13] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_RESERVED0_MASK             0xe000
#define CL72_USER_TX_MISC_COEFF_CONTROL_RESERVED0_ALIGN            0
#define CL72_USER_TX_MISC_COEFF_CONTROL_RESERVED0_BITS             3
#define CL72_USER_TX_MISC_COEFF_CONTROL_RESERVED0_SHIFT            13

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_double_cmd_en [12:12] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DOUBLE_CMD_EN_MASK    0x1000
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DOUBLE_CMD_EN_ALIGN   0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DOUBLE_CMD_EN_BITS    1
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DOUBLE_CMD_EN_SHIFT   12

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_dis_lp_coeff_updates_to_ld [11:11] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DIS_LP_COEFF_UPDATES_TO_LD_MASK 0x0800
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DIS_LP_COEFF_UPDATES_TO_LD_ALIGN 0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DIS_LP_COEFF_UPDATES_TO_LD_BITS 1
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_DIS_LP_COEFF_UPDATES_TO_LD_SHIFT 11

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_ld_xmt_status_override [10:10] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_OVERRIDE_MASK 0x0400
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_OVERRIDE_ALIGN 0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_OVERRIDE_BITS 1
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_OVERRIDE_SHIFT 10

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_ld_xmt_status_load [09:09] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_LOAD_MASK 0x0200
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_LOAD_ALIGN 0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_LOAD_BITS 1
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_LD_XMT_STATUS_LOAD_SHIFT 9

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_v2_constraint_dis [08:08] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_V2_CONSTRAINT_DIS_MASK 0x0100
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_V2_CONSTRAINT_DIS_ALIGN 0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_V2_CONSTRAINT_DIS_BITS 1
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_V2_CONSTRAINT_DIS_SHIFT 8

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_tap_v2_val [07:02] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_TAP_V2_VAL_MASK       0x00fc
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_TAP_V2_VAL_ALIGN      0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_TAP_V2_VAL_BITS       6
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_TAP_V2_VAL_SHIFT      2

/* CL72_USER_TX :: MISC_COEFF_CONTROL :: cl72_inc_dec_val_sel [01:00] */
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_INC_DEC_VAL_SEL_MASK  0x0003
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_INC_DEC_VAL_SEL_ALIGN 0
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_INC_DEC_VAL_SEL_BITS  2
#define CL72_USER_TX_MISC_COEFF_CONTROL_CL72_INC_DEC_VAL_SEL_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: CL72_LD_XMT_STATUS_PAGE_OVERRIDE
 */
/* CL72_USER_TX :: CL72_LD_XMT_STATUS_PAGE_OVERRIDE :: cl72_override_ld_status_page [15:00] */
#define CL72_USER_TX_CL72_LD_XMT_STATUS_PAGE_OVERRIDE_CL72_OVERRIDE_LD_STATUS_PAGE_MASK 0xffff
#define CL72_USER_TX_CL72_LD_XMT_STATUS_PAGE_OVERRIDE_CL72_OVERRIDE_LD_STATUS_PAGE_ALIGN 0
#define CL72_USER_TX_CL72_LD_XMT_STATUS_PAGE_OVERRIDE_CL72_OVERRIDE_LD_STATUS_PAGE_BITS 16
#define CL72_USER_TX_CL72_LD_XMT_STATUS_PAGE_OVERRIDE_CL72_OVERRIDE_LD_STATUS_PAGE_SHIFT 0


/****************************************************************************
 * CL72_USER_TX :: CL72_TX_DEBUG_STATUS
 */
/* CL72_USER_TX :: CL72_TX_DEBUG_STATUS :: reserved0 [15:12] */
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_RESERVED0_MASK           0xf000
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_RESERVED0_ALIGN          0
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_RESERVED0_BITS           4
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_RESERVED0_SHIFT          12

/* CL72_USER_TX :: CL72_TX_DEBUG_STATUS :: cl72_frame_lock_lh [11:11] */
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_FRAME_LOCK_LH_MASK  0x0800
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_FRAME_LOCK_LH_ALIGN 0
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_FRAME_LOCK_LH_BITS  1
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_FRAME_LOCK_LH_SHIFT 11

/* CL72_USER_TX :: CL72_TX_DEBUG_STATUS :: cl72_ld_coeff_cmd_hist [10:00] */
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_LD_COEFF_CMD_HIST_MASK 0x07ff
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_LD_COEFF_CMD_HIST_ALIGN 0
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_LD_COEFF_CMD_HIST_BITS 11
#define CL72_USER_TX_CL72_TX_DEBUG_STATUS_CL72_LD_COEFF_CMD_HIST_SHIFT 0


/****************************************************************************
 * eagle_tsc_tx_pi_blk_TX_PI_COM
 */
/****************************************************************************
 * TX_PI_COM :: CONTROL_0
 */
/* TX_PI_COM :: CONTROL_0 :: reserved0 [15:15] */
#define TX_PI_COM_CONTROL_0_RESERVED0_MASK                         0x8000
#define TX_PI_COM_CONTROL_0_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_0_RESERVED0_BITS                         1
#define TX_PI_COM_CONTROL_0_RESERVED0_SHIFT                        15

/* TX_PI_COM :: CONTROL_0 :: tx_pi_ext_phase_bwsel_integ [14:12] */
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_PHASE_BWSEL_INTEG_MASK       0x7000
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_PHASE_BWSEL_INTEG_ALIGN      0
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_PHASE_BWSEL_INTEG_BITS       3
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_PHASE_BWSEL_INTEG_SHIFT      12

/* TX_PI_COM :: CONTROL_0 :: tx_pi_second_order_bwsel_integ [11:10] */
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_BWSEL_INTEG_MASK    0x0c00
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_BWSEL_INTEG_ALIGN   0
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_BWSEL_INTEG_BITS    2
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_BWSEL_INTEG_SHIFT   10

/* TX_PI_COM :: CONTROL_0 :: tx_pi_first_order_bwsel_integ [09:08] */
#define TX_PI_COM_CONTROL_0_TX_PI_FIRST_ORDER_BWSEL_INTEG_MASK     0x0300
#define TX_PI_COM_CONTROL_0_TX_PI_FIRST_ORDER_BWSEL_INTEG_ALIGN    0
#define TX_PI_COM_CONTROL_0_TX_PI_FIRST_ORDER_BWSEL_INTEG_BITS     2
#define TX_PI_COM_CONTROL_0_TX_PI_FIRST_ORDER_BWSEL_INTEG_SHIFT    8

/* TX_PI_COM :: CONTROL_0 :: tx_pi_second_order_loop_en [07:07] */
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_LOOP_EN_MASK        0x0080
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_LOOP_EN_ALIGN       0
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_LOOP_EN_BITS        1
#define TX_PI_COM_CONTROL_0_TX_PI_SECOND_ORDER_LOOP_EN_SHIFT       7

/* TX_PI_COM :: CONTROL_0 :: tx_pi_jit_ssc_freq_mode [06:06] */
#define TX_PI_COM_CONTROL_0_TX_PI_JIT_SSC_FREQ_MODE_MASK           0x0040
#define TX_PI_COM_CONTROL_0_TX_PI_JIT_SSC_FREQ_MODE_ALIGN          0
#define TX_PI_COM_CONTROL_0_TX_PI_JIT_SSC_FREQ_MODE_BITS           1
#define TX_PI_COM_CONTROL_0_TX_PI_JIT_SSC_FREQ_MODE_SHIFT          6

/* TX_PI_COM :: CONTROL_0 :: tx_pi_ssc_gen_en [05:05] */
#define TX_PI_COM_CONTROL_0_TX_PI_SSC_GEN_EN_MASK                  0x0020
#define TX_PI_COM_CONTROL_0_TX_PI_SSC_GEN_EN_ALIGN                 0
#define TX_PI_COM_CONTROL_0_TX_PI_SSC_GEN_EN_BITS                  1
#define TX_PI_COM_CONTROL_0_TX_PI_SSC_GEN_EN_SHIFT                 5

/* TX_PI_COM :: CONTROL_0 :: tx_pi_sj_gen_en [04:04] */
#define TX_PI_COM_CONTROL_0_TX_PI_SJ_GEN_EN_MASK                   0x0010
#define TX_PI_COM_CONTROL_0_TX_PI_SJ_GEN_EN_ALIGN                  0
#define TX_PI_COM_CONTROL_0_TX_PI_SJ_GEN_EN_BITS                   1
#define TX_PI_COM_CONTROL_0_TX_PI_SJ_GEN_EN_SHIFT                  4

/* TX_PI_COM :: CONTROL_0 :: tx_pi_freq_override_en [03:03] */
#define TX_PI_COM_CONTROL_0_TX_PI_FREQ_OVERRIDE_EN_MASK            0x0008
#define TX_PI_COM_CONTROL_0_TX_PI_FREQ_OVERRIDE_EN_ALIGN           0
#define TX_PI_COM_CONTROL_0_TX_PI_FREQ_OVERRIDE_EN_BITS            1
#define TX_PI_COM_CONTROL_0_TX_PI_FREQ_OVERRIDE_EN_SHIFT           3

/* TX_PI_COM :: CONTROL_0 :: tx_pi_ext_ctrl_en [02:02] */
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_CTRL_EN_MASK                 0x0004
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_CTRL_EN_ALIGN                0
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_CTRL_EN_BITS                 1
#define TX_PI_COM_CONTROL_0_TX_PI_EXT_CTRL_EN_SHIFT                2

/* TX_PI_COM :: CONTROL_0 :: tx_pi_jitter_filter_en [01:01] */
#define TX_PI_COM_CONTROL_0_TX_PI_JITTER_FILTER_EN_MASK            0x0002
#define TX_PI_COM_CONTROL_0_TX_PI_JITTER_FILTER_EN_ALIGN           0
#define TX_PI_COM_CONTROL_0_TX_PI_JITTER_FILTER_EN_BITS            1
#define TX_PI_COM_CONTROL_0_TX_PI_JITTER_FILTER_EN_SHIFT           1

/* TX_PI_COM :: CONTROL_0 :: tx_pi_en [00:00] */
#define TX_PI_COM_CONTROL_0_TX_PI_EN_MASK                          0x0001
#define TX_PI_COM_CONTROL_0_TX_PI_EN_ALIGN                         0
#define TX_PI_COM_CONTROL_0_TX_PI_EN_BITS                          1
#define TX_PI_COM_CONTROL_0_TX_PI_EN_SHIFT                         0


/****************************************************************************
 * TX_PI_COM :: CONTROL_1
 */
/* TX_PI_COM :: CONTROL_1 :: reserved0 [15:15] */
#define TX_PI_COM_CONTROL_1_RESERVED0_MASK                         0x8000
#define TX_PI_COM_CONTROL_1_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_1_RESERVED0_BITS                         1
#define TX_PI_COM_CONTROL_1_RESERVED0_SHIFT                        15

/* TX_PI_COM :: CONTROL_1 :: tx_pi_freq_override_val [14:00] */
#define TX_PI_COM_CONTROL_1_TX_PI_FREQ_OVERRIDE_VAL_MASK           0x7fff
#define TX_PI_COM_CONTROL_1_TX_PI_FREQ_OVERRIDE_VAL_ALIGN          0
#define TX_PI_COM_CONTROL_1_TX_PI_FREQ_OVERRIDE_VAL_BITS           15
#define TX_PI_COM_CONTROL_1_TX_PI_FREQ_OVERRIDE_VAL_SHIFT          0


/****************************************************************************
 * TX_PI_COM :: CONTROL_2
 */
/* TX_PI_COM :: CONTROL_2 :: reserved0 [15:14] */
#define TX_PI_COM_CONTROL_2_RESERVED0_MASK                         0xc000
#define TX_PI_COM_CONTROL_2_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_2_RESERVED0_BITS                         2
#define TX_PI_COM_CONTROL_2_RESERVED0_SHIFT                        14

/* TX_PI_COM :: CONTROL_2 :: tx_pi_jit_amp [13:08] */
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_AMP_MASK                     0x3f00
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_AMP_ALIGN                    0
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_AMP_BITS                     6
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_AMP_SHIFT                    8

/* TX_PI_COM :: CONTROL_2 :: reserved1 [07:06] */
#define TX_PI_COM_CONTROL_2_RESERVED1_MASK                         0x00c0
#define TX_PI_COM_CONTROL_2_RESERVED1_ALIGN                        0
#define TX_PI_COM_CONTROL_2_RESERVED1_BITS                         2
#define TX_PI_COM_CONTROL_2_RESERVED1_SHIFT                        6

/* TX_PI_COM :: CONTROL_2 :: tx_pi_jit_freq_idx [05:00] */
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_FREQ_IDX_MASK                0x003f
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_FREQ_IDX_ALIGN               0
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_FREQ_IDX_BITS                6
#define TX_PI_COM_CONTROL_2_TX_PI_JIT_FREQ_IDX_SHIFT               0


/****************************************************************************
 * TX_PI_COM :: CONTROL_3
 */
/* TX_PI_COM :: CONTROL_3 :: reserved0 [15:12] */
#define TX_PI_COM_CONTROL_3_RESERVED0_MASK                         0xf000
#define TX_PI_COM_CONTROL_3_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_3_RESERVED0_BITS                         4
#define TX_PI_COM_CONTROL_3_RESERVED0_SHIFT                        12

/* TX_PI_COM :: CONTROL_3 :: tx_pi_phase_step_num [11:08] */
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_NUM_MASK              0x0f00
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_NUM_ALIGN             0
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_NUM_BITS              4
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_NUM_SHIFT             8

/* TX_PI_COM :: CONTROL_3 :: reserved1 [07:05] */
#define TX_PI_COM_CONTROL_3_RESERVED1_MASK                         0x00e0
#define TX_PI_COM_CONTROL_3_RESERVED1_ALIGN                        0
#define TX_PI_COM_CONTROL_3_RESERVED1_BITS                         3
#define TX_PI_COM_CONTROL_3_RESERVED1_SHIFT                        5

/* TX_PI_COM :: CONTROL_3 :: tx_pi_phase_invert [04:04] */
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_INVERT_MASK                0x0010
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_INVERT_ALIGN               0
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_INVERT_BITS                1
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_INVERT_SHIFT               4

/* TX_PI_COM :: CONTROL_3 :: reserved2 [03:03] */
#define TX_PI_COM_CONTROL_3_RESERVED2_MASK                         0x0008
#define TX_PI_COM_CONTROL_3_RESERVED2_ALIGN                        0
#define TX_PI_COM_CONTROL_3_RESERVED2_BITS                         1
#define TX_PI_COM_CONTROL_3_RESERVED2_SHIFT                        3

/* TX_PI_COM :: CONTROL_3 :: tx_pi_phase_step_dir [02:02] */
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_DIR_MASK              0x0004
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_DIR_ALIGN             0
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_DIR_BITS              1
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STEP_DIR_SHIFT             2

/* TX_PI_COM :: CONTROL_3 :: tx_pi_phase_strobe [01:01] */
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STROBE_MASK                0x0002
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STROBE_ALIGN               0
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STROBE_BITS                1
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_STROBE_SHIFT               1

/* TX_PI_COM :: CONTROL_3 :: tx_pi_phase_override [00:00] */
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_OVERRIDE_MASK              0x0001
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_OVERRIDE_ALIGN             0
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_OVERRIDE_BITS              1
#define TX_PI_COM_CONTROL_3_TX_PI_PHASE_OVERRIDE_SHIFT             0


/****************************************************************************
 * TX_PI_COM :: CONTROL_4
 */
/* TX_PI_COM :: CONTROL_4 :: reserved0 [15:06] */
#define TX_PI_COM_CONTROL_4_RESERVED0_MASK                         0xffc0
#define TX_PI_COM_CONTROL_4_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_4_RESERVED0_BITS                         10
#define TX_PI_COM_CONTROL_4_RESERVED0_SHIFT                        6

/* TX_PI_COM :: CONTROL_4 :: tx_pi_frc_phase_step_mux_sel [05:05] */
#define TX_PI_COM_CONTROL_4_TX_PI_FRC_PHASE_STEP_MUX_SEL_MASK      0x0020
#define TX_PI_COM_CONTROL_4_TX_PI_FRC_PHASE_STEP_MUX_SEL_ALIGN     0
#define TX_PI_COM_CONTROL_4_TX_PI_FRC_PHASE_STEP_MUX_SEL_BITS      1
#define TX_PI_COM_CONTROL_4_TX_PI_FRC_PHASE_STEP_MUX_SEL_SHIFT     5

/* TX_PI_COM :: CONTROL_4 :: tx_pi_rmt_lpbk_bypass_flt [04:04] */
#define TX_PI_COM_CONTROL_4_TX_PI_RMT_LPBK_BYPASS_FLT_MASK         0x0010
#define TX_PI_COM_CONTROL_4_TX_PI_RMT_LPBK_BYPASS_FLT_ALIGN        0
#define TX_PI_COM_CONTROL_4_TX_PI_RMT_LPBK_BYPASS_FLT_BITS         1
#define TX_PI_COM_CONTROL_4_TX_PI_RMT_LPBK_BYPASS_FLT_SHIFT        4

/* TX_PI_COM :: CONTROL_4 :: tx_pi_reset_code_dbg [03:03] */
#define TX_PI_COM_CONTROL_4_TX_PI_RESET_CODE_DBG_MASK              0x0008
#define TX_PI_COM_CONTROL_4_TX_PI_RESET_CODE_DBG_ALIGN             0
#define TX_PI_COM_CONTROL_4_TX_PI_RESET_CODE_DBG_BITS              1
#define TX_PI_COM_CONTROL_4_TX_PI_RESET_CODE_DBG_SHIFT             3

/* TX_PI_COM :: CONTROL_4 :: tx_pi_frz_mode [02:02] */
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_MODE_MASK                    0x0004
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_MODE_ALIGN                   0
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_MODE_BITS                    1
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_MODE_SHIFT                   2

/* TX_PI_COM :: CONTROL_4 :: tx_pi_frz_frc_val [01:01] */
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_VAL_MASK                 0x0002
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_VAL_ALIGN                0
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_VAL_BITS                 1
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_VAL_SHIFT                1

/* TX_PI_COM :: CONTROL_4 :: tx_pi_frz_frc [00:00] */
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_MASK                     0x0001
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_ALIGN                    0
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_BITS                     1
#define TX_PI_COM_CONTROL_4_TX_PI_FRZ_FRC_SHIFT                    0


/****************************************************************************
 * TX_PI_COM :: CONTROL_6
 */
/* TX_PI_COM :: CONTROL_6 :: reserved0 [15:09] */
#define TX_PI_COM_CONTROL_6_RESERVED0_MASK                         0xfe00
#define TX_PI_COM_CONTROL_6_RESERVED0_ALIGN                        0
#define TX_PI_COM_CONTROL_6_RESERVED0_BITS                         7
#define TX_PI_COM_CONTROL_6_RESERVED0_SHIFT                        9

/* TX_PI_COM :: CONTROL_6 :: tx_pi_lane_sel_frc [08:08] */
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_MASK                0x0100
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_ALIGN               0
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_BITS                1
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_SHIFT               8

/* TX_PI_COM :: CONTROL_6 :: reserved1 [07:05] */
#define TX_PI_COM_CONTROL_6_RESERVED1_MASK                         0x00e0
#define TX_PI_COM_CONTROL_6_RESERVED1_ALIGN                        0
#define TX_PI_COM_CONTROL_6_RESERVED1_BITS                         3
#define TX_PI_COM_CONTROL_6_RESERVED1_SHIFT                        5

/* TX_PI_COM :: CONTROL_6 :: tx_pi_lane_sel_frc_val [04:00] */
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_VAL_MASK            0x001f
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_VAL_ALIGN           0
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_VAL_BITS            5
#define TX_PI_COM_CONTROL_6_TX_PI_LANE_SEL_FRC_VAL_SHIFT           0


/****************************************************************************
 * TX_PI_COM :: STATUS_0
 */
/* TX_PI_COM :: STATUS_0 :: reserved0 [15:07] */
#define TX_PI_COM_STATUS_0_RESERVED0_MASK                          0xff80
#define TX_PI_COM_STATUS_0_RESERVED0_ALIGN                         0
#define TX_PI_COM_STATUS_0_RESERVED0_BITS                          9
#define TX_PI_COM_STATUS_0_RESERVED0_SHIFT                         7

/* TX_PI_COM :: STATUS_0 :: tx_pi_phase_cntr [06:00] */
#define TX_PI_COM_STATUS_0_TX_PI_PHASE_CNTR_MASK                   0x007f
#define TX_PI_COM_STATUS_0_TX_PI_PHASE_CNTR_ALIGN                  0
#define TX_PI_COM_STATUS_0_TX_PI_PHASE_CNTR_BITS                   7
#define TX_PI_COM_STATUS_0_TX_PI_PHASE_CNTR_SHIFT                  0


/****************************************************************************
 * TX_PI_COM :: STATUS_1
 */
/* TX_PI_COM :: STATUS_1 :: reserved0 [15:14] */
#define TX_PI_COM_STATUS_1_RESERVED0_MASK                          0xc000
#define TX_PI_COM_STATUS_1_RESERVED0_ALIGN                         0
#define TX_PI_COM_STATUS_1_RESERVED0_BITS                          2
#define TX_PI_COM_STATUS_1_RESERVED0_SHIFT                         14

/* TX_PI_COM :: STATUS_1 :: tx_pi_integ1_reg [13:00] */
#define TX_PI_COM_STATUS_1_TX_PI_INTEG1_REG_MASK                   0x3fff
#define TX_PI_COM_STATUS_1_TX_PI_INTEG1_REG_ALIGN                  0
#define TX_PI_COM_STATUS_1_TX_PI_INTEG1_REG_BITS                   14
#define TX_PI_COM_STATUS_1_TX_PI_INTEG1_REG_SHIFT                  0


/****************************************************************************
 * TX_PI_COM :: STATUS_2
 */
/* TX_PI_COM :: STATUS_2 :: reserved0 [15:15] */
#define TX_PI_COM_STATUS_2_RESERVED0_MASK                          0x8000
#define TX_PI_COM_STATUS_2_RESERVED0_ALIGN                         0
#define TX_PI_COM_STATUS_2_RESERVED0_BITS                          1
#define TX_PI_COM_STATUS_2_RESERVED0_SHIFT                         15

/* TX_PI_COM :: STATUS_2 :: tx_pi_integ2_reg [14:00] */
#define TX_PI_COM_STATUS_2_TX_PI_INTEG2_REG_MASK                   0x7fff
#define TX_PI_COM_STATUS_2_TX_PI_INTEG2_REG_ALIGN                  0
#define TX_PI_COM_STATUS_2_TX_PI_INTEG2_REG_BITS                   15
#define TX_PI_COM_STATUS_2_TX_PI_INTEG2_REG_SHIFT                  0


/****************************************************************************
 * TX_PI_COM :: STATUS_3
 */
/* TX_PI_COM :: STATUS_3 :: reserved0 [15:06] */
#define TX_PI_COM_STATUS_3_RESERVED0_MASK                          0xffc0
#define TX_PI_COM_STATUS_3_RESERVED0_ALIGN                         0
#define TX_PI_COM_STATUS_3_RESERVED0_BITS                          10
#define TX_PI_COM_STATUS_3_RESERVED0_SHIFT                         6

/* TX_PI_COM :: STATUS_3 :: tx_pi_phase_err [05:00] */
#define TX_PI_COM_STATUS_3_TX_PI_PHASE_ERR_MASK                    0x003f
#define TX_PI_COM_STATUS_3_TX_PI_PHASE_ERR_ALIGN                   0
#define TX_PI_COM_STATUS_3_TX_PI_PHASE_ERR_BITS                    6
#define TX_PI_COM_STATUS_3_TX_PI_PHASE_ERR_SHIFT                   0


/****************************************************************************
 * eagle_tsc_ckrst_ctrl_blk_CKRST_CTRL
 */
/****************************************************************************
 * CKRST_CTRL :: OSR_MODE_CONTROL
 */
/* CKRST_CTRL :: OSR_MODE_CONTROL :: osr_mode_frc [15:15] */
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_MASK              0x8000
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_ALIGN             0
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_BITS              1
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_SHIFT             15

/* CKRST_CTRL :: OSR_MODE_CONTROL :: reserved0 [14:04] */
#define CKRST_CTRL_OSR_MODE_CONTROL_RESERVED0_MASK                 0x7ff0
#define CKRST_CTRL_OSR_MODE_CONTROL_RESERVED0_ALIGN                0
#define CKRST_CTRL_OSR_MODE_CONTROL_RESERVED0_BITS                 11
#define CKRST_CTRL_OSR_MODE_CONTROL_RESERVED0_SHIFT                4

/* CKRST_CTRL :: OSR_MODE_CONTROL :: osr_mode_frc_val [03:00] */
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_VAL_MASK          0x000f
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_VAL_ALIGN         0
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_VAL_BITS          4
#define CKRST_CTRL_OSR_MODE_CONTROL_OSR_MODE_FRC_VAL_SHIFT         0


/****************************************************************************
 * CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL
 */
/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: reserved0 [15:05] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED0_MASK 0xffe0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED0_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED0_BITS 11
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED0_SHIFT 5

/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: afe_sigdet_pwrdn [04:04] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_AFE_SIGDET_PWRDN_MASK 0x0010
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_AFE_SIGDET_PWRDN_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_AFE_SIGDET_PWRDN_BITS 1
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_AFE_SIGDET_PWRDN_SHIFT 4

/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: ln_tx_s_pwrdn [03:03] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_TX_S_PWRDN_MASK 0x0008
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_TX_S_PWRDN_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_TX_S_PWRDN_BITS 1
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_TX_S_PWRDN_SHIFT 3

/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: ln_rx_s_pwrdn [02:02] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_RX_S_PWRDN_MASK 0x0004
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_RX_S_PWRDN_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_RX_S_PWRDN_BITS 1
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_RX_S_PWRDN_SHIFT 2

/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: ln_dp_s_rstb [01:01] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_DP_S_RSTB_MASK 0x0002
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_DP_S_RSTB_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_DP_S_RSTB_BITS 1
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_LN_DP_S_RSTB_SHIFT 1

/* CKRST_CTRL :: LANE_CLK_RESET_N_POWERDOWN_CONTROL :: reserved1 [00:00] */
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED1_MASK 0x0001
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED1_ALIGN 0
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED1_BITS 1
#define CKRST_CTRL_LANE_CLK_RESET_N_POWERDOWN_CONTROL_RESERVED1_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL
 */
/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: reserved0 [15:08] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_RESERVED0_MASK 0xff00
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_RESERVED0_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_RESERVED0_BITS 8
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_RESERVED0_SHIFT 8

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_tx_reset_frc_val [07:07] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_VAL_MASK 0x0080
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_VAL_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_VAL_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_VAL_SHIFT 7

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_tx_reset_frc [06:06] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_MASK 0x0040
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_RESET_FRC_SHIFT 6

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_tx_pwrdn_frc_val [05:05] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_VAL_MASK 0x0020
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_VAL_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_VAL_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_VAL_SHIFT 5

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_tx_pwrdn_frc [04:04] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_MASK 0x0010
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_TX_PWRDN_FRC_SHIFT 4

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_rx_reset_frc_val [03:03] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_VAL_MASK 0x0008
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_VAL_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_VAL_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_VAL_SHIFT 3

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_rx_reset_frc [02:02] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_MASK 0x0004
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_RESET_FRC_SHIFT 2

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_rx_pwrdn_frc_val [01:01] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_VAL_MASK 0x0002
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_VAL_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_VAL_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_VAL_SHIFT 1

/* CKRST_CTRL :: LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL :: afe_rx_pwrdn_frc [00:00] */
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_MASK 0x0001
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_ALIGN 0
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_BITS 1
#define CKRST_CTRL_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL_AFE_RX_PWRDN_FRC_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL
 */
/* CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL :: reserved0 [15:04] */
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_RESERVED0_MASK 0xfff0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_RESERVED0_ALIGN 0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_RESERVED0_BITS 12
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_RESERVED0_SHIFT 4

/* CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL :: pmd_ln_tx_h_pwrdn_pkill [03:03] */
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_TX_H_PWRDN_PKILL_MASK 0x0008
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_TX_H_PWRDN_PKILL_ALIGN 0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_TX_H_PWRDN_PKILL_BITS 1
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_TX_H_PWRDN_PKILL_SHIFT 3

/* CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL :: pmd_ln_rx_h_pwrdn_pkill [02:02] */
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_RX_H_PWRDN_PKILL_MASK 0x0004
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_RX_H_PWRDN_PKILL_ALIGN 0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_RX_H_PWRDN_PKILL_BITS 1
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_RX_H_PWRDN_PKILL_SHIFT 2

/* CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL :: pmd_ln_dp_h_rstb_pkill [01:01] */
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_DP_H_RSTB_PKILL_MASK 0x0002
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_DP_H_RSTB_PKILL_ALIGN 0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_DP_H_RSTB_PKILL_BITS 1
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_DP_H_RSTB_PKILL_SHIFT 1

/* CKRST_CTRL :: LANE_RESET_N_PWRDN_PIN_KILL_CONTROL :: pmd_ln_h_rstb_pkill [00:00] */
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_H_RSTB_PKILL_MASK 0x0001
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_H_RSTB_PKILL_ALIGN 0
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_H_RSTB_PKILL_BITS 1
#define CKRST_CTRL_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL_PMD_LN_H_RSTB_PKILL_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL
 */
/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: reserved0 [15:10] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED0_MASK         0xfc00
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED0_ALIGN        0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED0_BITS         6
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED0_SHIFT        10

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: ln_tx_dp_s_rstb [09:09] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_DP_S_RSTB_MASK   0x0200
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_DP_S_RSTB_ALIGN  0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_DP_S_RSTB_BITS   1
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_DP_S_RSTB_SHIFT  9

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: ln_tx_s_rstb [08:08] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_S_RSTB_MASK      0x0100
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_S_RSTB_ALIGN     0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_S_RSTB_BITS      1
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_TX_S_RSTB_SHIFT     8

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: reserved1 [07:03] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED1_MASK         0x00f8
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED1_ALIGN        0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED1_BITS         5
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_RESERVED1_SHIFT        3

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: sigdet_dp_rstb_en [02:02] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_SIGDET_DP_RSTB_EN_MASK 0x0004
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_SIGDET_DP_RSTB_EN_ALIGN 0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_SIGDET_DP_RSTB_EN_BITS 1
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_SIGDET_DP_RSTB_EN_SHIFT 2

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: ln_rx_dp_s_rstb [01:01] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_DP_S_RSTB_MASK   0x0002
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_DP_S_RSTB_ALIGN  0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_DP_S_RSTB_BITS   1
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_DP_S_RSTB_SHIFT  1

/* CKRST_CTRL :: LANE_DEBUG_RESET_CONTROL :: ln_rx_s_rstb [00:00] */
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_S_RSTB_MASK      0x0001
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_S_RSTB_ALIGN     0
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_S_RSTB_BITS      1
#define CKRST_CTRL_LANE_DEBUG_RESET_CONTROL_LN_RX_S_RSTB_SHIFT     0


/****************************************************************************
 * CKRST_CTRL :: UC_ACK_LANE_CONTROL
 */
/* CKRST_CTRL :: UC_ACK_LANE_CONTROL :: reserved0 [15:02] */
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_RESERVED0_MASK              0xfffc
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_RESERVED0_ALIGN             0
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_RESERVED0_BITS              14
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_RESERVED0_SHIFT             2

/* CKRST_CTRL :: UC_ACK_LANE_CONTROL :: uc_ack_lane_dp_reset [01:01] */
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_DP_RESET_MASK   0x0002
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_DP_RESET_ALIGN  0
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_DP_RESET_BITS   1
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_DP_RESET_SHIFT  1

/* CKRST_CTRL :: UC_ACK_LANE_CONTROL :: uc_ack_lane_cfg_done [00:00] */
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_CFG_DONE_MASK   0x0001
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_CFG_DONE_ALIGN  0
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_CFG_DONE_BITS   1
#define CKRST_CTRL_UC_ACK_LANE_CONTROL_UC_ACK_LANE_CFG_DONE_SHIFT  0


/****************************************************************************
 * CKRST_CTRL :: LANE_REG_RESET_OCCURRED_CONTROL
 */
/* CKRST_CTRL :: LANE_REG_RESET_OCCURRED_CONTROL :: reserved0 [15:01] */
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_RESERVED0_MASK  0xfffe
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_RESERVED0_ALIGN 0
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_RESERVED0_BITS  15
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_RESERVED0_SHIFT 1

/* CKRST_CTRL :: LANE_REG_RESET_OCCURRED_CONTROL :: lane_reg_reset_occurred [00:00] */
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_LANE_REG_RESET_OCCURRED_MASK 0x0001
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_LANE_REG_RESET_OCCURRED_ALIGN 0
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_LANE_REG_RESET_OCCURRED_BITS 1
#define CKRST_CTRL_LANE_REG_RESET_OCCURRED_CONTROL_LANE_REG_RESET_OCCURRED_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL
 */
/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: reserved0 [15:05] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_RESERVED0_MASK      0xffe0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_RESERVED0_ALIGN     0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_RESERVED0_BITS      11
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_RESERVED0_SHIFT     5

/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: pmd_rx_clk_vld_frc_val [04:04] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_VAL_MASK 0x0010
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_VAL_ALIGN 0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_VAL_BITS 1
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_VAL_SHIFT 4

/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: pmd_rx_clk_vld_frc [03:03] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_MASK 0x0008
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_ALIGN 0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_BITS 1
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_PMD_RX_CLK_VLD_FRC_SHIFT 3

/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: ln_rx_s_comclk_frc_on [02:02] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_FRC_ON_MASK 0x0004
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_FRC_ON_ALIGN 0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_FRC_ON_BITS 1
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_FRC_ON_SHIFT 2

/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: ln_rx_s_comclk_sel [01:01] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_SEL_MASK 0x0002
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_SEL_ALIGN 0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_SEL_BITS 1
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_COMCLK_SEL_SHIFT 1

/* CKRST_CTRL :: CLOCK_N_RESET_DEBUG_CONTROL :: ln_rx_s_clkgate_frc_on [00:00] */
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_CLKGATE_FRC_ON_MASK 0x0001
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_CLKGATE_FRC_ON_ALIGN 0
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_CLKGATE_FRC_ON_BITS 1
#define CKRST_CTRL_CLOCK_N_RESET_DEBUG_CONTROL_LN_RX_S_CLKGATE_FRC_ON_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: PMD_LANE_MODE_STATUS
 */
/* CKRST_CTRL :: PMD_LANE_MODE_STATUS :: pmd_lane_mode [15:00] */
#define CKRST_CTRL_PMD_LANE_MODE_STATUS_PMD_LANE_MODE_MASK         0xffff
#define CKRST_CTRL_PMD_LANE_MODE_STATUS_PMD_LANE_MODE_ALIGN        0
#define CKRST_CTRL_PMD_LANE_MODE_STATUS_PMD_LANE_MODE_BITS         16
#define CKRST_CTRL_PMD_LANE_MODE_STATUS_PMD_LANE_MODE_SHIFT        0


/****************************************************************************
 * CKRST_CTRL :: LANE_DP_RESET_STATE_STATUS
 */
/* CKRST_CTRL :: LANE_DP_RESET_STATE_STATUS :: reserved0 [15:03] */
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_RESERVED0_MASK       0xfff8
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_RESERVED0_ALIGN      0
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_RESERVED0_BITS       13
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_RESERVED0_SHIFT      3

/* CKRST_CTRL :: LANE_DP_RESET_STATE_STATUS :: lane_dp_reset_state [02:00] */
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_LANE_DP_RESET_STATE_MASK 0x0007
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_LANE_DP_RESET_STATE_ALIGN 0
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_LANE_DP_RESET_STATE_BITS 3
#define CKRST_CTRL_LANE_DP_RESET_STATE_STATUS_LANE_DP_RESET_STATE_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: LANE_MULTICAST_MASK_CONTROL
 */
/* CKRST_CTRL :: LANE_MULTICAST_MASK_CONTROL :: reserved0 [15:01] */
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_RESERVED0_MASK      0xfffe
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_RESERVED0_ALIGN     0
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_RESERVED0_BITS      15
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_RESERVED0_SHIFT     1

/* CKRST_CTRL :: LANE_MULTICAST_MASK_CONTROL :: lane_multicast_mask_control [00:00] */
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_LANE_MULTICAST_MASK_CONTROL_MASK 0x0001
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_LANE_MULTICAST_MASK_CONTROL_ALIGN 0
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_LANE_MULTICAST_MASK_CONTROL_BITS 1
#define CKRST_CTRL_LANE_MULTICAST_MASK_CONTROL_LANE_MULTICAST_MASK_CONTROL_SHIFT 0


/****************************************************************************
 * CKRST_CTRL :: OSR_MODE_STATUS
 */
/* CKRST_CTRL :: OSR_MODE_STATUS :: reserved0 [15:04] */
#define CKRST_CTRL_OSR_MODE_STATUS_RESERVED0_MASK                  0xfff0
#define CKRST_CTRL_OSR_MODE_STATUS_RESERVED0_ALIGN                 0
#define CKRST_CTRL_OSR_MODE_STATUS_RESERVED0_BITS                  12
#define CKRST_CTRL_OSR_MODE_STATUS_RESERVED0_SHIFT                 4

/* CKRST_CTRL :: OSR_MODE_STATUS :: osr_mode [03:00] */
#define CKRST_CTRL_OSR_MODE_STATUS_OSR_MODE_MASK                   0x000f
#define CKRST_CTRL_OSR_MODE_STATUS_OSR_MODE_ALIGN                  0
#define CKRST_CTRL_OSR_MODE_STATUS_OSR_MODE_BITS                   4
#define CKRST_CTRL_OSR_MODE_STATUS_OSR_MODE_SHIFT                  0


/****************************************************************************
 * CKRST_CTRL :: OSR_MODE_PIN_STATUS
 */
/* CKRST_CTRL :: OSR_MODE_PIN_STATUS :: reserved0 [15:04] */
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_RESERVED0_MASK              0xfff0
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_RESERVED0_ALIGN             0
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_RESERVED0_BITS              12
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_RESERVED0_SHIFT             4

/* CKRST_CTRL :: OSR_MODE_PIN_STATUS :: osr_mode_pin [03:00] */
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_OSR_MODE_PIN_MASK           0x000f
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_OSR_MODE_PIN_ALIGN          0
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_OSR_MODE_PIN_BITS           4
#define CKRST_CTRL_OSR_MODE_PIN_STATUS_OSR_MODE_PIN_SHIFT          0


/****************************************************************************
 * CKRST_CTRL :: LN_S_RSTB_CONTROL
 */
/* CKRST_CTRL :: LN_S_RSTB_CONTROL :: reserved0 [15:01] */
#define CKRST_CTRL_LN_S_RSTB_CONTROL_RESERVED0_MASK                0xfffe
#define CKRST_CTRL_LN_S_RSTB_CONTROL_RESERVED0_ALIGN               0
#define CKRST_CTRL_LN_S_RSTB_CONTROL_RESERVED0_BITS                15
#define CKRST_CTRL_LN_S_RSTB_CONTROL_RESERVED0_SHIFT               1

/* CKRST_CTRL :: LN_S_RSTB_CONTROL :: ln_s_rstb [00:00] */
#define CKRST_CTRL_LN_S_RSTB_CONTROL_LN_S_RSTB_MASK                0x0001
#define CKRST_CTRL_LN_S_RSTB_CONTROL_LN_S_RSTB_ALIGN               0
#define CKRST_CTRL_LN_S_RSTB_CONTROL_LN_S_RSTB_BITS                1
#define CKRST_CTRL_LN_S_RSTB_CONTROL_LN_S_RSTB_SHIFT               0


/****************************************************************************
 * eagle_tsc_ams_blk_AMS_RX
 */
/****************************************************************************
 * AMS_RX :: CONTROL_0
 */
/* AMS_RX :: CONTROL_0 :: ams_rx_imod_commonmode [15:15] */
#define AMS_RX_CONTROL_0_AMS_RX_IMOD_COMMONMODE_MASK               0x8000
#define AMS_RX_CONTROL_0_AMS_RX_IMOD_COMMONMODE_ALIGN              0
#define AMS_RX_CONTROL_0_AMS_RX_IMOD_COMMONMODE_BITS               1
#define AMS_RX_CONTROL_0_AMS_RX_IMOD_COMMONMODE_SHIFT              15

/* AMS_RX :: CONTROL_0 :: ams_rx_imin_commonmode [14:14] */
#define AMS_RX_CONTROL_0_AMS_RX_IMIN_COMMONMODE_MASK               0x4000
#define AMS_RX_CONTROL_0_AMS_RX_IMIN_COMMONMODE_ALIGN              0
#define AMS_RX_CONTROL_0_AMS_RX_IMIN_COMMONMODE_BITS               1
#define AMS_RX_CONTROL_0_AMS_RX_IMIN_COMMONMODE_SHIFT              14

/* AMS_RX :: CONTROL_0 :: ams_rx_en_10gmode [13:13] */
#define AMS_RX_CONTROL_0_AMS_RX_EN_10GMODE_MASK                    0x2000
#define AMS_RX_CONTROL_0_AMS_RX_EN_10GMODE_ALIGN                   0
#define AMS_RX_CONTROL_0_AMS_RX_EN_10GMODE_BITS                    1
#define AMS_RX_CONTROL_0_AMS_RX_EN_10GMODE_SHIFT                   13

/* AMS_RX :: CONTROL_0 :: ams_rx_dc_couple [12:12] */
#define AMS_RX_CONTROL_0_AMS_RX_DC_COUPLE_MASK                     0x1000
#define AMS_RX_CONTROL_0_AMS_RX_DC_COUPLE_ALIGN                    0
#define AMS_RX_CONTROL_0_AMS_RX_DC_COUPLE_BITS                     1
#define AMS_RX_CONTROL_0_AMS_RX_DC_COUPLE_SHIFT                    12

/* AMS_RX :: CONTROL_0 :: ams_rx_vga_bw_extension [11:11] */
#define AMS_RX_CONTROL_0_AMS_RX_VGA_BW_EXTENSION_MASK              0x0800
#define AMS_RX_CONTROL_0_AMS_RX_VGA_BW_EXTENSION_ALIGN             0
#define AMS_RX_CONTROL_0_AMS_RX_VGA_BW_EXTENSION_BITS              1
#define AMS_RX_CONTROL_0_AMS_RX_VGA_BW_EXTENSION_SHIFT             11

/* AMS_RX :: CONTROL_0 :: ams_rx_sigdet_low_power [10:10] */
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_LOW_POWER_MASK              0x0400
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_LOW_POWER_ALIGN             0
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_LOW_POWER_BITS              1
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_LOW_POWER_SHIFT             10

/* AMS_RX :: CONTROL_0 :: ams_rx_sigdet_bypass [09:09] */
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_BYPASS_MASK                 0x0200
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_BYPASS_ALIGN                0
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_BYPASS_BITS                 1
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_BYPASS_SHIFT                9

/* AMS_RX :: CONTROL_0 :: ams_rx_tport_en [08:08] */
#define AMS_RX_CONTROL_0_AMS_RX_TPORT_EN_MASK                      0x0100
#define AMS_RX_CONTROL_0_AMS_RX_TPORT_EN_ALIGN                     0
#define AMS_RX_CONTROL_0_AMS_RX_TPORT_EN_BITS                      1
#define AMS_RX_CONTROL_0_AMS_RX_TPORT_EN_SHIFT                     8

/* AMS_RX :: CONTROL_0 :: ams_rx_vga_output_idle [07:07] */
#define AMS_RX_CONTROL_0_AMS_RX_VGA_OUTPUT_IDLE_MASK               0x0080
#define AMS_RX_CONTROL_0_AMS_RX_VGA_OUTPUT_IDLE_ALIGN              0
#define AMS_RX_CONTROL_0_AMS_RX_VGA_OUTPUT_IDLE_BITS               1
#define AMS_RX_CONTROL_0_AMS_RX_VGA_OUTPUT_IDLE_SHIFT              7

/* AMS_RX :: CONTROL_0 :: ams_rx_sig_pwrdn [06:06] */
#define AMS_RX_CONTROL_0_AMS_RX_SIG_PWRDN_MASK                     0x0040
#define AMS_RX_CONTROL_0_AMS_RX_SIG_PWRDN_ALIGN                    0
#define AMS_RX_CONTROL_0_AMS_RX_SIG_PWRDN_BITS                     1
#define AMS_RX_CONTROL_0_AMS_RX_SIG_PWRDN_SHIFT                    6

/* AMS_RX :: CONTROL_0 :: ams_rx_sigdet_threshold [05:03] */
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_THRESHOLD_MASK              0x0038
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_THRESHOLD_ALIGN             0
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_THRESHOLD_BITS              3
#define AMS_RX_CONTROL_0_AMS_RX_SIGDET_THRESHOLD_SHIFT             3

/* AMS_RX :: CONTROL_0 :: ams_rx_phase_int_ampl_ctrl [02:02] */
#define AMS_RX_CONTROL_0_AMS_RX_PHASE_INT_AMPL_CTRL_MASK           0x0004
#define AMS_RX_CONTROL_0_AMS_RX_PHASE_INT_AMPL_CTRL_ALIGN          0
#define AMS_RX_CONTROL_0_AMS_RX_PHASE_INT_AMPL_CTRL_BITS           1
#define AMS_RX_CONTROL_0_AMS_RX_PHASE_INT_AMPL_CTRL_SHIFT          2

/* AMS_RX :: CONTROL_0 :: ams_rx_sel_dfeckdelay [01:00] */
#define AMS_RX_CONTROL_0_AMS_RX_SEL_DFECKDELAY_MASK                0x0003
#define AMS_RX_CONTROL_0_AMS_RX_SEL_DFECKDELAY_ALIGN               0
#define AMS_RX_CONTROL_0_AMS_RX_SEL_DFECKDELAY_BITS                2
#define AMS_RX_CONTROL_0_AMS_RX_SEL_DFECKDELAY_SHIFT               0


/****************************************************************************
 * AMS_RX :: CONTROL_1
 */
/* AMS_RX :: CONTROL_1 :: ams_rx_imax_ctat [15:15] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_CTAT_MASK                     0x8000
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_CTAT_ALIGN                    0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_CTAT_BITS                     1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_CTAT_SHIFT                    15

/* AMS_RX :: CONTROL_1 :: ams_rx_imode_ctat [14:14] */
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_CTAT_MASK                    0x4000
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_CTAT_ALIGN                   0
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_CTAT_BITS                    1
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_CTAT_SHIFT                   14

/* AMS_RX :: CONTROL_1 :: ams_rx_imin_ctat [13:13] */
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_CTAT_MASK                     0x2000
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_CTAT_ALIGN                    0
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_CTAT_BITS                     1
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_CTAT_SHIFT                    13

/* AMS_RX :: CONTROL_1 :: ams_rx_imax_pf [12:12] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PF_MASK                       0x1000
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PF_ALIGN                      0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PF_BITS                       1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PF_SHIFT                      12

/* AMS_RX :: CONTROL_1 :: ams_rx_imode_pf [11:11] */
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PF_MASK                      0x0800
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PF_ALIGN                     0
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PF_BITS                      1
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PF_SHIFT                     11

/* AMS_RX :: CONTROL_1 :: ams_rx_imin_pf [10:10] */
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PF_MASK                       0x0400
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PF_ALIGN                      0
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PF_BITS                       1
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PF_SHIFT                      10

/* AMS_RX :: CONTROL_1 :: ams_rx_imax_dfe_summer [09:09] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_DFE_SUMMER_MASK               0x0200
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_DFE_SUMMER_ALIGN              0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_DFE_SUMMER_BITS               1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_DFE_SUMMER_SHIFT              9

/* AMS_RX :: CONTROL_1 :: ams_rx_imode_dfe_summer [08:08] */
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_DFE_SUMMER_MASK              0x0100
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_DFE_SUMMER_ALIGN             0
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_DFE_SUMMER_BITS              1
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_DFE_SUMMER_SHIFT             8

/* AMS_RX :: CONTROL_1 :: ams_rx_imin_dfe_summer [07:07] */
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_DFE_SUMMER_MASK               0x0080
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_DFE_SUMMER_ALIGN              0
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_DFE_SUMMER_BITS               1
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_DFE_SUMMER_SHIFT              7

/* AMS_RX :: CONTROL_1 :: ams_rx_imax_vga [06:06] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_VGA_MASK                      0x0040
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_VGA_ALIGN                     0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_VGA_BITS                      1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_VGA_SHIFT                     6

/* AMS_RX :: CONTROL_1 :: ams_rx_imode_vga [05:05] */
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_VGA_MASK                     0x0020
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_VGA_ALIGN                    0
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_VGA_BITS                     1
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_VGA_SHIFT                    5

/* AMS_RX :: CONTROL_1 :: ams_rx_imin_vga [04:04] */
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_VGA_MASK                      0x0010
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_VGA_ALIGN                     0
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_VGA_BITS                      1
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_VGA_SHIFT                     4

/* AMS_RX :: CONTROL_1 :: ams_rx_imax_phase_int [03:03] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PHASE_INT_MASK                0x0008
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PHASE_INT_ALIGN               0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PHASE_INT_BITS                1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_PHASE_INT_SHIFT               3

/* AMS_RX :: CONTROL_1 :: ams_rx_imode_phase_int [02:02] */
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PHASE_INT_MASK               0x0004
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PHASE_INT_ALIGN              0
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PHASE_INT_BITS               1
#define AMS_RX_CONTROL_1_AMS_RX_IMODE_PHASE_INT_SHIFT              2

/* AMS_RX :: CONTROL_1 :: ams_rx_imin_phase_int [01:01] */
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PHASE_INT_MASK                0x0002
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PHASE_INT_ALIGN               0
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PHASE_INT_BITS                1
#define AMS_RX_CONTROL_1_AMS_RX_IMIN_PHASE_INT_SHIFT               1

/* AMS_RX :: CONTROL_1 :: ams_rx_imax_commonmode [00:00] */
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_COMMONMODE_MASK               0x0001
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_COMMONMODE_ALIGN              0
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_COMMONMODE_BITS               1
#define AMS_RX_CONTROL_1_AMS_RX_IMAX_COMMONMODE_SHIFT              0


/****************************************************************************
 * AMS_RX :: CONTROL_2
 */
/* AMS_RX :: CONTROL_2 :: ams_rx_spare_47 [15:15] */
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_47_MASK                      0x8000
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_47_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_47_BITS                      1
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_47_SHIFT                     15

/* AMS_RX :: CONTROL_2 :: ams_rx_spare_46 [14:14] */
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_46_MASK                      0x4000
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_46_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_46_BITS                      1
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_46_SHIFT                     14

/* AMS_RX :: CONTROL_2 :: ams_rx_en_vcctrl [13:13] */
#define AMS_RX_CONTROL_2_AMS_RX_EN_VCCTRL_MASK                     0x2000
#define AMS_RX_CONTROL_2_AMS_RX_EN_VCCTRL_ALIGN                    0
#define AMS_RX_CONTROL_2_AMS_RX_EN_VCCTRL_BITS                     1
#define AMS_RX_CONTROL_2_AMS_RX_EN_VCCTRL_SHIFT                    13

/* AMS_RX :: CONTROL_2 :: ams_rx_sel_th4dfe [12:11] */
#define AMS_RX_CONTROL_2_AMS_RX_SEL_TH4DFE_MASK                    0x1800
#define AMS_RX_CONTROL_2_AMS_RX_SEL_TH4DFE_ALIGN                   0
#define AMS_RX_CONTROL_2_AMS_RX_SEL_TH4DFE_BITS                    2
#define AMS_RX_CONTROL_2_AMS_RX_SEL_TH4DFE_SHIFT                   11

/* AMS_RX :: CONTROL_2 :: ams_rx_sel_ugbw [10:09] */
#define AMS_RX_CONTROL_2_AMS_RX_SEL_UGBW_MASK                      0x0600
#define AMS_RX_CONTROL_2_AMS_RX_SEL_UGBW_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SEL_UGBW_BITS                      2
#define AMS_RX_CONTROL_2_AMS_RX_SEL_UGBW_SHIFT                     9

/* AMS_RX :: CONTROL_2 :: ams_rx_imax_dfe_tap_weight [08:08] */
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_DFE_TAP_WEIGHT_MASK           0x0100
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_DFE_TAP_WEIGHT_ALIGN          0
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_DFE_TAP_WEIGHT_BITS           1
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_DFE_TAP_WEIGHT_SHIFT          8

/* AMS_RX :: CONTROL_2 :: ams_rx_imode_dfe_tap_weight [07:07] */
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_DFE_TAP_WEIGHT_MASK          0x0080
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_DFE_TAP_WEIGHT_ALIGN         0
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_DFE_TAP_WEIGHT_BITS          1
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_DFE_TAP_WEIGHT_SHIFT         7

/* AMS_RX :: CONTROL_2 :: ams_rx_imin_dfe_tap_weight [06:06] */
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_DFE_TAP_WEIGHT_MASK           0x0040
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_DFE_TAP_WEIGHT_ALIGN          0
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_DFE_TAP_WEIGHT_BITS           1
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_DFE_TAP_WEIGHT_SHIFT          6

/* AMS_RX :: CONTROL_2 :: ams_rx_imax_slicer [05:05] */
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_SLICER_MASK                   0x0020
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_SLICER_ALIGN                  0
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_SLICER_BITS                   1
#define AMS_RX_CONTROL_2_AMS_RX_IMAX_SLICER_SHIFT                  5

/* AMS_RX :: CONTROL_2 :: ams_rx_imode_slicer [04:04] */
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_SLICER_MASK                  0x0010
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_SLICER_ALIGN                 0
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_SLICER_BITS                  1
#define AMS_RX_CONTROL_2_AMS_RX_IMODE_SLICER_SHIFT                 4

/* AMS_RX :: CONTROL_2 :: ams_rx_imin_slicer [03:03] */
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_SLICER_MASK                   0x0008
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_SLICER_ALIGN                  0
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_SLICER_BITS                   1
#define AMS_RX_CONTROL_2_AMS_RX_IMIN_SLICER_SHIFT                  3

/* AMS_RX :: CONTROL_2 :: ams_rx_spare_34 [02:02] */
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_34_MASK                      0x0004
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_34_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_34_BITS                      1
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_34_SHIFT                     2

/* AMS_RX :: CONTROL_2 :: ams_rx_spare_33 [01:01] */
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_33_MASK                      0x0002
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_33_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_33_BITS                      1
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_33_SHIFT                     1

/* AMS_RX :: CONTROL_2 :: ams_rx_spare_32 [00:00] */
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_32_MASK                      0x0001
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_32_ALIGN                     0
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_32_BITS                      1
#define AMS_RX_CONTROL_2_AMS_RX_SPARE_32_SHIFT                     0


/****************************************************************************
 * AMS_RX :: CONTROL_3
 */
/* AMS_RX :: CONTROL_3 :: ams_rx_spare_63 [15:15] */
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_63_MASK                      0x8000
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_63_ALIGN                     0
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_63_BITS                      1
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_63_SHIFT                     15

/* AMS_RX :: CONTROL_3 :: ams_rx_spare_62 [14:14] */
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_62_MASK                      0x4000
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_62_ALIGN                     0
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_62_BITS                      1
#define AMS_RX_CONTROL_3_AMS_RX_SPARE_62_SHIFT                     14

/* AMS_RX :: CONTROL_3 :: ams_rx_i1p25dfe [13:13] */
#define AMS_RX_CONTROL_3_AMS_RX_I1P25DFE_MASK                      0x2000
#define AMS_RX_CONTROL_3_AMS_RX_I1P25DFE_ALIGN                     0
#define AMS_RX_CONTROL_3_AMS_RX_I1P25DFE_BITS                      1
#define AMS_RX_CONTROL_3_AMS_RX_I1P25DFE_SHIFT                     13

/* AMS_RX :: CONTROL_3 :: ams_rx_i4deadzone [12:12] */
#define AMS_RX_CONTROL_3_AMS_RX_I4DEADZONE_MASK                    0x1000
#define AMS_RX_CONTROL_3_AMS_RX_I4DEADZONE_ALIGN                   0
#define AMS_RX_CONTROL_3_AMS_RX_I4DEADZONE_BITS                    1
#define AMS_RX_CONTROL_3_AMS_RX_I4DEADZONE_SHIFT                   12

/* AMS_RX :: CONTROL_3 :: ams_rx_imax_signal_detect [11:11] */
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_SIGNAL_DETECT_MASK            0x0800
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_SIGNAL_DETECT_ALIGN           0
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_SIGNAL_DETECT_BITS            1
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_SIGNAL_DETECT_SHIFT           11

/* AMS_RX :: CONTROL_3 :: ams_rx_imode_signal_detect [10:10] */
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_SIGNAL_DETECT_MASK           0x0400
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_SIGNAL_DETECT_ALIGN          0
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_SIGNAL_DETECT_BITS           1
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_SIGNAL_DETECT_SHIFT          10

/* AMS_RX :: CONTROL_3 :: ams_rx_imin_signal_detect [09:09] */
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_SIGNAL_DETECT_MASK            0x0200
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_SIGNAL_DETECT_ALIGN           0
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_SIGNAL_DETECT_BITS            1
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_SIGNAL_DETECT_SHIFT           9

/* AMS_RX :: CONTROL_3 :: ams_rx_imax_metres_eyediag [08:08] */
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_METRES_EYEDIAG_MASK           0x0100
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_METRES_EYEDIAG_ALIGN          0
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_METRES_EYEDIAG_BITS           1
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_METRES_EYEDIAG_SHIFT          8

/* AMS_RX :: CONTROL_3 :: ams_rx_imode_metres_eyediag [07:07] */
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_METRES_EYEDIAG_MASK          0x0080
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_METRES_EYEDIAG_ALIGN         0
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_METRES_EYEDIAG_BITS          1
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_METRES_EYEDIAG_SHIFT         7

/* AMS_RX :: CONTROL_3 :: ams_rx_imin_metres_eyediag [06:06] */
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_METRES_EYEDIAG_MASK           0x0040
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_METRES_EYEDIAG_ALIGN          0
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_METRES_EYEDIAG_BITS           1
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_METRES_EYEDIAG_SHIFT          6

/* AMS_RX :: CONTROL_3 :: ams_rx_imax_phase_int_p1 [05:05] */
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_PHASE_INT_P1_MASK             0x0020
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_PHASE_INT_P1_ALIGN            0
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_PHASE_INT_P1_BITS             1
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_PHASE_INT_P1_SHIFT            5

/* AMS_RX :: CONTROL_3 :: ams_rx_imode_phase_int_p1 [04:04] */
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_PHASE_INT_P1_MASK            0x0010
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_PHASE_INT_P1_ALIGN           0
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_PHASE_INT_P1_BITS            1
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_PHASE_INT_P1_SHIFT           4

/* AMS_RX :: CONTROL_3 :: ams_rx_imin_phase_int_p1 [03:03] */
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_PHASE_INT_P1_MASK             0x0008
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_PHASE_INT_P1_ALIGN            0
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_PHASE_INT_P1_BITS             1
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_PHASE_INT_P1_SHIFT            3

/* AMS_RX :: CONTROL_3 :: ams_rx_imax_dc_offset_dac [02:02] */
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_DC_OFFSET_DAC_MASK            0x0004
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_DC_OFFSET_DAC_ALIGN           0
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_DC_OFFSET_DAC_BITS            1
#define AMS_RX_CONTROL_3_AMS_RX_IMAX_DC_OFFSET_DAC_SHIFT           2

/* AMS_RX :: CONTROL_3 :: ams_rx_imode_dc_offset_dac [01:01] */
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_DC_OFFSET_DAC_MASK           0x0002
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_DC_OFFSET_DAC_ALIGN          0
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_DC_OFFSET_DAC_BITS           1
#define AMS_RX_CONTROL_3_AMS_RX_IMODE_DC_OFFSET_DAC_SHIFT          1

/* AMS_RX :: CONTROL_3 :: ams_rx_imin_dc_offset_dac [00:00] */
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_DC_OFFSET_DAC_MASK            0x0001
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_DC_OFFSET_DAC_ALIGN           0
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_DC_OFFSET_DAC_BITS            1
#define AMS_RX_CONTROL_3_AMS_RX_IMIN_DC_OFFSET_DAC_SHIFT           0


/****************************************************************************
 * AMS_RX :: CONTROL_4
 */
/* AMS_RX :: CONTROL_4 :: ams_rx_phs_interp_rescal_mux [15:12] */
#define AMS_RX_CONTROL_4_AMS_RX_PHS_INTERP_RESCAL_MUX_MASK         0xf000
#define AMS_RX_CONTROL_4_AMS_RX_PHS_INTERP_RESCAL_MUX_ALIGN        0
#define AMS_RX_CONTROL_4_AMS_RX_PHS_INTERP_RESCAL_MUX_BITS         4
#define AMS_RX_CONTROL_4_AMS_RX_PHS_INTERP_RESCAL_MUX_SHIFT        12

/* AMS_RX :: CONTROL_4 :: ams_rx_vga_rescal_mux [11:09] */
#define AMS_RX_CONTROL_4_AMS_RX_VGA_RESCAL_MUX_MASK                0x0e00
#define AMS_RX_CONTROL_4_AMS_RX_VGA_RESCAL_MUX_ALIGN               0
#define AMS_RX_CONTROL_4_AMS_RX_VGA_RESCAL_MUX_BITS                3
#define AMS_RX_CONTROL_4_AMS_RX_VGA_RESCAL_MUX_SHIFT               9

/* AMS_RX :: CONTROL_4 :: ams_rx_dc_offset_range [08:08] */
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_RANGE_MASK               0x0100
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_RANGE_ALIGN              0
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_RANGE_BITS               1
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_RANGE_SHIFT              8

/* AMS_RX :: CONTROL_4 :: ams_rx_force_dc_offset [07:07] */
#define AMS_RX_CONTROL_4_AMS_RX_FORCE_DC_OFFSET_MASK               0x0080
#define AMS_RX_CONTROL_4_AMS_RX_FORCE_DC_OFFSET_ALIGN              0
#define AMS_RX_CONTROL_4_AMS_RX_FORCE_DC_OFFSET_BITS               1
#define AMS_RX_CONTROL_4_AMS_RX_FORCE_DC_OFFSET_SHIFT              7

/* AMS_RX :: CONTROL_4 :: ams_rx_dc_offset [06:00] */
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_MASK                     0x007f
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_ALIGN                    0
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_BITS                     7
#define AMS_RX_CONTROL_4_AMS_RX_DC_OFFSET_SHIFT                    0


/****************************************************************************
 * AMS_RX :: INTCTRL
 */
/* AMS_RX :: INTCTRL :: reserved0 [15:01] */
#define AMS_RX_INTCTRL_RESERVED0_MASK                              0xfffe
#define AMS_RX_INTCTRL_RESERVED0_ALIGN                             0
#define AMS_RX_INTCTRL_RESERVED0_BITS                              15
#define AMS_RX_INTCTRL_RESERVED0_SHIFT                             1

/* AMS_RX :: INTCTRL :: ams_rx_dfe_os2x_mode [00:00] */
#define AMS_RX_INTCTRL_AMS_RX_DFE_OS2X_MODE_MASK                   0x0001
#define AMS_RX_INTCTRL_AMS_RX_DFE_OS2X_MODE_ALIGN                  0
#define AMS_RX_INTCTRL_AMS_RX_DFE_OS2X_MODE_BITS                   1
#define AMS_RX_INTCTRL_AMS_RX_DFE_OS2X_MODE_SHIFT                  0


/****************************************************************************
 * AMS_RX :: STATUS
 */
/* AMS_RX :: STATUS :: ams_rx_sts [15:00] */
#define AMS_RX_STATUS_AMS_RX_STS_MASK                              0xffff
#define AMS_RX_STATUS_AMS_RX_STS_ALIGN                             0
#define AMS_RX_STATUS_AMS_RX_STS_BITS                              16
#define AMS_RX_STATUS_AMS_RX_STS_SHIFT                             0


/****************************************************************************
 * eagle_tsc_ams_blk_AMS_TX
 */
/****************************************************************************
 * AMS_TX :: CONTROL_0
 */
/* AMS_TX :: CONTROL_0 :: ams_tx_cal_aux [15:12] */
#define AMS_TX_CONTROL_0_AMS_TX_CAL_AUX_MASK                       0xf000
#define AMS_TX_CONTROL_0_AMS_TX_CAL_AUX_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_CAL_AUX_BITS                       4
#define AMS_TX_CONTROL_0_AMS_TX_CAL_AUX_SHIFT                      12

/* AMS_TX :: CONTROL_0 :: ams_tx_cal_off [11:11] */
#define AMS_TX_CONTROL_0_AMS_TX_CAL_OFF_MASK                       0x0800
#define AMS_TX_CONTROL_0_AMS_TX_CAL_OFF_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_CAL_OFF_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_CAL_OFF_SHIFT                      11

/* AMS_TX :: CONTROL_0 :: ams_tx_dcc_dis [10:10] */
#define AMS_TX_CONTROL_0_AMS_TX_DCC_DIS_MASK                       0x0400
#define AMS_TX_CONTROL_0_AMS_TX_DCC_DIS_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_DCC_DIS_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_DCC_DIS_SHIFT                      10

/* AMS_TX :: CONTROL_0 :: ams_tx_dcc_sel [09:09] */
#define AMS_TX_CONTROL_0_AMS_TX_DCC_SEL_MASK                       0x0200
#define AMS_TX_CONTROL_0_AMS_TX_DCC_SEL_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_DCC_SEL_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_DCC_SEL_SHIFT                      9

/* AMS_TX :: CONTROL_0 :: ams_tx_kr_test_mode [08:08] */
#define AMS_TX_CONTROL_0_AMS_TX_KR_TEST_MODE_MASK                  0x0100
#define AMS_TX_CONTROL_0_AMS_TX_KR_TEST_MODE_ALIGN                 0
#define AMS_TX_CONTROL_0_AMS_TX_KR_TEST_MODE_BITS                  1
#define AMS_TX_CONTROL_0_AMS_TX_KR_TEST_MODE_SHIFT                 8

/* AMS_TX :: CONTROL_0 :: ams_tx_ticksel [07:06] */
#define AMS_TX_CONTROL_0_AMS_TX_TICKSEL_MASK                       0x00c0
#define AMS_TX_CONTROL_0_AMS_TX_TICKSEL_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_TICKSEL_BITS                       2
#define AMS_TX_CONTROL_0_AMS_TX_TICKSEL_SHIFT                      6

/* AMS_TX :: CONTROL_0 :: ams_tx_test_data [05:04] */
#define AMS_TX_CONTROL_0_AMS_TX_TEST_DATA_MASK                     0x0030
#define AMS_TX_CONTROL_0_AMS_TX_TEST_DATA_ALIGN                    0
#define AMS_TX_CONTROL_0_AMS_TX_TEST_DATA_BITS                     2
#define AMS_TX_CONTROL_0_AMS_TX_TEST_DATA_SHIFT                    4

/* AMS_TX :: CONTROL_0 :: ams_tx_spare_3 [03:03] */
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_3_MASK                       0x0008
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_3_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_3_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_3_SHIFT                      3

/* AMS_TX :: CONTROL_0 :: ams_tx_spare_2 [02:02] */
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_2_MASK                       0x0004
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_2_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_2_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_2_SHIFT                      2

/* AMS_TX :: CONTROL_0 :: ams_tx_spare_1 [01:01] */
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_1_MASK                       0x0002
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_1_ALIGN                      0
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_1_BITS                       1
#define AMS_TX_CONTROL_0_AMS_TX_SPARE_1_SHIFT                      1

/* AMS_TX :: CONTROL_0 :: ams_tx_osr4 [00:00] */
#define AMS_TX_CONTROL_0_AMS_TX_OSR4_MASK                          0x0001
#define AMS_TX_CONTROL_0_AMS_TX_OSR4_ALIGN                         0
#define AMS_TX_CONTROL_0_AMS_TX_OSR4_BITS                          1
#define AMS_TX_CONTROL_0_AMS_TX_OSR4_SHIFT                         0


/****************************************************************************
 * AMS_TX :: CONTROL_1
 */
/* AMS_TX :: CONTROL_1 :: ams_tx_lp_ovrd [15:15] */
#define AMS_TX_CONTROL_1_AMS_TX_LP_OVRD_MASK                       0x8000
#define AMS_TX_CONTROL_1_AMS_TX_LP_OVRD_ALIGN                      0
#define AMS_TX_CONTROL_1_AMS_TX_LP_OVRD_BITS                       1
#define AMS_TX_CONTROL_1_AMS_TX_LP_OVRD_SHIFT                      15

/* AMS_TX :: CONTROL_1 :: ams_tx_spare_30_25 [14:09] */
#define AMS_TX_CONTROL_1_AMS_TX_SPARE_30_25_MASK                   0x7e00
#define AMS_TX_CONTROL_1_AMS_TX_SPARE_30_25_ALIGN                  0
#define AMS_TX_CONTROL_1_AMS_TX_SPARE_30_25_BITS                   6
#define AMS_TX_CONTROL_1_AMS_TX_SPARE_30_25_SHIFT                  9

/* AMS_TX :: CONTROL_1 :: ams_tx_icml [08:06] */
#define AMS_TX_CONTROL_1_AMS_TX_ICML_MASK                          0x01c0
#define AMS_TX_CONTROL_1_AMS_TX_ICML_ALIGN                         0
#define AMS_TX_CONTROL_1_AMS_TX_ICML_BITS                          3
#define AMS_TX_CONTROL_1_AMS_TX_ICML_SHIFT                         6

/* AMS_TX :: CONTROL_1 :: ams_tx_idcc [05:03] */
#define AMS_TX_CONTROL_1_AMS_TX_IDCC_MASK                          0x0038
#define AMS_TX_CONTROL_1_AMS_TX_IDCC_ALIGN                         0
#define AMS_TX_CONTROL_1_AMS_TX_IDCC_BITS                          3
#define AMS_TX_CONTROL_1_AMS_TX_IDCC_SHIFT                         3

/* AMS_TX :: CONTROL_1 :: ams_tx_ibias [02:00] */
#define AMS_TX_CONTROL_1_AMS_TX_IBIAS_MASK                         0x0007
#define AMS_TX_CONTROL_1_AMS_TX_IBIAS_ALIGN                        0
#define AMS_TX_CONTROL_1_AMS_TX_IBIAS_BITS                         3
#define AMS_TX_CONTROL_1_AMS_TX_IBIAS_SHIFT                        0


/****************************************************************************
 * AMS_TX :: CONTROL_2
 */
/* AMS_TX :: CONTROL_2 :: ams_tx_elec_idle_aux [15:15] */
#define AMS_TX_CONTROL_2_AMS_TX_ELEC_IDLE_AUX_MASK                 0x8000
#define AMS_TX_CONTROL_2_AMS_TX_ELEC_IDLE_AUX_ALIGN                0
#define AMS_TX_CONTROL_2_AMS_TX_ELEC_IDLE_AUX_BITS                 1
#define AMS_TX_CONTROL_2_AMS_TX_ELEC_IDLE_AUX_SHIFT                15

/* AMS_TX :: CONTROL_2 :: ams_tx_drivermode [14:13] */
#define AMS_TX_CONTROL_2_AMS_TX_DRIVERMODE_MASK                    0x6000
#define AMS_TX_CONTROL_2_AMS_TX_DRIVERMODE_ALIGN                   0
#define AMS_TX_CONTROL_2_AMS_TX_DRIVERMODE_BITS                    2
#define AMS_TX_CONTROL_2_AMS_TX_DRIVERMODE_SHIFT                   13

/* AMS_TX :: CONTROL_2 :: ams_tx_sign_post2 [12:12] */
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST2_MASK                    0x1000
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST2_ALIGN                   0
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST2_BITS                    1
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST2_SHIFT                   12

/* AMS_TX :: CONTROL_2 :: ams_tx_post2_coef [11:08] */
#define AMS_TX_CONTROL_2_AMS_TX_POST2_COEF_MASK                    0x0f00
#define AMS_TX_CONTROL_2_AMS_TX_POST2_COEF_ALIGN                   0
#define AMS_TX_CONTROL_2_AMS_TX_POST2_COEF_BITS                    4
#define AMS_TX_CONTROL_2_AMS_TX_POST2_COEF_SHIFT                   8

/* AMS_TX :: CONTROL_2 :: ams_tx_sign_post3 [07:07] */
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST3_MASK                    0x0080
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST3_ALIGN                   0
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST3_BITS                    1
#define AMS_TX_CONTROL_2_AMS_TX_SIGN_POST3_SHIFT                   7

/* AMS_TX :: CONTROL_2 :: ams_tx_post3_coef [06:04] */
#define AMS_TX_CONTROL_2_AMS_TX_POST3_COEF_MASK                    0x0070
#define AMS_TX_CONTROL_2_AMS_TX_POST3_COEF_ALIGN                   0
#define AMS_TX_CONTROL_2_AMS_TX_POST3_COEF_BITS                    3
#define AMS_TX_CONTROL_2_AMS_TX_POST3_COEF_SHIFT                   4

/* AMS_TX :: CONTROL_2 :: ams_tx_amp_ctl [03:00] */
#define AMS_TX_CONTROL_2_AMS_TX_AMP_CTL_MASK                       0x000f
#define AMS_TX_CONTROL_2_AMS_TX_AMP_CTL_ALIGN                      0
#define AMS_TX_CONTROL_2_AMS_TX_AMP_CTL_BITS                       4
#define AMS_TX_CONTROL_2_AMS_TX_AMP_CTL_SHIFT                      0


/****************************************************************************
 * AMS_TX :: INTCTRL
 */
/* AMS_TX :: INTCTRL :: reserved0 [15:01] */
#define AMS_TX_INTCTRL_RESERVED0_MASK                              0xfffe
#define AMS_TX_INTCTRL_RESERVED0_ALIGN                             0
#define AMS_TX_INTCTRL_RESERVED0_BITS                              15
#define AMS_TX_INTCTRL_RESERVED0_SHIFT                             1

/* AMS_TX :: INTCTRL :: ams_tx_sel_halfrate [00:00] */
#define AMS_TX_INTCTRL_AMS_TX_SEL_HALFRATE_MASK                    0x0001
#define AMS_TX_INTCTRL_AMS_TX_SEL_HALFRATE_ALIGN                   0
#define AMS_TX_INTCTRL_AMS_TX_SEL_HALFRATE_BITS                    1
#define AMS_TX_INTCTRL_AMS_TX_SEL_HALFRATE_SHIFT                   0


/****************************************************************************
 * AMS_TX :: STATUS
 */
/* AMS_TX :: STATUS :: ams_tx_sts [15:00] */
#define AMS_TX_STATUS_AMS_TX_STS_MASK                              0xffff
#define AMS_TX_STATUS_AMS_TX_STS_ALIGN                             0
#define AMS_TX_STATUS_AMS_TX_STS_BITS                              16
#define AMS_TX_STATUS_AMS_TX_STS_SHIFT                             0


/****************************************************************************
 * eagle_tsc_ams_blk_AMS_COM
 */
/****************************************************************************
 * AMS_COM :: CONTROL_0
 */
/* AMS_COM :: CONTROL_0 :: ams_pll_cal_aux [15:12] */
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_AUX_MASK                     0xf000
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_AUX_ALIGN                    0
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_AUX_BITS                     4
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_AUX_SHIFT                    12

/* AMS_COM :: CONTROL_0 :: ams_pll_cal_off [11:11] */
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_OFF_MASK                     0x0800
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_OFF_ALIGN                    0
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_OFF_BITS                     1
#define AMS_COM_CONTROL_0_AMS_PLL_CAL_OFF_SHIFT                    11

/* AMS_COM :: CONTROL_0 :: ams_pll_imode_iclkidrv1 [10:10] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKIDRV1_MASK             0x0400
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKIDRV1_ALIGN            0
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKIDRV1_BITS             1
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKIDRV1_SHIFT            10

/* AMS_COM :: CONTROL_0 :: ams_pll_imax_iclkidrv1 [09:09] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKIDRV1_MASK              0x0200
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKIDRV1_ALIGN             0
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKIDRV1_BITS              1
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKIDRV1_SHIFT             9

/* AMS_COM :: CONTROL_0 :: ams_pll_imin_iclkidrv1 [08:08] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKIDRV1_MASK              0x0100
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKIDRV1_ALIGN             0
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKIDRV1_BITS              1
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKIDRV1_SHIFT             8

/* AMS_COM :: CONTROL_0 :: ams_pll_imode_ickgen [07:07] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICKGEN_MASK                0x0080
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICKGEN_ALIGN               0
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICKGEN_BITS                1
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICKGEN_SHIFT               7

/* AMS_COM :: CONTROL_0 :: ams_pll_imax_ickgen [06:06] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICKGEN_MASK                 0x0040
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICKGEN_ALIGN                0
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICKGEN_BITS                 1
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICKGEN_SHIFT                6

/* AMS_COM :: CONTROL_0 :: ams_pll_imin_ickgen [05:05] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICKGEN_MASK                 0x0020
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICKGEN_ALIGN                0
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICKGEN_BITS                 1
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICKGEN_SHIFT                5

/* AMS_COM :: CONTROL_0 :: ams_pll_imode_iclkint [04:04] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKINT_MASK               0x0010
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKINT_ALIGN              0
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKINT_BITS               1
#define AMS_COM_CONTROL_0_AMS_PLL_IMODE_ICLKINT_SHIFT              4

/* AMS_COM :: CONTROL_0 :: ams_pll_imax_iclkint [03:03] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKINT_MASK                0x0008
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKINT_ALIGN               0
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKINT_BITS                1
#define AMS_COM_CONTROL_0_AMS_PLL_IMAX_ICLKINT_SHIFT               3

/* AMS_COM :: CONTROL_0 :: ams_pll_imin_iclkint [02:02] */
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKINT_MASK                0x0004
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKINT_ALIGN               0
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKINT_BITS                1
#define AMS_COM_CONTROL_0_AMS_PLL_IMIN_ICLKINT_SHIFT               2

/* AMS_COM :: CONTROL_0 :: ams_pll_txcg_vddr_bgb [01:01] */
#define AMS_COM_CONTROL_0_AMS_PLL_TXCG_VDDR_BGB_MASK               0x0002
#define AMS_COM_CONTROL_0_AMS_PLL_TXCG_VDDR_BGB_ALIGN              0
#define AMS_COM_CONTROL_0_AMS_PLL_TXCG_VDDR_BGB_BITS               1
#define AMS_COM_CONTROL_0_AMS_PLL_TXCG_VDDR_BGB_SHIFT              1

/* AMS_COM :: CONTROL_0 :: ams_pll_lowpwr_6g [00:00] */
#define AMS_COM_CONTROL_0_AMS_PLL_LOWPWR_6G_MASK                   0x0001
#define AMS_COM_CONTROL_0_AMS_PLL_LOWPWR_6G_ALIGN                  0
#define AMS_COM_CONTROL_0_AMS_PLL_LOWPWR_6G_BITS                   1
#define AMS_COM_CONTROL_0_AMS_PLL_LOWPWR_6G_SHIFT                  0


/****************************************************************************
 * AMS_COM :: CONTROL_1
 */
/* AMS_COM :: CONTROL_1 :: ams_pll_enable_ftune [15:15] */
#define AMS_COM_CONTROL_1_AMS_PLL_ENABLE_FTUNE_MASK                0x8000
#define AMS_COM_CONTROL_1_AMS_PLL_ENABLE_FTUNE_ALIGN               0
#define AMS_COM_CONTROL_1_AMS_PLL_ENABLE_FTUNE_BITS                1
#define AMS_COM_CONTROL_1_AMS_PLL_ENABLE_FTUNE_SHIFT               15

/* AMS_COM :: CONTROL_1 :: ams_pll_reset [14:14] */
#define AMS_COM_CONTROL_1_AMS_PLL_RESET_MASK                       0x4000
#define AMS_COM_CONTROL_1_AMS_PLL_RESET_ALIGN                      0
#define AMS_COM_CONTROL_1_AMS_PLL_RESET_BITS                       1
#define AMS_COM_CONTROL_1_AMS_PLL_RESET_SHIFT                      14

/* AMS_COM :: CONTROL_1 :: ams_pll_ivco [13:11] */
#define AMS_COM_CONTROL_1_AMS_PLL_IVCO_MASK                        0x3800
#define AMS_COM_CONTROL_1_AMS_PLL_IVCO_ALIGN                       0
#define AMS_COM_CONTROL_1_AMS_PLL_IVCO_BITS                        3
#define AMS_COM_CONTROL_1_AMS_PLL_IVCO_SHIFT                       11

/* AMS_COM :: CONTROL_1 :: ams_pll_vco_imax [10:10] */
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_IMAX_MASK                    0x0400
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_IMAX_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_IMAX_BITS                    1
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_IMAX_SHIFT                   10

/* AMS_COM :: CONTROL_1 :: ams_pll_vcoictrl [09:08] */
#define AMS_COM_CONTROL_1_AMS_PLL_VCOICTRL_MASK                    0x0300
#define AMS_COM_CONTROL_1_AMS_PLL_VCOICTRL_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_VCOICTRL_BITS                    2
#define AMS_COM_CONTROL_1_AMS_PLL_VCOICTRL_SHIFT                   8

/* AMS_COM :: CONTROL_1 :: ams_pll_vco_div4 [07:07] */
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV4_MASK                    0x0080
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV4_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV4_BITS                    1
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV4_SHIFT                   7

/* AMS_COM :: CONTROL_1 :: ams_pll_vco_div2 [06:06] */
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV2_MASK                    0x0040
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV2_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV2_BITS                    1
#define AMS_COM_CONTROL_1_AMS_PLL_VCO_DIV2_SHIFT                   6

/* AMS_COM :: CONTROL_1 :: ams_pll_fp3_ctrl [05:04] */
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_CTRL_MASK                    0x0030
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_CTRL_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_CTRL_BITS                    2
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_CTRL_SHIFT                   4

/* AMS_COM :: CONTROL_1 :: ams_pll_fp3_rh [03:03] */
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_RH_MASK                      0x0008
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_RH_ALIGN                     0
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_RH_BITS                      1
#define AMS_COM_CONTROL_1_AMS_PLL_FP3_RH_SHIFT                     3

/* AMS_COM :: CONTROL_1 :: ams_pll_spare_18 [02:02] */
#define AMS_COM_CONTROL_1_AMS_PLL_SPARE_18_MASK                    0x0004
#define AMS_COM_CONTROL_1_AMS_PLL_SPARE_18_ALIGN                   0
#define AMS_COM_CONTROL_1_AMS_PLL_SPARE_18_BITS                    1
#define AMS_COM_CONTROL_1_AMS_PLL_SPARE_18_SHIFT                   2

/* AMS_COM :: CONTROL_1 :: ams_pll_dblr_ctrl [01:00] */
#define AMS_COM_CONTROL_1_AMS_PLL_DBLR_CTRL_MASK                   0x0003
#define AMS_COM_CONTROL_1_AMS_PLL_DBLR_CTRL_ALIGN                  0
#define AMS_COM_CONTROL_1_AMS_PLL_DBLR_CTRL_BITS                   2
#define AMS_COM_CONTROL_1_AMS_PLL_DBLR_CTRL_SHIFT                  0


/****************************************************************************
 * AMS_COM :: CONTROL_2
 */
/* AMS_COM :: CONTROL_2 :: ams_pll_imax_ick [15:15] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICK_MASK                    0x8000
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICK_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICK_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICK_SHIFT                   15

/* AMS_COM :: CONTROL_2 :: ams_pll_imode_ick [14:14] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICK_MASK                   0x4000
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICK_ALIGN                  0
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICK_BITS                   1
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICK_SHIFT                  14

/* AMS_COM :: CONTROL_2 :: ams_pll_imin_ick [13:13] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICK_MASK                    0x2000
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICK_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICK_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICK_SHIFT                   13

/* AMS_COM :: CONTROL_2 :: ams_pll_imax_icp [12:12] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICP_MASK                    0x1000
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICP_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICP_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_ICP_SHIFT                   12

/* AMS_COM :: CONTROL_2 :: ams_pll_imode_icp [11:11] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICP_MASK                   0x0800
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICP_ALIGN                  0
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICP_BITS                   1
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_ICP_SHIFT                  11

/* AMS_COM :: CONTROL_2 :: ams_pll_imin_icp [10:10] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICP_MASK                    0x0400
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICP_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICP_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_ICP_SHIFT                   10

/* AMS_COM :: CONTROL_2 :: ams_pll_imax_ibias [09:09] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_IBIAS_MASK                  0x0200
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_IBIAS_ALIGN                 0
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_IBIAS_BITS                  1
#define AMS_COM_CONTROL_2_AMS_PLL_IMAX_IBIAS_SHIFT                 9

/* AMS_COM :: CONTROL_2 :: ams_pll_imode_ibias [08:08] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_IBIAS_MASK                 0x0100
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_IBIAS_ALIGN                0
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_IBIAS_BITS                 1
#define AMS_COM_CONTROL_2_AMS_PLL_IMODE_IBIAS_SHIFT                8

/* AMS_COM :: CONTROL_2 :: ams_pll_imin_ibias [07:07] */
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_IBIAS_MASK                  0x0080
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_IBIAS_ALIGN                 0
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_IBIAS_BITS                  1
#define AMS_COM_CONTROL_2_AMS_PLL_IMIN_IBIAS_SHIFT                 7

/* AMS_COM :: CONTROL_2 :: ams_pll_refh_pll [06:06] */
#define AMS_COM_CONTROL_2_AMS_PLL_REFH_PLL_MASK                    0x0040
#define AMS_COM_CONTROL_2_AMS_PLL_REFH_PLL_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_REFH_PLL_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_REFH_PLL_SHIFT                   6

/* AMS_COM :: CONTROL_2 :: ams_pll_refl_pll [05:05] */
#define AMS_COM_CONTROL_2_AMS_PLL_REFL_PLL_MASK                    0x0020
#define AMS_COM_CONTROL_2_AMS_PLL_REFL_PLL_ALIGN                   0
#define AMS_COM_CONTROL_2_AMS_PLL_REFL_PLL_BITS                    1
#define AMS_COM_CONTROL_2_AMS_PLL_REFL_PLL_SHIFT                   5

/* AMS_COM :: CONTROL_2 :: ams_pll_iqp [04:01] */
#define AMS_COM_CONTROL_2_AMS_PLL_IQP_MASK                         0x001e
#define AMS_COM_CONTROL_2_AMS_PLL_IQP_ALIGN                        0
#define AMS_COM_CONTROL_2_AMS_PLL_IQP_BITS                         4
#define AMS_COM_CONTROL_2_AMS_PLL_IQP_SHIFT                        1

/* AMS_COM :: CONTROL_2 :: ams_pll_en_hrz [00:00] */
#define AMS_COM_CONTROL_2_AMS_PLL_EN_HRZ_MASK                      0x0001
#define AMS_COM_CONTROL_2_AMS_PLL_EN_HRZ_ALIGN                     0
#define AMS_COM_CONTROL_2_AMS_PLL_EN_HRZ_BITS                      1
#define AMS_COM_CONTROL_2_AMS_PLL_EN_HRZ_SHIFT                     0


/****************************************************************************
 * AMS_COM :: CONTROL_3
 */
/* AMS_COM :: CONTROL_3 :: ams_pll_test_rx [15:15] */
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_RX_MASK                     0x8000
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_RX_ALIGN                    0
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_RX_BITS                     1
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_RX_SHIFT                    15

/* AMS_COM :: CONTROL_3 :: ams_pll_test_pll [14:14] */
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_PLL_MASK                    0x4000
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_PLL_ALIGN                   0
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_PLL_BITS                    1
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_PLL_SHIFT                   14

/* AMS_COM :: CONTROL_3 :: ams_pll_test_vc [13:13] */
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VC_MASK                     0x2000
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VC_ALIGN                    0
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VC_BITS                     1
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VC_SHIFT                    13

/* AMS_COM :: CONTROL_3 :: ams_pll_test_vref [12:12] */
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VREF_MASK                   0x1000
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VREF_ALIGN                  0
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VREF_BITS                   1
#define AMS_COM_CONTROL_3_AMS_PLL_TEST_VREF_SHIFT                  12

/* AMS_COM :: CONTROL_3 :: ams_pll_imax_iop [11:11] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_IOP_MASK                    0x0800
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_IOP_ALIGN                   0
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_IOP_BITS                    1
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_IOP_SHIFT                   11

/* AMS_COM :: CONTROL_3 :: ams_pll_imode_iop [10:10] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_IOP_MASK                   0x0400
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_IOP_ALIGN                  0
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_IOP_BITS                   1
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_IOP_SHIFT                  10

/* AMS_COM :: CONTROL_3 :: ams_pll_imin_iop [09:09] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_IOP_MASK                    0x0200
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_IOP_ALIGN                   0
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_IOP_BITS                    1
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_IOP_SHIFT                   9

/* AMS_COM :: CONTROL_3 :: ams_pll_imax_icomp [08:08] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICOMP_MASK                  0x0100
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICOMP_ALIGN                 0
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICOMP_BITS                  1
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICOMP_SHIFT                 8

/* AMS_COM :: CONTROL_3 :: ams_pll_imode_icomp [07:07] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICOMP_MASK                 0x0080
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICOMP_ALIGN                0
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICOMP_BITS                 1
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICOMP_SHIFT                7

/* AMS_COM :: CONTROL_3 :: ams_pll_imin_icomp [06:06] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICOMP_MASK                  0x0040
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICOMP_ALIGN                 0
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICOMP_BITS                  1
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICOMP_SHIFT                 6

/* AMS_COM :: CONTROL_3 :: ams_pll_imax_icml [05:05] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICML_MASK                   0x0020
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICML_ALIGN                  0
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICML_BITS                   1
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_ICML_SHIFT                  5

/* AMS_COM :: CONTROL_3 :: ams_pll_imode_icml [04:04] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICML_MASK                  0x0010
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICML_ALIGN                 0
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICML_BITS                  1
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_ICML_SHIFT                 4

/* AMS_COM :: CONTROL_3 :: ams_pll_imin_icml [03:03] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICML_MASK                   0x0008
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICML_ALIGN                  0
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICML_BITS                   1
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_ICML_SHIFT                  3

/* AMS_COM :: CONTROL_3 :: ams_pll_imax_i10gbuf [02:02] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_I10GBUF_MASK                0x0004
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_I10GBUF_ALIGN               0
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_I10GBUF_BITS                1
#define AMS_COM_CONTROL_3_AMS_PLL_IMAX_I10GBUF_SHIFT               2

/* AMS_COM :: CONTROL_3 :: ams_pll_imode_i10gbuf [01:01] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_I10GBUF_MASK               0x0002
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_I10GBUF_ALIGN              0
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_I10GBUF_BITS               1
#define AMS_COM_CONTROL_3_AMS_PLL_IMODE_I10GBUF_SHIFT              1

/* AMS_COM :: CONTROL_3 :: ams_pll_imin_i10gbuf [00:00] */
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_I10GBUF_MASK                0x0001
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_I10GBUF_ALIGN               0
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_I10GBUF_BITS                1
#define AMS_COM_CONTROL_3_AMS_PLL_IMIN_I10GBUF_SHIFT               0


/****************************************************************************
 * AMS_COM :: CONTROL_4
 */
/* AMS_COM :: CONTROL_4 :: ams_pll_force_rescal [15:15] */
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_RESCAL_MASK                0x8000
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_RESCAL_ALIGN               0
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_RESCAL_BITS                1
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_RESCAL_SHIFT               15

/* AMS_COM :: CONTROL_4 :: ams_pll_force_kvh_bw [14:14] */
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_KVH_BW_MASK                0x4000
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_KVH_BW_ALIGN               0
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_KVH_BW_BITS                1
#define AMS_COM_CONTROL_4_AMS_PLL_FORCE_KVH_BW_SHIFT               14

/* AMS_COM :: CONTROL_4 :: ams_pll_kvh_force [13:12] */
#define AMS_COM_CONTROL_4_AMS_PLL_KVH_FORCE_MASK                   0x3000
#define AMS_COM_CONTROL_4_AMS_PLL_KVH_FORCE_ALIGN                  0
#define AMS_COM_CONTROL_4_AMS_PLL_KVH_FORCE_BITS                   2
#define AMS_COM_CONTROL_4_AMS_PLL_KVH_FORCE_SHIFT                  12

/* AMS_COM :: CONTROL_4 :: ams_pll_vddr_bgb [11:11] */
#define AMS_COM_CONTROL_4_AMS_PLL_VDDR_BGB_MASK                    0x0800
#define AMS_COM_CONTROL_4_AMS_PLL_VDDR_BGB_ALIGN                   0
#define AMS_COM_CONTROL_4_AMS_PLL_VDDR_BGB_BITS                    1
#define AMS_COM_CONTROL_4_AMS_PLL_VDDR_BGB_SHIFT                   11

/* AMS_COM :: CONTROL_4 :: ams_pll_comp_vth [10:10] */
#define AMS_COM_CONTROL_4_AMS_PLL_COMP_VTH_MASK                    0x0400
#define AMS_COM_CONTROL_4_AMS_PLL_COMP_VTH_ALIGN                   0
#define AMS_COM_CONTROL_4_AMS_PLL_COMP_VTH_BITS                    1
#define AMS_COM_CONTROL_4_AMS_PLL_COMP_VTH_SHIFT                   10

/* AMS_COM :: CONTROL_4 :: ams_pll_2rx_clkbw [09:08] */
#define AMS_COM_CONTROL_4_AMS_PLL_2RX_CLKBW_MASK                   0x0300
#define AMS_COM_CONTROL_4_AMS_PLL_2RX_CLKBW_ALIGN                  0
#define AMS_COM_CONTROL_4_AMS_PLL_2RX_CLKBW_BITS                   2
#define AMS_COM_CONTROL_4_AMS_PLL_2RX_CLKBW_SHIFT                  8

/* AMS_COM :: CONTROL_4 :: ams_pll_bgr_ctatadj [07:04] */
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_CTATADJ_MASK                 0x00f0
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_CTATADJ_ALIGN                0
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_CTATADJ_BITS                 4
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_CTATADJ_SHIFT                4

/* AMS_COM :: CONTROL_4 :: ams_pll_bgr_ptatadj [03:00] */
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_PTATADJ_MASK                 0x000f
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_PTATADJ_ALIGN                0
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_PTATADJ_BITS                 4
#define AMS_COM_CONTROL_4_AMS_PLL_BGR_PTATADJ_SHIFT                0


/****************************************************************************
 * AMS_COM :: CONTROL_5
 */
/* AMS_COM :: CONTROL_5 :: ams_pll_bgcalr_ptatadj [15:11] */
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_PTATADJ_MASK              0xf800
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_PTATADJ_ALIGN             0
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_PTATADJ_BITS              5
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_PTATADJ_SHIFT             11

/* AMS_COM :: CONTROL_5 :: ams_pll_bgcalr_ctatadj [10:06] */
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_CTATADJ_MASK              0x07c0
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_CTATADJ_ALIGN             0
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_CTATADJ_BITS              5
#define AMS_COM_CONTROL_5_AMS_PLL_BGCALR_CTATADJ_SHIFT             6

/* AMS_COM :: CONTROL_5 :: ams_pll_test_pnp [05:04] */
#define AMS_COM_CONTROL_5_AMS_PLL_TEST_PNP_MASK                    0x0030
#define AMS_COM_CONTROL_5_AMS_PLL_TEST_PNP_ALIGN                   0
#define AMS_COM_CONTROL_5_AMS_PLL_TEST_PNP_BITS                    2
#define AMS_COM_CONTROL_5_AMS_PLL_TEST_PNP_SHIFT                   4

/* AMS_COM :: CONTROL_5 :: ams_pll_vbypass [03:03] */
#define AMS_COM_CONTROL_5_AMS_PLL_VBYPASS_MASK                     0x0008
#define AMS_COM_CONTROL_5_AMS_PLL_VBYPASS_ALIGN                    0
#define AMS_COM_CONTROL_5_AMS_PLL_VBYPASS_BITS                     1
#define AMS_COM_CONTROL_5_AMS_PLL_VBYPASS_SHIFT                    3

/* AMS_COM :: CONTROL_5 :: ams_pll_bgint [02:02] */
#define AMS_COM_CONTROL_5_AMS_PLL_BGINT_MASK                       0x0004
#define AMS_COM_CONTROL_5_AMS_PLL_BGINT_ALIGN                      0
#define AMS_COM_CONTROL_5_AMS_PLL_BGINT_BITS                       1
#define AMS_COM_CONTROL_5_AMS_PLL_BGINT_SHIFT                      2

/* AMS_COM :: CONTROL_5 :: ams_pll_bgip [01:01] */
#define AMS_COM_CONTROL_5_AMS_PLL_BGIP_MASK                        0x0002
#define AMS_COM_CONTROL_5_AMS_PLL_BGIP_ALIGN                       0
#define AMS_COM_CONTROL_5_AMS_PLL_BGIP_BITS                        1
#define AMS_COM_CONTROL_5_AMS_PLL_BGIP_SHIFT                       1

/* AMS_COM :: CONTROL_5 :: ams_pll_max_test_port_ampl [00:00] */
#define AMS_COM_CONTROL_5_AMS_PLL_MAX_TEST_PORT_AMPL_MASK          0x0001
#define AMS_COM_CONTROL_5_AMS_PLL_MAX_TEST_PORT_AMPL_ALIGN         0
#define AMS_COM_CONTROL_5_AMS_PLL_MAX_TEST_PORT_AMPL_BITS          1
#define AMS_COM_CONTROL_5_AMS_PLL_MAX_TEST_PORT_AMPL_SHIFT         0


/****************************************************************************
 * AMS_COM :: CONTROL_6
 */
/* AMS_COM :: CONTROL_6 :: ams_pll_mix2p1cr_ptatadj [15:11] */
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_PTATADJ_MASK            0xf800
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_PTATADJ_ALIGN           0
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_PTATADJ_BITS            5
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_PTATADJ_SHIFT           11

/* AMS_COM :: CONTROL_6 :: ams_pll_mix2p1cr_ctatadj [10:06] */
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_CTATADJ_MASK            0x07c0
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_CTATADJ_ALIGN           0
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_CTATADJ_BITS            5
#define AMS_COM_CONTROL_6_AMS_PLL_MIX2P1CR_CTATADJ_SHIFT           6

/* AMS_COM :: CONTROL_6 :: ams_pll_refclk_doubler [05:05] */
#define AMS_COM_CONTROL_6_AMS_PLL_REFCLK_DOUBLER_MASK              0x0020
#define AMS_COM_CONTROL_6_AMS_PLL_REFCLK_DOUBLER_ALIGN             0
#define AMS_COM_CONTROL_6_AMS_PLL_REFCLK_DOUBLER_BITS              1
#define AMS_COM_CONTROL_6_AMS_PLL_REFCLK_DOUBLER_SHIFT             5

/* AMS_COM :: CONTROL_6 :: ams_pll_spare_100 [04:04] */
#define AMS_COM_CONTROL_6_AMS_PLL_SPARE_100_MASK                   0x0010
#define AMS_COM_CONTROL_6_AMS_PLL_SPARE_100_ALIGN                  0
#define AMS_COM_CONTROL_6_AMS_PLL_SPARE_100_BITS                   1
#define AMS_COM_CONTROL_6_AMS_PLL_SPARE_100_SHIFT                  4

/* AMS_COM :: CONTROL_6 :: ams_pll_pdf_ref_skew [03:03] */
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_REF_SKEW_MASK                0x0008
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_REF_SKEW_ALIGN               0
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_REF_SKEW_BITS                1
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_REF_SKEW_SHIFT               3

/* AMS_COM :: CONTROL_6 :: ams_pll_pdf_fd_skew [02:02] */
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_FD_SKEW_MASK                 0x0004
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_FD_SKEW_ALIGN                0
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_FD_SKEW_BITS                 1
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_FD_SKEW_SHIFT                2

/* AMS_COM :: CONTROL_6 :: ams_pll_pdf_skew_enlarge [01:01] */
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_SKEW_ENLARGE_MASK            0x0002
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_SKEW_ENLARGE_ALIGN           0
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_SKEW_ENLARGE_BITS            1
#define AMS_COM_CONTROL_6_AMS_PLL_PDF_SKEW_ENLARGE_SHIFT           1

/* AMS_COM :: CONTROL_6 :: ams_pll_test_fracn_en [00:00] */
#define AMS_COM_CONTROL_6_AMS_PLL_TEST_FRACN_EN_MASK               0x0001
#define AMS_COM_CONTROL_6_AMS_PLL_TEST_FRACN_EN_ALIGN              0
#define AMS_COM_CONTROL_6_AMS_PLL_TEST_FRACN_EN_BITS               1
#define AMS_COM_CONTROL_6_AMS_PLL_TEST_FRACN_EN_SHIFT              0


/****************************************************************************
 * AMS_COM :: CONTROL_7
 */
/* AMS_COM :: CONTROL_7 :: ams_pll_fracn_div_l [15:00] */
#define AMS_COM_CONTROL_7_AMS_PLL_FRACN_DIV_L_MASK                 0xffff
#define AMS_COM_CONTROL_7_AMS_PLL_FRACN_DIV_L_ALIGN                0
#define AMS_COM_CONTROL_7_AMS_PLL_FRACN_DIV_L_BITS                 16
#define AMS_COM_CONTROL_7_AMS_PLL_FRACN_DIV_L_SHIFT                0


/****************************************************************************
 * AMS_COM :: CONTROL_8
 */
/* AMS_COM :: CONTROL_8 :: ams_pll_fracn_sel [15:15] */
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_SEL_MASK                   0x8000
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_SEL_ALIGN                  0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_SEL_BITS                   1
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_SEL_SHIFT                  15

/* AMS_COM :: CONTROL_8 :: ams_pll_ditheren [14:14] */
#define AMS_COM_CONTROL_8_AMS_PLL_DITHEREN_MASK                    0x4000
#define AMS_COM_CONTROL_8_AMS_PLL_DITHEREN_ALIGN                   0
#define AMS_COM_CONTROL_8_AMS_PLL_DITHEREN_BITS                    1
#define AMS_COM_CONTROL_8_AMS_PLL_DITHEREN_SHIFT                   14

/* AMS_COM :: CONTROL_8 :: ams_pll_fracn_ndiv_int [13:04] */
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_NDIV_INT_MASK              0x3ff0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_NDIV_INT_ALIGN             0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_NDIV_INT_BITS              10
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_NDIV_INT_SHIFT             4

/* AMS_COM :: CONTROL_8 :: ams_pll_fracn_bypass [03:03] */
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_BYPASS_MASK                0x0008
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_BYPASS_ALIGN               0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_BYPASS_BITS                1
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_BYPASS_SHIFT               3

/* AMS_COM :: CONTROL_8 :: ams_pll_fracn_divrange [02:02] */
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIVRANGE_MASK              0x0004
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIVRANGE_ALIGN             0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIVRANGE_BITS              1
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIVRANGE_SHIFT             2

/* AMS_COM :: CONTROL_8 :: ams_pll_fracn_div_h [01:00] */
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIV_H_MASK                 0x0003
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIV_H_ALIGN                0
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIV_H_BITS                 2
#define AMS_COM_CONTROL_8_AMS_PLL_FRACN_DIV_H_SHIFT                0


/****************************************************************************
 * AMS_COM :: INTCTRL
 */
/* AMS_COM :: INTCTRL :: reserved0 [15:01] */
#define AMS_COM_INTCTRL_RESERVED0_MASK                             0xfffe
#define AMS_COM_INTCTRL_RESERVED0_ALIGN                            0
#define AMS_COM_INTCTRL_RESERVED0_BITS                             15
#define AMS_COM_INTCTRL_RESERVED0_SHIFT                            1

/* AMS_COM :: INTCTRL :: ams_pll_tx_lowpwr_6g [00:00] */
#define AMS_COM_INTCTRL_AMS_PLL_TX_LOWPWR_6G_MASK                  0x0001
#define AMS_COM_INTCTRL_AMS_PLL_TX_LOWPWR_6G_ALIGN                 0
#define AMS_COM_INTCTRL_AMS_PLL_TX_LOWPWR_6G_BITS                  1
#define AMS_COM_INTCTRL_AMS_PLL_TX_LOWPWR_6G_SHIFT                 0


/****************************************************************************
 * AMS_COM :: STATUS
 */
/* AMS_COM :: STATUS :: ams_pll_sts [15:00] */
#define AMS_COM_STATUS_AMS_PLL_STS_MASK                            0xffff
#define AMS_COM_STATUS_AMS_PLL_STS_ALIGN                           0
#define AMS_COM_STATUS_AMS_PLL_STS_BITS                            16
#define AMS_COM_STATUS_AMS_PLL_STS_SHIFT                           0


/****************************************************************************
 * eagle_tsc_sigdet_blk_SIGDET
 */
/****************************************************************************
 * SIGDET :: CTRL_0
 */
/* SIGDET :: CTRL_0 :: reserved0 [15:13] */
#define SIGDET_CTRL_0_RESERVED0_MASK                               0xe000
#define SIGDET_CTRL_0_RESERVED0_ALIGN                              0
#define SIGDET_CTRL_0_RESERVED0_BITS                               3
#define SIGDET_CTRL_0_RESERVED0_SHIFT                              13

/* SIGDET :: CTRL_0 :: los_filter_count [12:08] */
#define SIGDET_CTRL_0_LOS_FILTER_COUNT_MASK                        0x1f00
#define SIGDET_CTRL_0_LOS_FILTER_COUNT_ALIGN                       0
#define SIGDET_CTRL_0_LOS_FILTER_COUNT_BITS                        5
#define SIGDET_CTRL_0_LOS_FILTER_COUNT_SHIFT                       8

/* SIGDET :: CTRL_0 :: reserved1 [07:05] */
#define SIGDET_CTRL_0_RESERVED1_MASK                               0x00e0
#define SIGDET_CTRL_0_RESERVED1_ALIGN                              0
#define SIGDET_CTRL_0_RESERVED1_BITS                               3
#define SIGDET_CTRL_0_RESERVED1_SHIFT                              5

/* SIGDET :: CTRL_0 :: signal_detect_filter_count [04:00] */
#define SIGDET_CTRL_0_SIGNAL_DETECT_FILTER_COUNT_MASK              0x001f
#define SIGDET_CTRL_0_SIGNAL_DETECT_FILTER_COUNT_ALIGN             0
#define SIGDET_CTRL_0_SIGNAL_DETECT_FILTER_COUNT_BITS              5
#define SIGDET_CTRL_0_SIGNAL_DETECT_FILTER_COUNT_SHIFT             0


/****************************************************************************
 * SIGDET :: CTRL_1
 */
/* SIGDET :: CTRL_1 :: energy_detect_mask_count [15:11] */
#define SIGDET_CTRL_1_ENERGY_DETECT_MASK_COUNT_MASK                0xf800
#define SIGDET_CTRL_1_ENERGY_DETECT_MASK_COUNT_ALIGN               0
#define SIGDET_CTRL_1_ENERGY_DETECT_MASK_COUNT_BITS                5
#define SIGDET_CTRL_1_ENERGY_DETECT_MASK_COUNT_SHIFT               11

/* SIGDET :: CTRL_1 :: reserved0 [10:09] */
#define SIGDET_CTRL_1_RESERVED0_MASK                               0x0600
#define SIGDET_CTRL_1_RESERVED0_ALIGN                              0
#define SIGDET_CTRL_1_RESERVED0_BITS                               2
#define SIGDET_CTRL_1_RESERVED0_SHIFT                              9

/* SIGDET :: CTRL_1 :: signal_detect_frc_val [08:08] */
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_VAL_MASK                   0x0100
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_VAL_ALIGN                  0
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_VAL_BITS                   1
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_VAL_SHIFT                  8

/* SIGDET :: CTRL_1 :: signal_detect_frc [07:07] */
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_MASK                       0x0080
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_ALIGN                      0
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_BITS                       1
#define SIGDET_CTRL_1_SIGNAL_DETECT_FRC_SHIFT                      7

/* SIGDET :: CTRL_1 :: energy_detect_frc_val [06:06] */
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_VAL_MASK                   0x0040
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_VAL_ALIGN                  0
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_VAL_BITS                   1
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_VAL_SHIFT                  6

/* SIGDET :: CTRL_1 :: energy_detect_frc [05:05] */
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_MASK                       0x0020
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_ALIGN                      0
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_BITS                       1
#define SIGDET_CTRL_1_ENERGY_DETECT_FRC_SHIFT                      5

/* SIGDET :: CTRL_1 :: signal_detect_filter_1us [04:04] */
#define SIGDET_CTRL_1_SIGNAL_DETECT_FILTER_1US_MASK                0x0010
#define SIGDET_CTRL_1_SIGNAL_DETECT_FILTER_1US_ALIGN               0
#define SIGDET_CTRL_1_SIGNAL_DETECT_FILTER_1US_BITS                1
#define SIGDET_CTRL_1_SIGNAL_DETECT_FILTER_1US_SHIFT               4

/* SIGDET :: CTRL_1 :: ignore_lp_mode [03:03] */
#define SIGDET_CTRL_1_IGNORE_LP_MODE_MASK                          0x0008
#define SIGDET_CTRL_1_IGNORE_LP_MODE_ALIGN                         0
#define SIGDET_CTRL_1_IGNORE_LP_MODE_BITS                          1
#define SIGDET_CTRL_1_IGNORE_LP_MODE_SHIFT                         3

/* SIGDET :: CTRL_1 :: ext_los_inv [02:02] */
#define SIGDET_CTRL_1_EXT_LOS_INV_MASK                             0x0004
#define SIGDET_CTRL_1_EXT_LOS_INV_ALIGN                            0
#define SIGDET_CTRL_1_EXT_LOS_INV_BITS                             1
#define SIGDET_CTRL_1_EXT_LOS_INV_SHIFT                            2

/* SIGDET :: CTRL_1 :: ext_los_en [01:01] */
#define SIGDET_CTRL_1_EXT_LOS_EN_MASK                              0x0002
#define SIGDET_CTRL_1_EXT_LOS_EN_ALIGN                             0
#define SIGDET_CTRL_1_EXT_LOS_EN_BITS                              1
#define SIGDET_CTRL_1_EXT_LOS_EN_SHIFT                             1

/* SIGDET :: CTRL_1 :: afe_signal_detect_dis [00:00] */
#define SIGDET_CTRL_1_AFE_SIGNAL_DETECT_DIS_MASK                   0x0001
#define SIGDET_CTRL_1_AFE_SIGNAL_DETECT_DIS_ALIGN                  0
#define SIGDET_CTRL_1_AFE_SIGNAL_DETECT_DIS_BITS                   1
#define SIGDET_CTRL_1_AFE_SIGNAL_DETECT_DIS_SHIFT                  0


/****************************************************************************
 * SIGDET :: CTRL_2
 */
/* SIGDET :: CTRL_2 :: reserved0 [15:14] */
#define SIGDET_CTRL_2_RESERVED0_MASK                               0xc000
#define SIGDET_CTRL_2_RESERVED0_ALIGN                              0
#define SIGDET_CTRL_2_RESERVED0_BITS                               2
#define SIGDET_CTRL_2_RESERVED0_SHIFT                              14

/* SIGDET :: CTRL_2 :: hold_sd_count [13:11] */
#define SIGDET_CTRL_2_HOLD_SD_COUNT_MASK                           0x3800
#define SIGDET_CTRL_2_HOLD_SD_COUNT_ALIGN                          0
#define SIGDET_CTRL_2_HOLD_SD_COUNT_BITS                           3
#define SIGDET_CTRL_2_HOLD_SD_COUNT_SHIFT                          11

/* SIGDET :: CTRL_2 :: hold_los_count [10:08] */
#define SIGDET_CTRL_2_HOLD_LOS_COUNT_MASK                          0x0700
#define SIGDET_CTRL_2_HOLD_LOS_COUNT_ALIGN                         0
#define SIGDET_CTRL_2_HOLD_LOS_COUNT_BITS                          3
#define SIGDET_CTRL_2_HOLD_LOS_COUNT_SHIFT                         8

/* SIGDET :: CTRL_2 :: reserved1 [07:07] */
#define SIGDET_CTRL_2_RESERVED1_MASK                               0x0080
#define SIGDET_CTRL_2_RESERVED1_ALIGN                              0
#define SIGDET_CTRL_2_RESERVED1_BITS                               1
#define SIGDET_CTRL_2_RESERVED1_SHIFT                              7

/* SIGDET :: CTRL_2 :: signal_detect_thresh [06:04] */
#define SIGDET_CTRL_2_SIGNAL_DETECT_THRESH_MASK                    0x0070
#define SIGDET_CTRL_2_SIGNAL_DETECT_THRESH_ALIGN                   0
#define SIGDET_CTRL_2_SIGNAL_DETECT_THRESH_BITS                    3
#define SIGDET_CTRL_2_SIGNAL_DETECT_THRESH_SHIFT                   4

/* SIGDET :: CTRL_2 :: reserved2 [03:03] */
#define SIGDET_CTRL_2_RESERVED2_MASK                               0x0008
#define SIGDET_CTRL_2_RESERVED2_ALIGN                              0
#define SIGDET_CTRL_2_RESERVED2_BITS                               1
#define SIGDET_CTRL_2_RESERVED2_SHIFT                              3

/* SIGDET :: CTRL_2 :: los_thresh [02:00] */
#define SIGDET_CTRL_2_LOS_THRESH_MASK                              0x0007
#define SIGDET_CTRL_2_LOS_THRESH_ALIGN                             0
#define SIGDET_CTRL_2_LOS_THRESH_BITS                              3
#define SIGDET_CTRL_2_LOS_THRESH_SHIFT                             0


/****************************************************************************
 * SIGDET :: STATUS_0
 */
/* SIGDET :: STATUS_0 :: reserved0 [15:11] */
#define SIGDET_STATUS_0_RESERVED0_MASK                             0xf800
#define SIGDET_STATUS_0_RESERVED0_ALIGN                            0
#define SIGDET_STATUS_0_RESERVED0_BITS                             5
#define SIGDET_STATUS_0_RESERVED0_SHIFT                            11

/* SIGDET :: STATUS_0 :: afe_sigdet_thresh [10:08] */
#define SIGDET_STATUS_0_AFE_SIGDET_THRESH_MASK                     0x0700
#define SIGDET_STATUS_0_AFE_SIGDET_THRESH_ALIGN                    0
#define SIGDET_STATUS_0_AFE_SIGDET_THRESH_BITS                     3
#define SIGDET_STATUS_0_AFE_SIGDET_THRESH_SHIFT                    8

/* SIGDET :: STATUS_0 :: reserved1 [07:06] */
#define SIGDET_STATUS_0_RESERVED1_MASK                             0x00c0
#define SIGDET_STATUS_0_RESERVED1_ALIGN                            0
#define SIGDET_STATUS_0_RESERVED1_BITS                             2
#define SIGDET_STATUS_0_RESERVED1_SHIFT                            6

/* SIGDET :: STATUS_0 :: signal_detect_raw_change [05:05] */
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_CHANGE_MASK              0x0020
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_CHANGE_ALIGN             0
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_CHANGE_BITS              1
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_CHANGE_SHIFT             5

/* SIGDET :: STATUS_0 :: signal_detect_raw [04:04] */
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_MASK                     0x0010
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_ALIGN                    0
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_BITS                     1
#define SIGDET_STATUS_0_SIGNAL_DETECT_RAW_SHIFT                    4

/* SIGDET :: STATUS_0 :: energy_detect_change [03:03] */
#define SIGDET_STATUS_0_ENERGY_DETECT_CHANGE_MASK                  0x0008
#define SIGDET_STATUS_0_ENERGY_DETECT_CHANGE_ALIGN                 0
#define SIGDET_STATUS_0_ENERGY_DETECT_CHANGE_BITS                  1
#define SIGDET_STATUS_0_ENERGY_DETECT_CHANGE_SHIFT                 3

/* SIGDET :: STATUS_0 :: energy_detect [02:02] */
#define SIGDET_STATUS_0_ENERGY_DETECT_MASK                         0x0004
#define SIGDET_STATUS_0_ENERGY_DETECT_ALIGN                        0
#define SIGDET_STATUS_0_ENERGY_DETECT_BITS                         1
#define SIGDET_STATUS_0_ENERGY_DETECT_SHIFT                        2

/* SIGDET :: STATUS_0 :: signal_detect_change [01:01] */
#define SIGDET_STATUS_0_SIGNAL_DETECT_CHANGE_MASK                  0x0002
#define SIGDET_STATUS_0_SIGNAL_DETECT_CHANGE_ALIGN                 0
#define SIGDET_STATUS_0_SIGNAL_DETECT_CHANGE_BITS                  1
#define SIGDET_STATUS_0_SIGNAL_DETECT_CHANGE_SHIFT                 1

/* SIGDET :: STATUS_0 :: signal_detect [00:00] */
#define SIGDET_STATUS_0_SIGNAL_DETECT_MASK                         0x0001
#define SIGDET_STATUS_0_SIGNAL_DETECT_ALIGN                        0
#define SIGDET_STATUS_0_SIGNAL_DETECT_BITS                         1
#define SIGDET_STATUS_0_SIGNAL_DETECT_SHIFT                        0


/****************************************************************************
 * eagle_tsc_tlb_blk_TLB_RX
 */
/****************************************************************************
 * TLB_RX :: PRBS_CHK_CNT_CONFIG
 */
/* TLB_RX :: PRBS_CHK_CNT_CONFIG :: reserved0 [15:13] */
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED0_MASK                  0xe000
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED0_ALIGN                 0
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED0_BITS                  3
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED0_SHIFT                 13

/* TLB_RX :: PRBS_CHK_CNT_CONFIG :: prbs_chk_ool_cnt [12:08] */
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_OOL_CNT_MASK           0x1f00
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_OOL_CNT_ALIGN          0
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_OOL_CNT_BITS           5
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_OOL_CNT_SHIFT          8

/* TLB_RX :: PRBS_CHK_CNT_CONFIG :: reserved1 [07:05] */
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED1_MASK                  0x00e0
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED1_ALIGN                 0
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED1_BITS                  3
#define TLB_RX_PRBS_CHK_CNT_CONFIG_RESERVED1_SHIFT                 5

/* TLB_RX :: PRBS_CHK_CNT_CONFIG :: prbs_chk_lock_cnt [04:00] */
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_LOCK_CNT_MASK          0x001f
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_LOCK_CNT_ALIGN         0
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_LOCK_CNT_BITS          5
#define TLB_RX_PRBS_CHK_CNT_CONFIG_PRBS_CHK_LOCK_CNT_SHIFT         0


/****************************************************************************
 * TLB_RX :: PRBS_CHK_CONFIG
 */
/* TLB_RX :: PRBS_CHK_CONFIG :: reserved0 [15:12] */
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED0_MASK                      0xf000
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED0_ALIGN                     0
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED0_BITS                      4
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED0_SHIFT                     12

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_clk_en_frc_on [11:11] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_CLK_EN_FRC_ON_MASK         0x0800
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_CLK_EN_FRC_ON_ALIGN        0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_CLK_EN_FRC_ON_BITS         1
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_CLK_EN_FRC_ON_SHIFT        11

/* TLB_RX :: PRBS_CHK_CONFIG :: trnsum_error_count_en [10:10] */
#define TLB_RX_PRBS_CHK_CONFIG_TRNSUM_ERROR_COUNT_EN_MASK          0x0400
#define TLB_RX_PRBS_CHK_CONFIG_TRNSUM_ERROR_COUNT_EN_ALIGN         0
#define TLB_RX_PRBS_CHK_CONFIG_TRNSUM_ERROR_COUNT_EN_BITS          1
#define TLB_RX_PRBS_CHK_CONFIG_TRNSUM_ERROR_COUNT_EN_SHIFT         10

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_err_cnt_burst_mode [09:09] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_ERR_CNT_BURST_MODE_MASK    0x0200
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_ERR_CNT_BURST_MODE_ALIGN   0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_ERR_CNT_BURST_MODE_BITS    1
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_ERR_CNT_BURST_MODE_SHIFT   9

/* TLB_RX :: PRBS_CHK_CONFIG :: reserved1 [08:08] */
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED1_MASK                      0x0100
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED1_ALIGN                     0
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED1_BITS                      1
#define TLB_RX_PRBS_CHK_CONFIG_RESERVED1_SHIFT                     8

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_en_auto_mode [07:07] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_AUTO_MODE_MASK          0x0080
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_AUTO_MODE_ALIGN         0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_AUTO_MODE_BITS          1
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_AUTO_MODE_SHIFT         7

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_mode [06:05] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_MASK                  0x0060
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_ALIGN                 0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_BITS                  2
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_SHIFT                 5

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_inv [04:04] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_INV_MASK                   0x0010
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_INV_ALIGN                  0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_INV_BITS                   1
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_INV_SHIFT                  4

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_mode_sel [03:01] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_SEL_MASK              0x000e
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_SEL_ALIGN             0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_SEL_BITS              3
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_MODE_SEL_SHIFT             1

/* TLB_RX :: PRBS_CHK_CONFIG :: prbs_chk_en [00:00] */
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_MASK                    0x0001
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_ALIGN                   0
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_BITS                    1
#define TLB_RX_PRBS_CHK_CONFIG_PRBS_CHK_EN_SHIFT                   0


/****************************************************************************
 * TLB_RX :: DIG_LPBK_CONFIG
 */
/* TLB_RX :: DIG_LPBK_CONFIG :: reserved0 [15:03] */
#define TLB_RX_DIG_LPBK_CONFIG_RESERVED0_MASK                      0xfff8
#define TLB_RX_DIG_LPBK_CONFIG_RESERVED0_ALIGN                     0
#define TLB_RX_DIG_LPBK_CONFIG_RESERVED0_BITS                      13
#define TLB_RX_DIG_LPBK_CONFIG_RESERVED0_SHIFT                     3

/* TLB_RX :: DIG_LPBK_CONFIG :: dig_lpbk_pd_flt_bypass [02:02] */
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_FLT_BYPASS_MASK         0x0004
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_FLT_BYPASS_ALIGN        0
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_FLT_BYPASS_BITS         1
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_FLT_BYPASS_SHIFT        2

/* TLB_RX :: DIG_LPBK_CONFIG :: dig_lpbk_pd_mode [01:01] */
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_MODE_MASK               0x0002
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_MODE_ALIGN              0
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_MODE_BITS               1
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_PD_MODE_SHIFT              1

/* TLB_RX :: DIG_LPBK_CONFIG :: dig_lpbk_en [00:00] */
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_EN_MASK                    0x0001
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_EN_ALIGN                   0
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_EN_BITS                    1
#define TLB_RX_DIG_LPBK_CONFIG_DIG_LPBK_EN_SHIFT                   0


/****************************************************************************
 * TLB_RX :: TLB_RX_MISC_CONFIG
 */
/* TLB_RX :: TLB_RX_MISC_CONFIG :: reserved0 [15:03] */
#define TLB_RX_TLB_RX_MISC_CONFIG_RESERVED0_MASK                   0xfff8
#define TLB_RX_TLB_RX_MISC_CONFIG_RESERVED0_ALIGN                  0
#define TLB_RX_TLB_RX_MISC_CONFIG_RESERVED0_BITS                   13
#define TLB_RX_TLB_RX_MISC_CONFIG_RESERVED0_SHIFT                  3

/* TLB_RX :: TLB_RX_MISC_CONFIG :: dbg_mask_dig_lpbk_en [02:02] */
#define TLB_RX_TLB_RX_MISC_CONFIG_DBG_MASK_DIG_LPBK_EN_MASK        0x0004
#define TLB_RX_TLB_RX_MISC_CONFIG_DBG_MASK_DIG_LPBK_EN_ALIGN       0
#define TLB_RX_TLB_RX_MISC_CONFIG_DBG_MASK_DIG_LPBK_EN_BITS        1
#define TLB_RX_TLB_RX_MISC_CONFIG_DBG_MASK_DIG_LPBK_EN_SHIFT       2

/* TLB_RX :: TLB_RX_MISC_CONFIG :: rx_aggregator_bypass_en [01:01] */
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_AGGREGATOR_BYPASS_EN_MASK     0x0002
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_AGGREGATOR_BYPASS_EN_ALIGN    0
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_AGGREGATOR_BYPASS_EN_BITS     1
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_AGGREGATOR_BYPASS_EN_SHIFT    1

/* TLB_RX :: TLB_RX_MISC_CONFIG :: rx_pmd_dp_invert [00:00] */
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_PMD_DP_INVERT_MASK            0x0001
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_PMD_DP_INVERT_ALIGN           0
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_PMD_DP_INVERT_BITS            1
#define TLB_RX_TLB_RX_MISC_CONFIG_RX_PMD_DP_INVERT_SHIFT           0


/****************************************************************************
 * TLB_RX :: PRBS_CHK_EN_TIMER_CONTROL
 */
/* TLB_RX :: PRBS_CHK_EN_TIMER_CONTROL :: reserved0 [15:13] */
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED0_MASK            0xe000
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED0_ALIGN           0
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED0_BITS            3
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED0_SHIFT           13

/* TLB_RX :: PRBS_CHK_EN_TIMER_CONTROL :: prbs_chk_en_timeout [12:08] */
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMEOUT_MASK  0x1f00
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMEOUT_ALIGN 0
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMEOUT_BITS  5
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMEOUT_SHIFT 8

/* TLB_RX :: PRBS_CHK_EN_TIMER_CONTROL :: reserved1 [07:02] */
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED1_MASK            0x00fc
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED1_ALIGN           0
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED1_BITS            6
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_RESERVED1_SHIFT           2

/* TLB_RX :: PRBS_CHK_EN_TIMER_CONTROL :: prbs_chk_en_timer_mode [01:00] */
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMER_MODE_MASK 0x0003
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMER_MODE_ALIGN 0
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMER_MODE_BITS 2
#define TLB_RX_PRBS_CHK_EN_TIMER_CONTROL_PRBS_CHK_EN_TIMER_MODE_SHIFT 0


/****************************************************************************
 * TLB_RX :: DIG_LPBK_PD_STATUS
 */
/* TLB_RX :: DIG_LPBK_PD_STATUS :: reserved0 [15:02] */
#define TLB_RX_DIG_LPBK_PD_STATUS_RESERVED0_MASK                   0xfffc
#define TLB_RX_DIG_LPBK_PD_STATUS_RESERVED0_ALIGN                  0
#define TLB_RX_DIG_LPBK_PD_STATUS_RESERVED0_BITS                   14
#define TLB_RX_DIG_LPBK_PD_STATUS_RESERVED0_SHIFT                  2

/* TLB_RX :: DIG_LPBK_PD_STATUS :: dig_lpbk_pd_early_ind [01:01] */
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_EARLY_IND_MASK       0x0002
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_EARLY_IND_ALIGN      0
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_EARLY_IND_BITS       1
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_EARLY_IND_SHIFT      1

/* TLB_RX :: DIG_LPBK_PD_STATUS :: dig_lpbk_pd_late_ind [00:00] */
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_LATE_IND_MASK        0x0001
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_LATE_IND_ALIGN       0
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_LATE_IND_BITS        1
#define TLB_RX_DIG_LPBK_PD_STATUS_DIG_LPBK_PD_LATE_IND_SHIFT       0


/****************************************************************************
 * TLB_RX :: PRBS_CHK_LOCK_STATUS
 */
/* TLB_RX :: PRBS_CHK_LOCK_STATUS :: reserved0 [15:01] */
#define TLB_RX_PRBS_CHK_LOCK_STATUS_RESERVED0_MASK                 0xfffe
#define TLB_RX_PRBS_CHK_LOCK_STATUS_RESERVED0_ALIGN                0
#define TLB_RX_PRBS_CHK_LOCK_STATUS_RESERVED0_BITS                 15
#define TLB_RX_PRBS_CHK_LOCK_STATUS_RESERVED0_SHIFT                1

/* TLB_RX :: PRBS_CHK_LOCK_STATUS :: prbs_chk_lock [00:00] */
#define TLB_RX_PRBS_CHK_LOCK_STATUS_PRBS_CHK_LOCK_MASK             0x0001
#define TLB_RX_PRBS_CHK_LOCK_STATUS_PRBS_CHK_LOCK_ALIGN            0
#define TLB_RX_PRBS_CHK_LOCK_STATUS_PRBS_CHK_LOCK_BITS             1
#define TLB_RX_PRBS_CHK_LOCK_STATUS_PRBS_CHK_LOCK_SHIFT            0


/****************************************************************************
 * TLB_RX :: PRBS_CHK_ERR_CNT_MSB_STATUS
 */
/* TLB_RX :: PRBS_CHK_ERR_CNT_MSB_STATUS :: prbs_chk_lock_lost_lh [15:15] */
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_LOCK_LOST_LH_MASK 0x8000
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_LOCK_LOST_LH_ALIGN 0
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_LOCK_LOST_LH_BITS 1
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_LOCK_LOST_LH_SHIFT 15

/* TLB_RX :: PRBS_CHK_ERR_CNT_MSB_STATUS :: prbs_chk_err_cnt_msb [14:00] */
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_ERR_CNT_MSB_MASK 0x7fff
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_ERR_CNT_MSB_ALIGN 0
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_ERR_CNT_MSB_BITS 15
#define TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS_PRBS_CHK_ERR_CNT_MSB_SHIFT 0


/****************************************************************************
 * TLB_RX :: PRBS_CHK_ERR_CNT_LSB_STATUS
 */
/* TLB_RX :: PRBS_CHK_ERR_CNT_LSB_STATUS :: prbs_chk_err_cnt_lsb [15:00] */
#define TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_PRBS_CHK_ERR_CNT_LSB_MASK 0xffff
#define TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_PRBS_CHK_ERR_CNT_LSB_ALIGN 0
#define TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_PRBS_CHK_ERR_CNT_LSB_BITS 16
#define TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS_PRBS_CHK_ERR_CNT_LSB_SHIFT 0


/****************************************************************************
 * TLB_RX :: PMD_RX_LOCK_STATUS
 */
/* TLB_RX :: PMD_RX_LOCK_STATUS :: reserved0 [15:02] */
#define TLB_RX_PMD_RX_LOCK_STATUS_RESERVED0_MASK                   0xfffc
#define TLB_RX_PMD_RX_LOCK_STATUS_RESERVED0_ALIGN                  0
#define TLB_RX_PMD_RX_LOCK_STATUS_RESERVED0_BITS                   14
#define TLB_RX_PMD_RX_LOCK_STATUS_RESERVED0_SHIFT                  2

/* TLB_RX :: PMD_RX_LOCK_STATUS :: pmd_rx_lock_change [01:01] */
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_CHANGE_MASK          0x0002
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_CHANGE_ALIGN         0
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_CHANGE_BITS          1
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_CHANGE_SHIFT         1

/* TLB_RX :: PMD_RX_LOCK_STATUS :: pmd_rx_lock [00:00] */
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_MASK                 0x0001
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_ALIGN                0
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_BITS                 1
#define TLB_RX_PMD_RX_LOCK_STATUS_PMD_RX_LOCK_SHIFT                0


/****************************************************************************
 * eagle_tsc_tlb_blk_TLB_TX
 */
/****************************************************************************
 * TLB_TX :: PATT_GEN_CONFIG
 */
/* TLB_TX :: PATT_GEN_CONFIG :: patt_gen_start_pos [15:12] */
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_START_POS_MASK             0xf000
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_START_POS_ALIGN            0
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_START_POS_BITS             4
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_START_POS_SHIFT            12

/* TLB_TX :: PATT_GEN_CONFIG :: patt_gen_stop_pos [11:08] */
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_STOP_POS_MASK              0x0f00
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_STOP_POS_ALIGN             0
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_STOP_POS_BITS              4
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_STOP_POS_SHIFT             8

/* TLB_TX :: PATT_GEN_CONFIG :: reserved0 [07:01] */
#define TLB_TX_PATT_GEN_CONFIG_RESERVED0_MASK                      0x00fe
#define TLB_TX_PATT_GEN_CONFIG_RESERVED0_ALIGN                     0
#define TLB_TX_PATT_GEN_CONFIG_RESERVED0_BITS                      7
#define TLB_TX_PATT_GEN_CONFIG_RESERVED0_SHIFT                     1

/* TLB_TX :: PATT_GEN_CONFIG :: patt_gen_en [00:00] */
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_EN_MASK                    0x0001
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_EN_ALIGN                   0
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_EN_BITS                    1
#define TLB_TX_PATT_GEN_CONFIG_PATT_GEN_EN_SHIFT                   0


/****************************************************************************
 * TLB_TX :: PRBS_GEN_CONFIG
 */
/* TLB_TX :: PRBS_GEN_CONFIG :: reserved0 [15:06] */
#define TLB_TX_PRBS_GEN_CONFIG_RESERVED0_MASK                      0xffc0
#define TLB_TX_PRBS_GEN_CONFIG_RESERVED0_ALIGN                     0
#define TLB_TX_PRBS_GEN_CONFIG_RESERVED0_BITS                      10
#define TLB_TX_PRBS_GEN_CONFIG_RESERVED0_SHIFT                     6

/* TLB_TX :: PRBS_GEN_CONFIG :: prbs_gen_err_ins [05:05] */
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_ERR_INS_MASK               0x0020
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_ERR_INS_ALIGN              0
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_ERR_INS_BITS               1
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_ERR_INS_SHIFT              5

/* TLB_TX :: PRBS_GEN_CONFIG :: prbs_gen_inv [04:04] */
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_INV_MASK                   0x0010
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_INV_ALIGN                  0
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_INV_BITS                   1
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_INV_SHIFT                  4

/* TLB_TX :: PRBS_GEN_CONFIG :: prbs_gen_mode_sel [03:01] */
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_MODE_SEL_MASK              0x000e
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_MODE_SEL_ALIGN             0
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_MODE_SEL_BITS              3
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_MODE_SEL_SHIFT             1

/* TLB_TX :: PRBS_GEN_CONFIG :: prbs_gen_en [00:00] */
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_EN_MASK                    0x0001
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_EN_ALIGN                   0
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_EN_BITS                    1
#define TLB_TX_PRBS_GEN_CONFIG_PRBS_GEN_EN_SHIFT                   0


/****************************************************************************
 * TLB_TX :: RMT_LPBK_CONFIG
 */
/* TLB_TX :: RMT_LPBK_CONFIG :: reserved0 [15:03] */
#define TLB_TX_RMT_LPBK_CONFIG_RESERVED0_MASK                      0xfff8
#define TLB_TX_RMT_LPBK_CONFIG_RESERVED0_ALIGN                     0
#define TLB_TX_RMT_LPBK_CONFIG_RESERVED0_BITS                      13
#define TLB_TX_RMT_LPBK_CONFIG_RESERVED0_SHIFT                     3

/* TLB_TX :: RMT_LPBK_CONFIG :: rmt_lpbk_pd_frc_on [02:02] */
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_FRC_ON_MASK             0x0004
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_FRC_ON_ALIGN            0
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_FRC_ON_BITS             1
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_FRC_ON_SHIFT            2

/* TLB_TX :: RMT_LPBK_CONFIG :: rmt_lpbk_pd_mode [01:01] */
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_MODE_MASK               0x0002
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_MODE_ALIGN              0
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_MODE_BITS               1
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_PD_MODE_SHIFT              1

/* TLB_TX :: RMT_LPBK_CONFIG :: rmt_lpbk_en [00:00] */
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_EN_MASK                    0x0001
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_EN_ALIGN                   0
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_EN_BITS                    1
#define TLB_TX_RMT_LPBK_CONFIG_RMT_LPBK_EN_SHIFT                   0


/****************************************************************************
 * TLB_TX :: TLB_TX_MISC_CONFIG
 */
/* TLB_TX :: TLB_TX_MISC_CONFIG :: reserved0 [15:03] */
#define TLB_TX_TLB_TX_MISC_CONFIG_RESERVED0_MASK                   0xfff8
#define TLB_TX_TLB_TX_MISC_CONFIG_RESERVED0_ALIGN                  0
#define TLB_TX_TLB_TX_MISC_CONFIG_RESERVED0_BITS                   13
#define TLB_TX_TLB_TX_MISC_CONFIG_RESERVED0_SHIFT                  3

/* TLB_TX :: TLB_TX_MISC_CONFIG :: tx_mux_sel_order [02:02] */
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_MUX_SEL_ORDER_MASK            0x0004
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_MUX_SEL_ORDER_ALIGN           0
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_MUX_SEL_ORDER_BITS            1
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_MUX_SEL_ORDER_SHIFT           2

/* TLB_TX :: TLB_TX_MISC_CONFIG :: tx_pcs_native_ana_frmt_en [01:01] */
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PCS_NATIVE_ANA_FRMT_EN_MASK   0x0002
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PCS_NATIVE_ANA_FRMT_EN_ALIGN  0
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PCS_NATIVE_ANA_FRMT_EN_BITS   1
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PCS_NATIVE_ANA_FRMT_EN_SHIFT  1

/* TLB_TX :: TLB_TX_MISC_CONFIG :: tx_pmd_dp_invert [00:00] */
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PMD_DP_INVERT_MASK            0x0001
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PMD_DP_INVERT_ALIGN           0
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PMD_DP_INVERT_BITS            1
#define TLB_TX_TLB_TX_MISC_CONFIG_TX_PMD_DP_INVERT_SHIFT           0


/****************************************************************************
 * TLB_TX :: TX_PI_LOOP_TIMING_CONFIG
 */
/* TLB_TX :: TX_PI_LOOP_TIMING_CONFIG :: reserved0 [15:01] */
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_RESERVED0_MASK             0xfffe
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_RESERVED0_ALIGN            0
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_RESERVED0_BITS             15
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_RESERVED0_SHIFT            1

/* TLB_TX :: TX_PI_LOOP_TIMING_CONFIG :: tx_pi_loop_timing_src_sel [00:00] */
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_TX_PI_LOOP_TIMING_SRC_SEL_MASK 0x0001
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_TX_PI_LOOP_TIMING_SRC_SEL_ALIGN 0
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_TX_PI_LOOP_TIMING_SRC_SEL_BITS 1
#define TLB_TX_TX_PI_LOOP_TIMING_CONFIG_TX_PI_LOOP_TIMING_SRC_SEL_SHIFT 0


/****************************************************************************
 * TLB_TX :: RMT_LPBK_PD_STATUS
 */
/* TLB_TX :: RMT_LPBK_PD_STATUS :: reserved0 [15:02] */
#define TLB_TX_RMT_LPBK_PD_STATUS_RESERVED0_MASK                   0xfffc
#define TLB_TX_RMT_LPBK_PD_STATUS_RESERVED0_ALIGN                  0
#define TLB_TX_RMT_LPBK_PD_STATUS_RESERVED0_BITS                   14
#define TLB_TX_RMT_LPBK_PD_STATUS_RESERVED0_SHIFT                  2

/* TLB_TX :: RMT_LPBK_PD_STATUS :: rmt_lpbk_pd_early_ind [01:01] */
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_EARLY_IND_MASK       0x0002
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_EARLY_IND_ALIGN      0
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_EARLY_IND_BITS       1
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_EARLY_IND_SHIFT      1

/* TLB_TX :: RMT_LPBK_PD_STATUS :: rmt_lpbk_pd_late_ind [00:00] */
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_LATE_IND_MASK        0x0001
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_LATE_IND_ALIGN       0
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_LATE_IND_BITS        1
#define TLB_TX_RMT_LPBK_PD_STATUS_RMT_LPBK_PD_LATE_IND_SHIFT       0


/****************************************************************************
 * eagle_tsc_dig_com_blk_DIG_COM
 */
/****************************************************************************
 * DIG_COM :: REVID0
 */
/* DIG_COM :: REVID0 :: revid_rev_letter [15:14] */
#define DIG_COM_REVID0_REVID_REV_LETTER_MASK                       0xc000
#define DIG_COM_REVID0_REVID_REV_LETTER_ALIGN                      0
#define DIG_COM_REVID0_REVID_REV_LETTER_BITS                       2
#define DIG_COM_REVID0_REVID_REV_LETTER_SHIFT                      14

/* DIG_COM :: REVID0 :: revid_rev_number [13:11] */
#define DIG_COM_REVID0_REVID_REV_NUMBER_MASK                       0x3800
#define DIG_COM_REVID0_REVID_REV_NUMBER_ALIGN                      0
#define DIG_COM_REVID0_REVID_REV_NUMBER_BITS                       3
#define DIG_COM_REVID0_REVID_REV_NUMBER_SHIFT                      11

/* DIG_COM :: REVID0 :: revid_bonding [10:09] */
#define DIG_COM_REVID0_REVID_BONDING_MASK                          0x0600
#define DIG_COM_REVID0_REVID_BONDING_ALIGN                         0
#define DIG_COM_REVID0_REVID_BONDING_BITS                          2
#define DIG_COM_REVID0_REVID_BONDING_SHIFT                         9

/* DIG_COM :: REVID0 :: revid_process [08:06] */
#define DIG_COM_REVID0_REVID_PROCESS_MASK                          0x01c0
#define DIG_COM_REVID0_REVID_PROCESS_ALIGN                         0
#define DIG_COM_REVID0_REVID_PROCESS_BITS                          3
#define DIG_COM_REVID0_REVID_PROCESS_SHIFT                         6

/* DIG_COM :: REVID0 :: revid_model [05:00] */
#define DIG_COM_REVID0_REVID_MODEL_MASK                            0x003f
#define DIG_COM_REVID0_REVID_MODEL_ALIGN                           0
#define DIG_COM_REVID0_REVID_MODEL_BITS                            6
#define DIG_COM_REVID0_REVID_MODEL_SHIFT                           0


/****************************************************************************
 * DIG_COM :: RESET_CONTROL_PMD
 */
/* DIG_COM :: RESET_CONTROL_PMD :: reserved0 [15:01] */
#define DIG_COM_RESET_CONTROL_PMD_RESERVED0_MASK                   0xfffe
#define DIG_COM_RESET_CONTROL_PMD_RESERVED0_ALIGN                  0
#define DIG_COM_RESET_CONTROL_PMD_RESERVED0_BITS                   15
#define DIG_COM_RESET_CONTROL_PMD_RESERVED0_SHIFT                  1

/* DIG_COM :: RESET_CONTROL_PMD :: core_s_rstb [00:00] */
#define DIG_COM_RESET_CONTROL_PMD_CORE_S_RSTB_MASK                 0x0001
#define DIG_COM_RESET_CONTROL_PMD_CORE_S_RSTB_ALIGN                0
#define DIG_COM_RESET_CONTROL_PMD_CORE_S_RSTB_BITS                 1
#define DIG_COM_RESET_CONTROL_PMD_CORE_S_RSTB_SHIFT                0


/****************************************************************************
 * DIG_COM :: RESET_CONTROL_CORE_DP
 */
/* DIG_COM :: RESET_CONTROL_CORE_DP :: reserved0 [15:15] */
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED0_MASK               0x8000
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED0_ALIGN              0
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED0_BITS               1
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED0_SHIFT              15

/* DIG_COM :: RESET_CONTROL_CORE_DP :: tx_pi_loop_filter_stable [14:14] */
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_PI_LOOP_FILTER_STABLE_MASK 0x4000
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_PI_LOOP_FILTER_STABLE_ALIGN 0
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_PI_LOOP_FILTER_STABLE_BITS 1
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_PI_LOOP_FILTER_STABLE_SHIFT 14

/* DIG_COM :: RESET_CONTROL_CORE_DP :: afe_s_pll_reset_frc [13:13] */
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_MASK     0x2000
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_ALIGN    0
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_BITS     1
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_SHIFT    13

/* DIG_COM :: RESET_CONTROL_CORE_DP :: afe_s_pll_reset_frc_val [12:12] */
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_VAL_MASK 0x1000
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_VAL_ALIGN 0
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_VAL_BITS 1
#define DIG_COM_RESET_CONTROL_CORE_DP_AFE_S_PLL_RESET_FRC_VAL_SHIFT 12

/* DIG_COM :: RESET_CONTROL_CORE_DP :: tx_s_clkgate_frc_on [11:11] */
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_CLKGATE_FRC_ON_MASK     0x0800
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_CLKGATE_FRC_ON_ALIGN    0
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_CLKGATE_FRC_ON_BITS     1
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_CLKGATE_FRC_ON_SHIFT    11

/* DIG_COM :: RESET_CONTROL_CORE_DP :: tx_s_comclk_frc_on [10:10] */
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_FRC_ON_MASK      0x0400
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_FRC_ON_ALIGN     0
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_FRC_ON_BITS      1
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_FRC_ON_SHIFT     10

/* DIG_COM :: RESET_CONTROL_CORE_DP :: tx_s_comclk_sel [09:09] */
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_SEL_MASK         0x0200
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_SEL_ALIGN        0
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_SEL_BITS         1
#define DIG_COM_RESET_CONTROL_CORE_DP_TX_S_COMCLK_SEL_SHIFT        9

/* DIG_COM :: RESET_CONTROL_CORE_DP :: pmd_tx_clk_vld_frc_val [08:08] */
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_VAL_MASK  0x0100
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_VAL_ALIGN 0
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_VAL_BITS  1
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_VAL_SHIFT 8

/* DIG_COM :: RESET_CONTROL_CORE_DP :: pmd_tx_clk_vld_frc [07:07] */
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_MASK      0x0080
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_ALIGN     0
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_BITS      1
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_TX_CLK_VLD_FRC_SHIFT     7

/* DIG_COM :: RESET_CONTROL_CORE_DP :: reserved1 [06:06] */
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED1_MASK               0x0040
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED1_ALIGN              0
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED1_BITS               1
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED1_SHIFT              6

/* DIG_COM :: RESET_CONTROL_CORE_DP :: pmd_mdio_trans_pkill [05:05] */
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_MDIO_TRANS_PKILL_MASK    0x0020
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_MDIO_TRANS_PKILL_ALIGN   0
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_MDIO_TRANS_PKILL_BITS    1
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_MDIO_TRANS_PKILL_SHIFT   5

/* DIG_COM :: RESET_CONTROL_CORE_DP :: sup_rst_seq_frc [04:04] */
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_MASK         0x0010
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_ALIGN        0
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_BITS         1
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_SHIFT        4

/* DIG_COM :: RESET_CONTROL_CORE_DP :: sup_rst_seq_frc_val [03:03] */
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_VAL_MASK     0x0008
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_VAL_ALIGN    0
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_VAL_BITS     1
#define DIG_COM_RESET_CONTROL_CORE_DP_SUP_RST_SEQ_FRC_VAL_SHIFT    3

/* DIG_COM :: RESET_CONTROL_CORE_DP :: reserved2 [02:02] */
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED2_MASK               0x0004
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED2_ALIGN              0
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED2_BITS               1
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED2_SHIFT              2

/* DIG_COM :: RESET_CONTROL_CORE_DP :: pmd_core_dp_h_rstb_pkill [01:01] */
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_CORE_DP_H_RSTB_PKILL_MASK 0x0002
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_CORE_DP_H_RSTB_PKILL_ALIGN 0
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_CORE_DP_H_RSTB_PKILL_BITS 1
#define DIG_COM_RESET_CONTROL_CORE_DP_PMD_CORE_DP_H_RSTB_PKILL_SHIFT 1

/* DIG_COM :: RESET_CONTROL_CORE_DP :: reserved3 [00:00] */
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED3_MASK               0x0001
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED3_ALIGN              0
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED3_BITS               1
#define DIG_COM_RESET_CONTROL_CORE_DP_RESERVED3_SHIFT              0


/****************************************************************************
 * DIG_COM :: CORE_MULTICAST_MASK_CONRTOL
 */
/* DIG_COM :: CORE_MULTICAST_MASK_CONRTOL :: reserved0 [15:04] */
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_RESERVED0_MASK         0xfff0
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_RESERVED0_ALIGN        0
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_RESERVED0_BITS         12
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_RESERVED0_SHIFT        4

/* DIG_COM :: CORE_MULTICAST_MASK_CONRTOL :: core_multicast_mask_control [03:00] */
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_CORE_MULTICAST_MASK_CONTROL_MASK 0x000f
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_CORE_MULTICAST_MASK_CONTROL_ALIGN 0
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_CORE_MULTICAST_MASK_CONTROL_BITS 4
#define DIG_COM_CORE_MULTICAST_MASK_CONRTOL_CORE_MULTICAST_MASK_CONTROL_SHIFT 0


/****************************************************************************
 * DIG_COM :: TOP_USER_CONTROL_0
 */
/* DIG_COM :: TOP_USER_CONTROL_0 :: uc_active [15:15] */
#define DIG_COM_TOP_USER_CONTROL_0_UC_ACTIVE_MASK                  0x8000
#define DIG_COM_TOP_USER_CONTROL_0_UC_ACTIVE_ALIGN                 0
#define DIG_COM_TOP_USER_CONTROL_0_UC_ACTIVE_BITS                  1
#define DIG_COM_TOP_USER_CONTROL_0_UC_ACTIVE_SHIFT                 15

/* DIG_COM :: TOP_USER_CONTROL_0 :: afe_s_pll_pwrdn [14:14] */
#define DIG_COM_TOP_USER_CONTROL_0_AFE_S_PLL_PWRDN_MASK            0x4000
#define DIG_COM_TOP_USER_CONTROL_0_AFE_S_PLL_PWRDN_ALIGN           0
#define DIG_COM_TOP_USER_CONTROL_0_AFE_S_PLL_PWRDN_BITS            1
#define DIG_COM_TOP_USER_CONTROL_0_AFE_S_PLL_PWRDN_SHIFT           14

/* DIG_COM :: TOP_USER_CONTROL_0 :: core_dp_s_rstb [13:13] */
#define DIG_COM_TOP_USER_CONTROL_0_CORE_DP_S_RSTB_MASK             0x2000
#define DIG_COM_TOP_USER_CONTROL_0_CORE_DP_S_RSTB_ALIGN            0
#define DIG_COM_TOP_USER_CONTROL_0_CORE_DP_S_RSTB_BITS             1
#define DIG_COM_TOP_USER_CONTROL_0_CORE_DP_S_RSTB_SHIFT            13

/* DIG_COM :: TOP_USER_CONTROL_0 :: reserved0 [12:10] */
#define DIG_COM_TOP_USER_CONTROL_0_RESERVED0_MASK                  0x1c00
#define DIG_COM_TOP_USER_CONTROL_0_RESERVED0_ALIGN                 0
#define DIG_COM_TOP_USER_CONTROL_0_RESERVED0_BITS                  3
#define DIG_COM_TOP_USER_CONTROL_0_RESERVED0_SHIFT                 10

/* DIG_COM :: TOP_USER_CONTROL_0 :: heartbeat_count_1us [09:00] */
#define DIG_COM_TOP_USER_CONTROL_0_HEARTBEAT_COUNT_1US_MASK        0x03ff
#define DIG_COM_TOP_USER_CONTROL_0_HEARTBEAT_COUNT_1US_ALIGN       0
#define DIG_COM_TOP_USER_CONTROL_0_HEARTBEAT_COUNT_1US_BITS        10
#define DIG_COM_TOP_USER_CONTROL_0_HEARTBEAT_COUNT_1US_SHIFT       0


/****************************************************************************
 * DIG_COM :: UC_ACK_CORE_CONTROL
 */
/* DIG_COM :: UC_ACK_CORE_CONTROL :: reserved0 [15:02] */
#define DIG_COM_UC_ACK_CORE_CONTROL_RESERVED0_MASK                 0xfffc
#define DIG_COM_UC_ACK_CORE_CONTROL_RESERVED0_ALIGN                0
#define DIG_COM_UC_ACK_CORE_CONTROL_RESERVED0_BITS                 14
#define DIG_COM_UC_ACK_CORE_CONTROL_RESERVED0_SHIFT                2

/* DIG_COM :: UC_ACK_CORE_CONTROL :: uc_ack_core_dp_reset [01:01] */
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_DP_RESET_MASK      0x0002
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_DP_RESET_ALIGN     0
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_DP_RESET_BITS      1
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_DP_RESET_SHIFT     1

/* DIG_COM :: UC_ACK_CORE_CONTROL :: uc_ack_core_cfg_done [00:00] */
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_CFG_DONE_MASK      0x0001
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_CFG_DONE_ALIGN     0
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_CFG_DONE_BITS      1
#define DIG_COM_UC_ACK_CORE_CONTROL_UC_ACK_CORE_CFG_DONE_SHIFT     0


/****************************************************************************
 * DIG_COM :: CORE_REG_RESET_OCCURRED_CONTROL
 */
/* DIG_COM :: CORE_REG_RESET_OCCURRED_CONTROL :: reserved0 [15:01] */
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_RESERVED0_MASK     0xfffe
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_RESERVED0_ALIGN    0
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_RESERVED0_BITS     15
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_RESERVED0_SHIFT    1

/* DIG_COM :: CORE_REG_RESET_OCCURRED_CONTROL :: core_reg_reset_occurred [00:00] */
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_CORE_REG_RESET_OCCURRED_MASK 0x0001
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_CORE_REG_RESET_OCCURRED_ALIGN 0
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_CORE_REG_RESET_OCCURRED_BITS 1
#define DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL_CORE_REG_RESET_OCCURRED_SHIFT 0


/****************************************************************************
 * DIG_COM :: RST_SEQ_TIMER_CONTROL
 */
/* DIG_COM :: RST_SEQ_TIMER_CONTROL :: rst_seq_dis_flt_mode [15:14] */
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_DIS_FLT_MODE_MASK    0xc000
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_DIS_FLT_MODE_ALIGN   0
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_DIS_FLT_MODE_BITS    2
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_DIS_FLT_MODE_SHIFT   14

/* DIG_COM :: RST_SEQ_TIMER_CONTROL :: reserved0 [13:11] */
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED0_MASK               0x3800
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED0_ALIGN              0
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED0_BITS               3
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED0_SHIFT              11

/* DIG_COM :: RST_SEQ_TIMER_CONTROL :: pwrdn_seq_timer [10:08] */
#define DIG_COM_RST_SEQ_TIMER_CONTROL_PWRDN_SEQ_TIMER_MASK         0x0700
#define DIG_COM_RST_SEQ_TIMER_CONTROL_PWRDN_SEQ_TIMER_ALIGN        0
#define DIG_COM_RST_SEQ_TIMER_CONTROL_PWRDN_SEQ_TIMER_BITS         3
#define DIG_COM_RST_SEQ_TIMER_CONTROL_PWRDN_SEQ_TIMER_SHIFT        8

/* DIG_COM :: RST_SEQ_TIMER_CONTROL :: reserved1 [07:03] */
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED1_MASK               0x00f8
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED1_ALIGN              0
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED1_BITS               5
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RESERVED1_SHIFT              3

/* DIG_COM :: RST_SEQ_TIMER_CONTROL :: rst_seq_timer [02:00] */
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_TIMER_MASK           0x0007
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_TIMER_ALIGN          0
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_TIMER_BITS           3
#define DIG_COM_RST_SEQ_TIMER_CONTROL_RST_SEQ_TIMER_SHIFT          0


/****************************************************************************
 * DIG_COM :: CORE_DP_RESET_STATE_STATUS
 */
/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: reserved0 [15:15] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED0_MASK          0x8000
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED0_ALIGN         0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED0_BITS          1
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED0_SHIFT         15

/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: lane_reset_released [14:14] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_MASK 0x4000
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_ALIGN 0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_BITS 1
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_SHIFT 14

/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: reserved1 [13:13] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED1_MASK          0x2000
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED1_ALIGN         0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED1_BITS          1
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED1_SHIFT         13

/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: lane_reset_released_index [12:08] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_INDEX_MASK 0x1f00
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_INDEX_ALIGN 0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_INDEX_BITS 5
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_LANE_RESET_RELEASED_INDEX_SHIFT 8

/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: reserved2 [07:03] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED2_MASK          0x00f8
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED2_ALIGN         0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED2_BITS          5
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_RESERVED2_SHIFT         3

/* DIG_COM :: CORE_DP_RESET_STATE_STATUS :: core_dp_reset_state [02:00] */
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_CORE_DP_RESET_STATE_MASK 0x0007
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_CORE_DP_RESET_STATE_ALIGN 0
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_CORE_DP_RESET_STATE_BITS 3
#define DIG_COM_CORE_DP_RESET_STATE_STATUS_CORE_DP_RESET_STATE_SHIFT 0


/****************************************************************************
 * DIG_COM :: PMD_CORE_MODE_STATUS
 */
/* DIG_COM :: PMD_CORE_MODE_STATUS :: pmd_core_mode [15:00] */
#define DIG_COM_PMD_CORE_MODE_STATUS_PMD_CORE_MODE_MASK            0xffff
#define DIG_COM_PMD_CORE_MODE_STATUS_PMD_CORE_MODE_ALIGN           0
#define DIG_COM_PMD_CORE_MODE_STATUS_PMD_CORE_MODE_BITS            16
#define DIG_COM_PMD_CORE_MODE_STATUS_PMD_CORE_MODE_SHIFT           0


/****************************************************************************
 * DIG_COM :: REVID1
 */
/* DIG_COM :: REVID1 :: revid_multiplicity [15:12] */
#define DIG_COM_REVID1_REVID_MULTIPLICITY_MASK                     0xf000
#define DIG_COM_REVID1_REVID_MULTIPLICITY_ALIGN                    0
#define DIG_COM_REVID1_REVID_MULTIPLICITY_BITS                     4
#define DIG_COM_REVID1_REVID_MULTIPLICITY_SHIFT                    12

/* DIG_COM :: REVID1 :: reserved0 [11:06] */
#define DIG_COM_REVID1_RESERVED0_MASK                              0x0fc0
#define DIG_COM_REVID1_RESERVED0_ALIGN                             0
#define DIG_COM_REVID1_RESERVED0_BITS                              6
#define DIG_COM_REVID1_RESERVED0_SHIFT                             6

/* DIG_COM :: REVID1 :: revid_mdio [05:05] */
#define DIG_COM_REVID1_REVID_MDIO_MASK                             0x0020
#define DIG_COM_REVID1_REVID_MDIO_ALIGN                            0
#define DIG_COM_REVID1_REVID_MDIO_BITS                             1
#define DIG_COM_REVID1_REVID_MDIO_SHIFT                            5

/* DIG_COM :: REVID1 :: revid_micro [04:04] */
#define DIG_COM_REVID1_REVID_MICRO_MASK                            0x0010
#define DIG_COM_REVID1_REVID_MICRO_ALIGN                           0
#define DIG_COM_REVID1_REVID_MICRO_BITS                            1
#define DIG_COM_REVID1_REVID_MICRO_SHIFT                           4

/* DIG_COM :: REVID1 :: revid_cl72 [03:03] */
#define DIG_COM_REVID1_REVID_CL72_MASK                             0x0008
#define DIG_COM_REVID1_REVID_CL72_ALIGN                            0
#define DIG_COM_REVID1_REVID_CL72_BITS                             1
#define DIG_COM_REVID1_REVID_CL72_SHIFT                            3

/* DIG_COM :: REVID1 :: revid_pir [02:02] */
#define DIG_COM_REVID1_REVID_PIR_MASK                              0x0004
#define DIG_COM_REVID1_REVID_PIR_ALIGN                             0
#define DIG_COM_REVID1_REVID_PIR_BITS                              1
#define DIG_COM_REVID1_REVID_PIR_SHIFT                             2

/* DIG_COM :: REVID1 :: revid_llp [01:01] */
#define DIG_COM_REVID1_REVID_LLP_MASK                              0x0002
#define DIG_COM_REVID1_REVID_LLP_ALIGN                             0
#define DIG_COM_REVID1_REVID_LLP_BITS                              1
#define DIG_COM_REVID1_REVID_LLP_SHIFT                             1

/* DIG_COM :: REVID1 :: revid_eee [00:00] */
#define DIG_COM_REVID1_REVID_EEE_MASK                              0x0001
#define DIG_COM_REVID1_REVID_EEE_ALIGN                             0
#define DIG_COM_REVID1_REVID_EEE_BITS                              1
#define DIG_COM_REVID1_REVID_EEE_SHIFT                             0


/****************************************************************************
 * DIG_COM :: TX_LANE_MAP_0_1_2
 */
/* DIG_COM :: TX_LANE_MAP_0_1_2 :: reserved0 [15:15] */
#define DIG_COM_TX_LANE_MAP_0_1_2_RESERVED0_MASK                   0x8000
#define DIG_COM_TX_LANE_MAP_0_1_2_RESERVED0_ALIGN                  0
#define DIG_COM_TX_LANE_MAP_0_1_2_RESERVED0_BITS                   1
#define DIG_COM_TX_LANE_MAP_0_1_2_RESERVED0_SHIFT                  15

/* DIG_COM :: TX_LANE_MAP_0_1_2 :: tx_lane_map_2 [14:10] */
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_2_MASK               0x7c00
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_2_ALIGN              0
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_2_BITS               5
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_2_SHIFT              10

/* DIG_COM :: TX_LANE_MAP_0_1_2 :: tx_lane_map_1 [09:05] */
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_1_MASK               0x03e0
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_1_ALIGN              0
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_1_BITS               5
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_1_SHIFT              5

/* DIG_COM :: TX_LANE_MAP_0_1_2 :: tx_lane_map_0 [04:00] */
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_0_MASK               0x001f
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_0_ALIGN              0
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_0_BITS               5
#define DIG_COM_TX_LANE_MAP_0_1_2_TX_LANE_MAP_0_SHIFT              0


/****************************************************************************
 * DIG_COM :: TX_LANE_MAP_3_N_LANE_ADDR_0_1
 */
/* DIG_COM :: TX_LANE_MAP_3_N_LANE_ADDR_0_1 :: reserved0 [15:15] */
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_RESERVED0_MASK       0x8000
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_RESERVED0_ALIGN      0
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_RESERVED0_BITS       1
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_RESERVED0_SHIFT      15

/* DIG_COM :: TX_LANE_MAP_3_N_LANE_ADDR_0_1 :: lane_addr_1 [14:10] */
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_1_MASK     0x7c00
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_1_ALIGN    0
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_1_BITS     5
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_1_SHIFT    10

/* DIG_COM :: TX_LANE_MAP_3_N_LANE_ADDR_0_1 :: lane_addr_0 [09:05] */
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_0_MASK     0x03e0
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_0_ALIGN    0
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_0_BITS     5
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_LANE_ADDR_0_SHIFT    5

/* DIG_COM :: TX_LANE_MAP_3_N_LANE_ADDR_0_1 :: tx_lane_map_3 [04:00] */
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_TX_LANE_MAP_3_MASK   0x001f
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_TX_LANE_MAP_3_ALIGN  0
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_TX_LANE_MAP_3_BITS   5
#define DIG_COM_TX_LANE_MAP_3_N_LANE_ADDR_0_1_TX_LANE_MAP_3_SHIFT  0


/****************************************************************************
 * DIG_COM :: LANE_ADDR_2_3
 */
/* DIG_COM :: LANE_ADDR_2_3 :: reserved0 [15:13] */
#define DIG_COM_LANE_ADDR_2_3_RESERVED0_MASK                       0xe000
#define DIG_COM_LANE_ADDR_2_3_RESERVED0_ALIGN                      0
#define DIG_COM_LANE_ADDR_2_3_RESERVED0_BITS                       3
#define DIG_COM_LANE_ADDR_2_3_RESERVED0_SHIFT                      13

/* DIG_COM :: LANE_ADDR_2_3 :: lane_addr_3 [12:08] */
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_3_MASK                     0x1f00
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_3_ALIGN                    0
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_3_BITS                     5
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_3_SHIFT                    8

/* DIG_COM :: LANE_ADDR_2_3 :: reserved1 [07:05] */
#define DIG_COM_LANE_ADDR_2_3_RESERVED1_MASK                       0x00e0
#define DIG_COM_LANE_ADDR_2_3_RESERVED1_ALIGN                      0
#define DIG_COM_LANE_ADDR_2_3_RESERVED1_BITS                       3
#define DIG_COM_LANE_ADDR_2_3_RESERVED1_SHIFT                      5

/* DIG_COM :: LANE_ADDR_2_3 :: lane_addr_2 [04:00] */
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_2_MASK                     0x001f
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_2_ALIGN                    0
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_2_BITS                     5
#define DIG_COM_LANE_ADDR_2_3_LANE_ADDR_2_SHIFT                    0


/****************************************************************************
 * DIG_COM :: REVID2
 */
/* DIG_COM :: REVID2 :: reserved0 [15:04] */
#define DIG_COM_REVID2_RESERVED0_MASK                              0xfff0
#define DIG_COM_REVID2_RESERVED0_ALIGN                             0
#define DIG_COM_REVID2_RESERVED0_BITS                              12
#define DIG_COM_REVID2_RESERVED0_SHIFT                             4

/* DIG_COM :: REVID2 :: revid2 [03:00] */
#define DIG_COM_REVID2_REVID2_MASK                                 0x000f
#define DIG_COM_REVID2_REVID2_ALIGN                                0
#define DIG_COM_REVID2_REVID2_BITS                                 4
#define DIG_COM_REVID2_REVID2_SHIFT                                0


/****************************************************************************
 * eagle_tsc_patt_gen_blk_PATT_GEN_COM
 */
/****************************************************************************
 * PATT_GEN_COM :: SEQ_0
 */
/* PATT_GEN_COM :: SEQ_0 :: patt_gen_seq_0 [15:00] */
#define PATT_GEN_COM_SEQ_0_PATT_GEN_SEQ_0_MASK                     0xffff
#define PATT_GEN_COM_SEQ_0_PATT_GEN_SEQ_0_ALIGN                    0
#define PATT_GEN_COM_SEQ_0_PATT_GEN_SEQ_0_BITS                     16
#define PATT_GEN_COM_SEQ_0_PATT_GEN_SEQ_0_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_1
 */
/* PATT_GEN_COM :: SEQ_1 :: patt_gen_seq_1 [15:00] */
#define PATT_GEN_COM_SEQ_1_PATT_GEN_SEQ_1_MASK                     0xffff
#define PATT_GEN_COM_SEQ_1_PATT_GEN_SEQ_1_ALIGN                    0
#define PATT_GEN_COM_SEQ_1_PATT_GEN_SEQ_1_BITS                     16
#define PATT_GEN_COM_SEQ_1_PATT_GEN_SEQ_1_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_2
 */
/* PATT_GEN_COM :: SEQ_2 :: patt_gen_seq_2 [15:00] */
#define PATT_GEN_COM_SEQ_2_PATT_GEN_SEQ_2_MASK                     0xffff
#define PATT_GEN_COM_SEQ_2_PATT_GEN_SEQ_2_ALIGN                    0
#define PATT_GEN_COM_SEQ_2_PATT_GEN_SEQ_2_BITS                     16
#define PATT_GEN_COM_SEQ_2_PATT_GEN_SEQ_2_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_3
 */
/* PATT_GEN_COM :: SEQ_3 :: patt_gen_seq_3 [15:00] */
#define PATT_GEN_COM_SEQ_3_PATT_GEN_SEQ_3_MASK                     0xffff
#define PATT_GEN_COM_SEQ_3_PATT_GEN_SEQ_3_ALIGN                    0
#define PATT_GEN_COM_SEQ_3_PATT_GEN_SEQ_3_BITS                     16
#define PATT_GEN_COM_SEQ_3_PATT_GEN_SEQ_3_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_4
 */
/* PATT_GEN_COM :: SEQ_4 :: patt_gen_seq_4 [15:00] */
#define PATT_GEN_COM_SEQ_4_PATT_GEN_SEQ_4_MASK                     0xffff
#define PATT_GEN_COM_SEQ_4_PATT_GEN_SEQ_4_ALIGN                    0
#define PATT_GEN_COM_SEQ_4_PATT_GEN_SEQ_4_BITS                     16
#define PATT_GEN_COM_SEQ_4_PATT_GEN_SEQ_4_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_5
 */
/* PATT_GEN_COM :: SEQ_5 :: patt_gen_seq_5 [15:00] */
#define PATT_GEN_COM_SEQ_5_PATT_GEN_SEQ_5_MASK                     0xffff
#define PATT_GEN_COM_SEQ_5_PATT_GEN_SEQ_5_ALIGN                    0
#define PATT_GEN_COM_SEQ_5_PATT_GEN_SEQ_5_BITS                     16
#define PATT_GEN_COM_SEQ_5_PATT_GEN_SEQ_5_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_6
 */
/* PATT_GEN_COM :: SEQ_6 :: patt_gen_seq_6 [15:00] */
#define PATT_GEN_COM_SEQ_6_PATT_GEN_SEQ_6_MASK                     0xffff
#define PATT_GEN_COM_SEQ_6_PATT_GEN_SEQ_6_ALIGN                    0
#define PATT_GEN_COM_SEQ_6_PATT_GEN_SEQ_6_BITS                     16
#define PATT_GEN_COM_SEQ_6_PATT_GEN_SEQ_6_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_7
 */
/* PATT_GEN_COM :: SEQ_7 :: patt_gen_seq_7 [15:00] */
#define PATT_GEN_COM_SEQ_7_PATT_GEN_SEQ_7_MASK                     0xffff
#define PATT_GEN_COM_SEQ_7_PATT_GEN_SEQ_7_ALIGN                    0
#define PATT_GEN_COM_SEQ_7_PATT_GEN_SEQ_7_BITS                     16
#define PATT_GEN_COM_SEQ_7_PATT_GEN_SEQ_7_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_8
 */
/* PATT_GEN_COM :: SEQ_8 :: patt_gen_seq_8 [15:00] */
#define PATT_GEN_COM_SEQ_8_PATT_GEN_SEQ_8_MASK                     0xffff
#define PATT_GEN_COM_SEQ_8_PATT_GEN_SEQ_8_ALIGN                    0
#define PATT_GEN_COM_SEQ_8_PATT_GEN_SEQ_8_BITS                     16
#define PATT_GEN_COM_SEQ_8_PATT_GEN_SEQ_8_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_9
 */
/* PATT_GEN_COM :: SEQ_9 :: patt_gen_seq_9 [15:00] */
#define PATT_GEN_COM_SEQ_9_PATT_GEN_SEQ_9_MASK                     0xffff
#define PATT_GEN_COM_SEQ_9_PATT_GEN_SEQ_9_ALIGN                    0
#define PATT_GEN_COM_SEQ_9_PATT_GEN_SEQ_9_BITS                     16
#define PATT_GEN_COM_SEQ_9_PATT_GEN_SEQ_9_SHIFT                    0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_10
 */
/* PATT_GEN_COM :: SEQ_10 :: patt_gen_seq_10 [15:00] */
#define PATT_GEN_COM_SEQ_10_PATT_GEN_SEQ_10_MASK                   0xffff
#define PATT_GEN_COM_SEQ_10_PATT_GEN_SEQ_10_ALIGN                  0
#define PATT_GEN_COM_SEQ_10_PATT_GEN_SEQ_10_BITS                   16
#define PATT_GEN_COM_SEQ_10_PATT_GEN_SEQ_10_SHIFT                  0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_11
 */
/* PATT_GEN_COM :: SEQ_11 :: patt_gen_seq_11 [15:00] */
#define PATT_GEN_COM_SEQ_11_PATT_GEN_SEQ_11_MASK                   0xffff
#define PATT_GEN_COM_SEQ_11_PATT_GEN_SEQ_11_ALIGN                  0
#define PATT_GEN_COM_SEQ_11_PATT_GEN_SEQ_11_BITS                   16
#define PATT_GEN_COM_SEQ_11_PATT_GEN_SEQ_11_SHIFT                  0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_12
 */
/* PATT_GEN_COM :: SEQ_12 :: patt_gen_seq_12 [15:00] */
#define PATT_GEN_COM_SEQ_12_PATT_GEN_SEQ_12_MASK                   0xffff
#define PATT_GEN_COM_SEQ_12_PATT_GEN_SEQ_12_ALIGN                  0
#define PATT_GEN_COM_SEQ_12_PATT_GEN_SEQ_12_BITS                   16
#define PATT_GEN_COM_SEQ_12_PATT_GEN_SEQ_12_SHIFT                  0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_13
 */
/* PATT_GEN_COM :: SEQ_13 :: patt_gen_seq_13 [15:00] */
#define PATT_GEN_COM_SEQ_13_PATT_GEN_SEQ_13_MASK                   0xffff
#define PATT_GEN_COM_SEQ_13_PATT_GEN_SEQ_13_ALIGN                  0
#define PATT_GEN_COM_SEQ_13_PATT_GEN_SEQ_13_BITS                   16
#define PATT_GEN_COM_SEQ_13_PATT_GEN_SEQ_13_SHIFT                  0


/****************************************************************************
 * PATT_GEN_COM :: SEQ_14
 */
/* PATT_GEN_COM :: SEQ_14 :: patt_gen_seq_14 [15:00] */
#define PATT_GEN_COM_SEQ_14_PATT_GEN_SEQ_14_MASK                   0xffff
#define PATT_GEN_COM_SEQ_14_PATT_GEN_SEQ_14_ALIGN                  0
#define PATT_GEN_COM_SEQ_14_PATT_GEN_SEQ_14_BITS                   16
#define PATT_GEN_COM_SEQ_14_PATT_GEN_SEQ_14_SHIFT                  0


/****************************************************************************
 * eagle_tsc_tx_fed_blk_TX_FED
 */
/****************************************************************************
 * TX_FED :: TXFIR_CONTROL1
 */
/* TX_FED :: TXFIR_CONTROL1 :: reserved0 [15:11] */
#define TX_FED_TXFIR_CONTROL1_RESERVED0_MASK                       0xf800
#define TX_FED_TXFIR_CONTROL1_RESERVED0_ALIGN                      0
#define TX_FED_TXFIR_CONTROL1_RESERVED0_BITS                       5
#define TX_FED_TXFIR_CONTROL1_RESERVED0_SHIFT                      11

/* TX_FED :: TXFIR_CONTROL1 :: txfir_post_override [10:05] */
#define TX_FED_TXFIR_CONTROL1_TXFIR_POST_OVERRIDE_MASK             0x07e0
#define TX_FED_TXFIR_CONTROL1_TXFIR_POST_OVERRIDE_ALIGN            0
#define TX_FED_TXFIR_CONTROL1_TXFIR_POST_OVERRIDE_BITS             6
#define TX_FED_TXFIR_CONTROL1_TXFIR_POST_OVERRIDE_SHIFT            5

/* TX_FED :: TXFIR_CONTROL1 :: txfir_pre_override [04:00] */
#define TX_FED_TXFIR_CONTROL1_TXFIR_PRE_OVERRIDE_MASK              0x001f
#define TX_FED_TXFIR_CONTROL1_TXFIR_PRE_OVERRIDE_ALIGN             0
#define TX_FED_TXFIR_CONTROL1_TXFIR_PRE_OVERRIDE_BITS              5
#define TX_FED_TXFIR_CONTROL1_TXFIR_PRE_OVERRIDE_SHIFT             0


/****************************************************************************
 * TX_FED :: TXFIR_CONTROL2
 */
/* TX_FED :: TXFIR_CONTROL2 :: txfir_override_en [15:15] */
#define TX_FED_TXFIR_CONTROL2_TXFIR_OVERRIDE_EN_MASK               0x8000
#define TX_FED_TXFIR_CONTROL2_TXFIR_OVERRIDE_EN_ALIGN              0
#define TX_FED_TXFIR_CONTROL2_TXFIR_OVERRIDE_EN_BITS               1
#define TX_FED_TXFIR_CONTROL2_TXFIR_OVERRIDE_EN_SHIFT              15

/* TX_FED :: TXFIR_CONTROL2 :: reserved0 [14:12] */
#define TX_FED_TXFIR_CONTROL2_RESERVED0_MASK                       0x7000
#define TX_FED_TXFIR_CONTROL2_RESERVED0_ALIGN                      0
#define TX_FED_TXFIR_CONTROL2_RESERVED0_BITS                       3
#define TX_FED_TXFIR_CONTROL2_RESERVED0_SHIFT                      12

/* TX_FED :: TXFIR_CONTROL2 :: txfir_post2 [11:07] */
#define TX_FED_TXFIR_CONTROL2_TXFIR_POST2_MASK                     0x0f80
#define TX_FED_TXFIR_CONTROL2_TXFIR_POST2_ALIGN                    0
#define TX_FED_TXFIR_CONTROL2_TXFIR_POST2_BITS                     5
#define TX_FED_TXFIR_CONTROL2_TXFIR_POST2_SHIFT                    7

/* TX_FED :: TXFIR_CONTROL2 :: txfir_main_override [06:00] */
#define TX_FED_TXFIR_CONTROL2_TXFIR_MAIN_OVERRIDE_MASK             0x007f
#define TX_FED_TXFIR_CONTROL2_TXFIR_MAIN_OVERRIDE_ALIGN            0
#define TX_FED_TXFIR_CONTROL2_TXFIR_MAIN_OVERRIDE_BITS             7
#define TX_FED_TXFIR_CONTROL2_TXFIR_MAIN_OVERRIDE_SHIFT            0


/****************************************************************************
 * TX_FED :: TXFIR_CONTROL3
 */
/* TX_FED :: TXFIR_CONTROL3 :: txfir_post2_offset [15:12] */
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST2_OFFSET_MASK              0xf000
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST2_OFFSET_ALIGN             0
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST2_OFFSET_BITS              4
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST2_OFFSET_SHIFT             12

/* TX_FED :: TXFIR_CONTROL3 :: txfir_post_offset [11:08] */
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST_OFFSET_MASK               0x0f00
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST_OFFSET_ALIGN              0
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST_OFFSET_BITS               4
#define TX_FED_TXFIR_CONTROL3_TXFIR_POST_OFFSET_SHIFT              8

/* TX_FED :: TXFIR_CONTROL3 :: txfir_main_offset [07:04] */
#define TX_FED_TXFIR_CONTROL3_TXFIR_MAIN_OFFSET_MASK               0x00f0
#define TX_FED_TXFIR_CONTROL3_TXFIR_MAIN_OFFSET_ALIGN              0
#define TX_FED_TXFIR_CONTROL3_TXFIR_MAIN_OFFSET_BITS               4
#define TX_FED_TXFIR_CONTROL3_TXFIR_MAIN_OFFSET_SHIFT              4

/* TX_FED :: TXFIR_CONTROL3 :: txfir_pre_offset [03:00] */
#define TX_FED_TXFIR_CONTROL3_TXFIR_PRE_OFFSET_MASK                0x000f
#define TX_FED_TXFIR_CONTROL3_TXFIR_PRE_OFFSET_ALIGN               0
#define TX_FED_TXFIR_CONTROL3_TXFIR_PRE_OFFSET_BITS                4
#define TX_FED_TXFIR_CONTROL3_TXFIR_PRE_OFFSET_SHIFT               0


/****************************************************************************
 * TX_FED :: TXFIR_STATUS1
 */
/* TX_FED :: TXFIR_STATUS1 :: reserved0 [15:11] */
#define TX_FED_TXFIR_STATUS1_RESERVED0_MASK                        0xf800
#define TX_FED_TXFIR_STATUS1_RESERVED0_ALIGN                       0
#define TX_FED_TXFIR_STATUS1_RESERVED0_BITS                        5
#define TX_FED_TXFIR_STATUS1_RESERVED0_SHIFT                       11

/* TX_FED :: TXFIR_STATUS1 :: txfir_post_after_ovr [10:05] */
#define TX_FED_TXFIR_STATUS1_TXFIR_POST_AFTER_OVR_MASK             0x07e0
#define TX_FED_TXFIR_STATUS1_TXFIR_POST_AFTER_OVR_ALIGN            0
#define TX_FED_TXFIR_STATUS1_TXFIR_POST_AFTER_OVR_BITS             6
#define TX_FED_TXFIR_STATUS1_TXFIR_POST_AFTER_OVR_SHIFT            5

/* TX_FED :: TXFIR_STATUS1 :: txfir_pre_after_ovr [04:00] */
#define TX_FED_TXFIR_STATUS1_TXFIR_PRE_AFTER_OVR_MASK              0x001f
#define TX_FED_TXFIR_STATUS1_TXFIR_PRE_AFTER_OVR_ALIGN             0
#define TX_FED_TXFIR_STATUS1_TXFIR_PRE_AFTER_OVR_BITS              5
#define TX_FED_TXFIR_STATUS1_TXFIR_PRE_AFTER_OVR_SHIFT             0


/****************************************************************************
 * TX_FED :: TXFIR_STATUS2
 */
/* TX_FED :: TXFIR_STATUS2 :: reserved0 [15:07] */
#define TX_FED_TXFIR_STATUS2_RESERVED0_MASK                        0xff80
#define TX_FED_TXFIR_STATUS2_RESERVED0_ALIGN                       0
#define TX_FED_TXFIR_STATUS2_RESERVED0_BITS                        9
#define TX_FED_TXFIR_STATUS2_RESERVED0_SHIFT                       7

/* TX_FED :: TXFIR_STATUS2 :: txfir_main_after_ovr [06:00] */
#define TX_FED_TXFIR_STATUS2_TXFIR_MAIN_AFTER_OVR_MASK             0x007f
#define TX_FED_TXFIR_STATUS2_TXFIR_MAIN_AFTER_OVR_ALIGN            0
#define TX_FED_TXFIR_STATUS2_TXFIR_MAIN_AFTER_OVR_BITS             7
#define TX_FED_TXFIR_STATUS2_TXFIR_MAIN_AFTER_OVR_SHIFT            0


/****************************************************************************
 * TX_FED :: TXFIR_STATUS3
 */
/* TX_FED :: TXFIR_STATUS3 :: reserved0 [15:11] */
#define TX_FED_TXFIR_STATUS3_RESERVED0_MASK                        0xf800
#define TX_FED_TXFIR_STATUS3_RESERVED0_ALIGN                       0
#define TX_FED_TXFIR_STATUS3_RESERVED0_BITS                        5
#define TX_FED_TXFIR_STATUS3_RESERVED0_SHIFT                       11

/* TX_FED :: TXFIR_STATUS3 :: txfir_post_adjusted [10:05] */
#define TX_FED_TXFIR_STATUS3_TXFIR_POST_ADJUSTED_MASK              0x07e0
#define TX_FED_TXFIR_STATUS3_TXFIR_POST_ADJUSTED_ALIGN             0
#define TX_FED_TXFIR_STATUS3_TXFIR_POST_ADJUSTED_BITS              6
#define TX_FED_TXFIR_STATUS3_TXFIR_POST_ADJUSTED_SHIFT             5

/* TX_FED :: TXFIR_STATUS3 :: txfir_pre_adjusted [04:00] */
#define TX_FED_TXFIR_STATUS3_TXFIR_PRE_ADJUSTED_MASK               0x001f
#define TX_FED_TXFIR_STATUS3_TXFIR_PRE_ADJUSTED_ALIGN              0
#define TX_FED_TXFIR_STATUS3_TXFIR_PRE_ADJUSTED_BITS               5
#define TX_FED_TXFIR_STATUS3_TXFIR_PRE_ADJUSTED_SHIFT              0


/****************************************************************************
 * TX_FED :: TXFIR_STATUS4
 */
/* TX_FED :: TXFIR_STATUS4 :: txfir_post3_adjusted [15:12] */
#define TX_FED_TXFIR_STATUS4_TXFIR_POST3_ADJUSTED_MASK             0xf000
#define TX_FED_TXFIR_STATUS4_TXFIR_POST3_ADJUSTED_ALIGN            0
#define TX_FED_TXFIR_STATUS4_TXFIR_POST3_ADJUSTED_BITS             4
#define TX_FED_TXFIR_STATUS4_TXFIR_POST3_ADJUSTED_SHIFT            12

/* TX_FED :: TXFIR_STATUS4 :: txfir_post2_adjusted [11:07] */
#define TX_FED_TXFIR_STATUS4_TXFIR_POST2_ADJUSTED_MASK             0x0f80
#define TX_FED_TXFIR_STATUS4_TXFIR_POST2_ADJUSTED_ALIGN            0
#define TX_FED_TXFIR_STATUS4_TXFIR_POST2_ADJUSTED_BITS             5
#define TX_FED_TXFIR_STATUS4_TXFIR_POST2_ADJUSTED_SHIFT            7

/* TX_FED :: TXFIR_STATUS4 :: txfir_main_adjusted [06:00] */
#define TX_FED_TXFIR_STATUS4_TXFIR_MAIN_ADJUSTED_MASK              0x007f
#define TX_FED_TXFIR_STATUS4_TXFIR_MAIN_ADJUSTED_ALIGN             0
#define TX_FED_TXFIR_STATUS4_TXFIR_MAIN_ADJUSTED_BITS              7
#define TX_FED_TXFIR_STATUS4_TXFIR_MAIN_ADJUSTED_SHIFT             0


/****************************************************************************
 * TX_FED :: MICRO_CONTROL
 */
/* TX_FED :: MICRO_CONTROL :: reserved0 [15:01] */
#define TX_FED_MICRO_CONTROL_RESERVED0_MASK                        0xfffe
#define TX_FED_MICRO_CONTROL_RESERVED0_ALIGN                       0
#define TX_FED_MICRO_CONTROL_RESERVED0_BITS                        15
#define TX_FED_MICRO_CONTROL_RESERVED0_SHIFT                       1

/* TX_FED :: MICRO_CONTROL :: micro_tx_disable [00:00] */
#define TX_FED_MICRO_CONTROL_MICRO_TX_DISABLE_MASK                 0x0001
#define TX_FED_MICRO_CONTROL_MICRO_TX_DISABLE_ALIGN                0
#define TX_FED_MICRO_CONTROL_MICRO_TX_DISABLE_BITS                 1
#define TX_FED_MICRO_CONTROL_MICRO_TX_DISABLE_SHIFT                0


/****************************************************************************
 * TX_FED :: MISC_CONTROL1
 */
/* TX_FED :: MISC_CONTROL1 :: reserved0 [15:13] */
#define TX_FED_MISC_CONTROL1_RESERVED0_MASK                        0xe000
#define TX_FED_MISC_CONTROL1_RESERVED0_ALIGN                       0
#define TX_FED_MISC_CONTROL1_RESERVED0_BITS                        3
#define TX_FED_MISC_CONTROL1_RESERVED0_SHIFT                       13

/* TX_FED :: MISC_CONTROL1 :: dp_reset_tx_disable_dis [12:12] */
#define TX_FED_MISC_CONTROL1_DP_RESET_TX_DISABLE_DIS_MASK          0x1000
#define TX_FED_MISC_CONTROL1_DP_RESET_TX_DISABLE_DIS_ALIGN         0
#define TX_FED_MISC_CONTROL1_DP_RESET_TX_DISABLE_DIS_BITS          1
#define TX_FED_MISC_CONTROL1_DP_RESET_TX_DISABLE_DIS_SHIFT         12

/* TX_FED :: MISC_CONTROL1 :: tx_disable_output_sel [11:10] */
#define TX_FED_MISC_CONTROL1_TX_DISABLE_OUTPUT_SEL_MASK            0x0c00
#define TX_FED_MISC_CONTROL1_TX_DISABLE_OUTPUT_SEL_ALIGN           0
#define TX_FED_MISC_CONTROL1_TX_DISABLE_OUTPUT_SEL_BITS            2
#define TX_FED_MISC_CONTROL1_TX_DISABLE_OUTPUT_SEL_SHIFT           10

/* TX_FED :: MISC_CONTROL1 :: tx_eee_alert_en [09:09] */
#define TX_FED_MISC_CONTROL1_TX_EEE_ALERT_EN_MASK                  0x0200
#define TX_FED_MISC_CONTROL1_TX_EEE_ALERT_EN_ALIGN                 0
#define TX_FED_MISC_CONTROL1_TX_EEE_ALERT_EN_BITS                  1
#define TX_FED_MISC_CONTROL1_TX_EEE_ALERT_EN_SHIFT                 9

/* TX_FED :: MISC_CONTROL1 :: tx_eee_quiet_en [08:08] */
#define TX_FED_MISC_CONTROL1_TX_EEE_QUIET_EN_MASK                  0x0100
#define TX_FED_MISC_CONTROL1_TX_EEE_QUIET_EN_ALIGN                 0
#define TX_FED_MISC_CONTROL1_TX_EEE_QUIET_EN_BITS                  1
#define TX_FED_MISC_CONTROL1_TX_EEE_QUIET_EN_SHIFT                 8

/* TX_FED :: MISC_CONTROL1 :: tx_disable_timer_ctrl [07:02] */
#define TX_FED_MISC_CONTROL1_TX_DISABLE_TIMER_CTRL_MASK            0x00fc
#define TX_FED_MISC_CONTROL1_TX_DISABLE_TIMER_CTRL_ALIGN           0
#define TX_FED_MISC_CONTROL1_TX_DISABLE_TIMER_CTRL_BITS            6
#define TX_FED_MISC_CONTROL1_TX_DISABLE_TIMER_CTRL_SHIFT           2

/* TX_FED :: MISC_CONTROL1 :: pmd_tx_disable_pin_dis [01:01] */
#define TX_FED_MISC_CONTROL1_PMD_TX_DISABLE_PIN_DIS_MASK           0x0002
#define TX_FED_MISC_CONTROL1_PMD_TX_DISABLE_PIN_DIS_ALIGN          0
#define TX_FED_MISC_CONTROL1_PMD_TX_DISABLE_PIN_DIS_BITS           1
#define TX_FED_MISC_CONTROL1_PMD_TX_DISABLE_PIN_DIS_SHIFT          1

/* TX_FED :: MISC_CONTROL1 :: sdk_tx_disable [00:00] */
#define TX_FED_MISC_CONTROL1_SDK_TX_DISABLE_MASK                   0x0001
#define TX_FED_MISC_CONTROL1_SDK_TX_DISABLE_ALIGN                  0
#define TX_FED_MISC_CONTROL1_SDK_TX_DISABLE_BITS                   1
#define TX_FED_MISC_CONTROL1_SDK_TX_DISABLE_SHIFT                  0


/****************************************************************************
 * TX_FED :: TXFIR_CONTROL4
 */
/* TX_FED :: TXFIR_CONTROL4 :: reserved0 [15:12] */
#define TX_FED_TXFIR_CONTROL4_RESERVED0_MASK                       0xf000
#define TX_FED_TXFIR_CONTROL4_RESERVED0_ALIGN                      0
#define TX_FED_TXFIR_CONTROL4_RESERVED0_BITS                       4
#define TX_FED_TXFIR_CONTROL4_RESERVED0_SHIFT                      12

/* TX_FED :: TXFIR_CONTROL4 :: txfir_post3_offset [11:08] */
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_OFFSET_MASK              0x0f00
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_OFFSET_ALIGN             0
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_OFFSET_BITS              4
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_OFFSET_SHIFT             8

/* TX_FED :: TXFIR_CONTROL4 :: reserved1 [07:04] */
#define TX_FED_TXFIR_CONTROL4_RESERVED1_MASK                       0x00f0
#define TX_FED_TXFIR_CONTROL4_RESERVED1_ALIGN                      0
#define TX_FED_TXFIR_CONTROL4_RESERVED1_BITS                       4
#define TX_FED_TXFIR_CONTROL4_RESERVED1_SHIFT                      4

/* TX_FED :: TXFIR_CONTROL4 :: txfir_post3 [03:00] */
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_MASK                     0x000f
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_ALIGN                    0
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_BITS                     4
#define TX_FED_TXFIR_CONTROL4_TXFIR_POST3_SHIFT                    0


/****************************************************************************
 * eagle_tsc_pll_cal_com_blk_PLL_CAL_COM
 */
/****************************************************************************
 * PLL_CAL_COM :: CTL_0
 */
/* PLL_CAL_COM :: CTL_0 :: vco_start_time [15:08] */
#define PLL_CAL_COM_CTL_0_VCO_START_TIME_MASK                      0xff00
#define PLL_CAL_COM_CTL_0_VCO_START_TIME_ALIGN                     0
#define PLL_CAL_COM_CTL_0_VCO_START_TIME_BITS                      8
#define PLL_CAL_COM_CTL_0_VCO_START_TIME_SHIFT                     8

/* PLL_CAL_COM :: CTL_0 :: vco_step_time [07:00] */
#define PLL_CAL_COM_CTL_0_VCO_STEP_TIME_MASK                       0x00ff
#define PLL_CAL_COM_CTL_0_VCO_STEP_TIME_ALIGN                      0
#define PLL_CAL_COM_CTL_0_VCO_STEP_TIME_BITS                       8
#define PLL_CAL_COM_CTL_0_VCO_STEP_TIME_SHIFT                      0


/****************************************************************************
 * PLL_CAL_COM :: CTL_1
 */
/* PLL_CAL_COM :: CTL_1 :: pre_freq_det_time [15:08] */
#define PLL_CAL_COM_CTL_1_PRE_FREQ_DET_TIME_MASK                   0xff00
#define PLL_CAL_COM_CTL_1_PRE_FREQ_DET_TIME_ALIGN                  0
#define PLL_CAL_COM_CTL_1_PRE_FREQ_DET_TIME_BITS                   8
#define PLL_CAL_COM_CTL_1_PRE_FREQ_DET_TIME_SHIFT                  8

/* PLL_CAL_COM :: CTL_1 :: retry_time [07:00] */
#define PLL_CAL_COM_CTL_1_RETRY_TIME_MASK                          0x00ff
#define PLL_CAL_COM_CTL_1_RETRY_TIME_ALIGN                         0
#define PLL_CAL_COM_CTL_1_RETRY_TIME_BITS                          8
#define PLL_CAL_COM_CTL_1_RETRY_TIME_SHIFT                         0


/****************************************************************************
 * PLL_CAL_COM :: CTL_2
 */
/* PLL_CAL_COM :: CTL_2 :: res_cal_cntr [15:08] */
#define PLL_CAL_COM_CTL_2_RES_CAL_CNTR_MASK                        0xff00
#define PLL_CAL_COM_CTL_2_RES_CAL_CNTR_ALIGN                       0
#define PLL_CAL_COM_CTL_2_RES_CAL_CNTR_BITS                        8
#define PLL_CAL_COM_CTL_2_RES_CAL_CNTR_SHIFT                       8

/* PLL_CAL_COM :: CTL_2 :: win_cal_cntr [07:00] */
#define PLL_CAL_COM_CTL_2_WIN_CAL_CNTR_MASK                        0x00ff
#define PLL_CAL_COM_CTL_2_WIN_CAL_CNTR_ALIGN                       0
#define PLL_CAL_COM_CTL_2_WIN_CAL_CNTR_BITS                        8
#define PLL_CAL_COM_CTL_2_WIN_CAL_CNTR_SHIFT                       0


/****************************************************************************
 * PLL_CAL_COM :: CTL_3
 */
/* PLL_CAL_COM :: CTL_3 :: cap_select_m [15:08] */
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_MASK                        0xff00
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_ALIGN                       0
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_BITS                        8
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_SHIFT                       8

/* PLL_CAL_COM :: CTL_3 :: cap_select_m_en [07:07] */
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_EN_MASK                     0x0080
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_EN_ALIGN                    0
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_EN_BITS                     1
#define PLL_CAL_COM_CTL_3_CAP_SELECT_M_EN_SHIFT                    7

/* PLL_CAL_COM :: CTL_3 :: cap_force_slowdown_en [06:06] */
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_EN_MASK               0x0040
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_EN_ALIGN              0
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_EN_BITS               1
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_EN_SHIFT              6

/* PLL_CAL_COM :: CTL_3 :: cap_force_slowdown [05:05] */
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_MASK                  0x0020
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_ALIGN                 0
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_BITS                  1
#define PLL_CAL_COM_CTL_3_CAP_FORCE_SLOWDOWN_SHIFT                 5

/* PLL_CAL_COM :: CTL_3 :: cap_retry_en [04:04] */
#define PLL_CAL_COM_CTL_3_CAP_RETRY_EN_MASK                        0x0010
#define PLL_CAL_COM_CTL_3_CAP_RETRY_EN_ALIGN                       0
#define PLL_CAL_COM_CTL_3_CAP_RETRY_EN_BITS                        1
#define PLL_CAL_COM_CTL_3_CAP_RETRY_EN_SHIFT                       4

/* PLL_CAL_COM :: CTL_3 :: cap_restart [03:03] */
#define PLL_CAL_COM_CTL_3_CAP_RESTART_MASK                         0x0008
#define PLL_CAL_COM_CTL_3_CAP_RESTART_ALIGN                        0
#define PLL_CAL_COM_CTL_3_CAP_RESTART_BITS                         1
#define PLL_CAL_COM_CTL_3_CAP_RESTART_SHIFT                        3

/* PLL_CAL_COM :: CTL_3 :: cap_seq_cya [02:02] */
#define PLL_CAL_COM_CTL_3_CAP_SEQ_CYA_MASK                         0x0004
#define PLL_CAL_COM_CTL_3_CAP_SEQ_CYA_ALIGN                        0
#define PLL_CAL_COM_CTL_3_CAP_SEQ_CYA_BITS                         1
#define PLL_CAL_COM_CTL_3_CAP_SEQ_CYA_SHIFT                        2

/* PLL_CAL_COM :: CTL_3 :: cap_cnt_mask_en [01:01] */
#define PLL_CAL_COM_CTL_3_CAP_CNT_MASK_EN_MASK                     0x0002
#define PLL_CAL_COM_CTL_3_CAP_CNT_MASK_EN_ALIGN                    0
#define PLL_CAL_COM_CTL_3_CAP_CNT_MASK_EN_BITS                     1
#define PLL_CAL_COM_CTL_3_CAP_CNT_MASK_EN_SHIFT                    1

/* PLL_CAL_COM :: CTL_3 :: fast_search_mode [00:00] */
#define PLL_CAL_COM_CTL_3_FAST_SEARCH_MODE_MASK                    0x0001
#define PLL_CAL_COM_CTL_3_FAST_SEARCH_MODE_ALIGN                   0
#define PLL_CAL_COM_CTL_3_FAST_SEARCH_MODE_BITS                    1
#define PLL_CAL_COM_CTL_3_FAST_SEARCH_MODE_SHIFT                   0


/****************************************************************************
 * PLL_CAL_COM :: CTL_4
 */
/* PLL_CAL_COM :: CTL_4 :: pll_seq_start [15:15] */
#define PLL_CAL_COM_CTL_4_PLL_SEQ_START_MASK                       0x8000
#define PLL_CAL_COM_CTL_4_PLL_SEQ_START_ALIGN                      0
#define PLL_CAL_COM_CTL_4_PLL_SEQ_START_BITS                       1
#define PLL_CAL_COM_CTL_4_PLL_SEQ_START_SHIFT                      15

/* PLL_CAL_COM :: CTL_4 :: vco_done_en [14:14] */
#define PLL_CAL_COM_CTL_4_VCO_DONE_EN_MASK                         0x4000
#define PLL_CAL_COM_CTL_4_VCO_DONE_EN_ALIGN                        0
#define PLL_CAL_COM_CTL_4_VCO_DONE_EN_BITS                         1
#define PLL_CAL_COM_CTL_4_VCO_DONE_EN_SHIFT                        14

/* PLL_CAL_COM :: CTL_4 :: freq_det_retry_en [13:13] */
#define PLL_CAL_COM_CTL_4_FREQ_DET_RETRY_EN_MASK                   0x2000
#define PLL_CAL_COM_CTL_4_FREQ_DET_RETRY_EN_ALIGN                  0
#define PLL_CAL_COM_CTL_4_FREQ_DET_RETRY_EN_BITS                   1
#define PLL_CAL_COM_CTL_4_FREQ_DET_RETRY_EN_SHIFT                  13

/* PLL_CAL_COM :: CTL_4 :: freq_det_restart_en [12:12] */
#define PLL_CAL_COM_CTL_4_FREQ_DET_RESTART_EN_MASK                 0x1000
#define PLL_CAL_COM_CTL_4_FREQ_DET_RESTART_EN_ALIGN                0
#define PLL_CAL_COM_CTL_4_FREQ_DET_RESTART_EN_BITS                 1
#define PLL_CAL_COM_CTL_4_FREQ_DET_RESTART_EN_SHIFT                12

/* PLL_CAL_COM :: CTL_4 :: freq_monitor_en [11:11] */
#define PLL_CAL_COM_CTL_4_FREQ_MONITOR_EN_MASK                     0x0800
#define PLL_CAL_COM_CTL_4_FREQ_MONITOR_EN_ALIGN                    0
#define PLL_CAL_COM_CTL_4_FREQ_MONITOR_EN_BITS                     1
#define PLL_CAL_COM_CTL_4_FREQ_MONITOR_EN_SHIFT                    11

/* PLL_CAL_COM :: CTL_4 :: slowdn_xor [10:10] */
#define PLL_CAL_COM_CTL_4_SLOWDN_XOR_MASK                          0x0400
#define PLL_CAL_COM_CTL_4_SLOWDN_XOR_ALIGN                         0
#define PLL_CAL_COM_CTL_4_SLOWDN_XOR_BITS                          1
#define PLL_CAL_COM_CTL_4_SLOWDN_XOR_SHIFT                         10

/* PLL_CAL_COM :: CTL_4 :: vco_rst_en [09:09] */
#define PLL_CAL_COM_CTL_4_VCO_RST_EN_MASK                          0x0200
#define PLL_CAL_COM_CTL_4_VCO_RST_EN_ALIGN                         0
#define PLL_CAL_COM_CTL_4_VCO_RST_EN_BITS                          1
#define PLL_CAL_COM_CTL_4_VCO_RST_EN_SHIFT                         9

/* PLL_CAL_COM :: CTL_4 :: pll_force_fdone_en [08:08] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_EN_MASK                  0x0100
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_EN_ALIGN                 0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_EN_BITS                  1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_EN_SHIFT                 8

/* PLL_CAL_COM :: CTL_4 :: pll_force_fdone [07:07] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_MASK                     0x0080
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_ALIGN                    0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_BITS                     1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FDONE_SHIFT                    7

/* PLL_CAL_COM :: CTL_4 :: pll_force_fpass [06:06] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FPASS_MASK                     0x0040
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FPASS_ALIGN                    0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FPASS_BITS                     1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_FPASS_SHIFT                    6

/* PLL_CAL_COM :: CTL_4 :: pll_force_cap_done_en [05:05] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_EN_MASK               0x0020
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_EN_ALIGN              0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_EN_BITS               1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_EN_SHIFT              5

/* PLL_CAL_COM :: CTL_4 :: pll_force_cap_done [04:04] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_MASK                  0x0010
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_ALIGN                 0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_BITS                  1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_DONE_SHIFT                 4

/* PLL_CAL_COM :: CTL_4 :: pll_force_cap_pass_en [03:03] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_EN_MASK               0x0008
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_EN_ALIGN              0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_EN_BITS               1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_EN_SHIFT              3

/* PLL_CAL_COM :: CTL_4 :: pll_force_cap_pass [02:02] */
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_MASK                  0x0004
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_ALIGN                 0
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_BITS                  1
#define PLL_CAL_COM_CTL_4_PLL_FORCE_CAP_PASS_SHIFT                 2

/* PLL_CAL_COM :: CTL_4 :: pll_lock_frc [01:01] */
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_MASK                        0x0002
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_ALIGN                       0
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_BITS                        1
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_SHIFT                       1

/* PLL_CAL_COM :: CTL_4 :: pll_lock_frc_val [00:00] */
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_VAL_MASK                    0x0001
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_VAL_ALIGN                   0
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_VAL_BITS                    1
#define PLL_CAL_COM_CTL_4_PLL_LOCK_FRC_VAL_SHIFT                   0


/****************************************************************************
 * PLL_CAL_COM :: CTL_5
 */
/* PLL_CAL_COM :: CTL_5 :: reserved0 [15:14] */
#define PLL_CAL_COM_CTL_5_RESERVED0_MASK                           0xc000
#define PLL_CAL_COM_CTL_5_RESERVED0_ALIGN                          0
#define PLL_CAL_COM_CTL_5_RESERVED0_BITS                           2
#define PLL_CAL_COM_CTL_5_RESERVED0_SHIFT                          14

/* PLL_CAL_COM :: CTL_5 :: refclk_divcnt [13:00] */
#define PLL_CAL_COM_CTL_5_REFCLK_DIVCNT_MASK                       0x3fff
#define PLL_CAL_COM_CTL_5_REFCLK_DIVCNT_ALIGN                      0
#define PLL_CAL_COM_CTL_5_REFCLK_DIVCNT_BITS                       14
#define PLL_CAL_COM_CTL_5_REFCLK_DIVCNT_SHIFT                      0


/****************************************************************************
 * PLL_CAL_COM :: CTL_6
 */
/* PLL_CAL_COM :: CTL_6 :: reserved0 [15:03] */
#define PLL_CAL_COM_CTL_6_RESERVED0_MASK                           0xfff8
#define PLL_CAL_COM_CTL_6_RESERVED0_ALIGN                          0
#define PLL_CAL_COM_CTL_6_RESERVED0_BITS                           13
#define PLL_CAL_COM_CTL_6_RESERVED0_SHIFT                          3

/* PLL_CAL_COM :: CTL_6 :: refclk_divcnt_sel [02:00] */
#define PLL_CAL_COM_CTL_6_REFCLK_DIVCNT_SEL_MASK                   0x0007
#define PLL_CAL_COM_CTL_6_REFCLK_DIVCNT_SEL_ALIGN                  0
#define PLL_CAL_COM_CTL_6_REFCLK_DIVCNT_SEL_BITS                   3
#define PLL_CAL_COM_CTL_6_REFCLK_DIVCNT_SEL_SHIFT                  0


/****************************************************************************
 * PLL_CAL_COM :: CTL_7
 */
/* PLL_CAL_COM :: CTL_7 :: reserved0 [15:09] */
#define PLL_CAL_COM_CTL_7_RESERVED0_MASK                           0xfe00
#define PLL_CAL_COM_CTL_7_RESERVED0_ALIGN                          0
#define PLL_CAL_COM_CTL_7_RESERVED0_BITS                           7
#define PLL_CAL_COM_CTL_7_RESERVED0_SHIFT                          9

/* PLL_CAL_COM :: CTL_7 :: rescal_frc [08:08] */
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_MASK                          0x0100
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_ALIGN                         0
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_BITS                          1
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_SHIFT                         8

/* PLL_CAL_COM :: CTL_7 :: rescal_frc_val [07:04] */
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_VAL_MASK                      0x00f0
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_VAL_ALIGN                     0
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_VAL_BITS                      4
#define PLL_CAL_COM_CTL_7_RESCAL_FRC_VAL_SHIFT                     4

/* PLL_CAL_COM :: CTL_7 :: pll_mode [03:00] */
#define PLL_CAL_COM_CTL_7_PLL_MODE_MASK                            0x000f
#define PLL_CAL_COM_CTL_7_PLL_MODE_ALIGN                           0
#define PLL_CAL_COM_CTL_7_PLL_MODE_BITS                            4
#define PLL_CAL_COM_CTL_7_PLL_MODE_SHIFT                           0


/****************************************************************************
 * PLL_CAL_COM :: CTL_STATUS_0
 */
/* PLL_CAL_COM :: CTL_STATUS_0 :: lost_pll_lock_sm [15:15] */
#define PLL_CAL_COM_CTL_STATUS_0_LOST_PLL_LOCK_SM_MASK             0x8000
#define PLL_CAL_COM_CTL_STATUS_0_LOST_PLL_LOCK_SM_ALIGN            0
#define PLL_CAL_COM_CTL_STATUS_0_LOST_PLL_LOCK_SM_BITS             1
#define PLL_CAL_COM_CTL_STATUS_0_LOST_PLL_LOCK_SM_SHIFT            15

/* PLL_CAL_COM :: CTL_STATUS_0 :: cap_done [14:14] */
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_MASK                     0x4000
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_ALIGN                    0
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_BITS                     1
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_SHIFT                    14

/* PLL_CAL_COM :: CTL_STATUS_0 :: cap_pass [13:13] */
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_MASK                     0x2000
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_ALIGN                    0
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_BITS                     1
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_SHIFT                    13

/* PLL_CAL_COM :: CTL_STATUS_0 :: freq_done_sm [12:12] */
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_MASK                 0x1000
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_ALIGN                0
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_BITS                 1
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_SHIFT                12

/* PLL_CAL_COM :: CTL_STATUS_0 :: freq_pass_sm [11:11] */
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_MASK                 0x0800
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_ALIGN                0
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_BITS                 1
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_SHIFT                11

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_seq_done [10:10] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_MASK                 0x0400
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_ALIGN                0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_BITS                 1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_SHIFT                10

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_seq_pass [09:09] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_MASK                 0x0200
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_ALIGN                0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_BITS                 1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_SHIFT                9

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_lock [08:08] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_MASK                     0x0100
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_ALIGN                    0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_BITS                     1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_SHIFT                    8

/* PLL_CAL_COM :: CTL_STATUS_0 :: reserved0 [07:07] */
#define PLL_CAL_COM_CTL_STATUS_0_RESERVED0_MASK                    0x0080
#define PLL_CAL_COM_CTL_STATUS_0_RESERVED0_ALIGN                   0
#define PLL_CAL_COM_CTL_STATUS_0_RESERVED0_BITS                    1
#define PLL_CAL_COM_CTL_STATUS_0_RESERVED0_SHIFT                   7

/* PLL_CAL_COM :: CTL_STATUS_0 :: cap_done_lh_ll [06:06] */
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_LH_LL_MASK               0x0040
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_LH_LL_ALIGN              0
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_LH_LL_BITS               1
#define PLL_CAL_COM_CTL_STATUS_0_CAP_DONE_LH_LL_SHIFT              6

/* PLL_CAL_COM :: CTL_STATUS_0 :: cap_pass_lh_ll [05:05] */
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_LH_LL_MASK               0x0020
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_LH_LL_ALIGN              0
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_LH_LL_BITS               1
#define PLL_CAL_COM_CTL_STATUS_0_CAP_PASS_LH_LL_SHIFT              5

/* PLL_CAL_COM :: CTL_STATUS_0 :: freq_done_sm_lh_ll [04:04] */
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_LH_LL_MASK           0x0010
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_LH_LL_ALIGN          0
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_LH_LL_BITS           1
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_DONE_SM_LH_LL_SHIFT          4

/* PLL_CAL_COM :: CTL_STATUS_0 :: freq_pass_sm_lh_ll [03:03] */
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_LH_LL_MASK           0x0008
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_LH_LL_ALIGN          0
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_LH_LL_BITS           1
#define PLL_CAL_COM_CTL_STATUS_0_FREQ_PASS_SM_LH_LL_SHIFT          3

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_seq_done_lh_ll [02:02] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_LH_LL_MASK           0x0004
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_LH_LL_ALIGN          0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_LH_LL_BITS           1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_DONE_LH_LL_SHIFT          2

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_seq_pass_lh_ll [01:01] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_LH_LL_MASK           0x0002
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_LH_LL_ALIGN          0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_LH_LL_BITS           1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_SEQ_PASS_LH_LL_SHIFT          1

/* PLL_CAL_COM :: CTL_STATUS_0 :: pll_lock_lh_ll [00:00] */
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_LH_LL_MASK               0x0001
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_LH_LL_ALIGN              0
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_LH_LL_BITS               1
#define PLL_CAL_COM_CTL_STATUS_0_PLL_LOCK_LH_LL_SHIFT              0


/****************************************************************************
 * PLL_CAL_COM :: CTL_STATUS_1
 */
/* PLL_CAL_COM :: CTL_STATUS_1 :: reserved0 [15:12] */
#define PLL_CAL_COM_CTL_STATUS_1_RESERVED0_MASK                    0xf000
#define PLL_CAL_COM_CTL_STATUS_1_RESERVED0_ALIGN                   0
#define PLL_CAL_COM_CTL_STATUS_1_RESERVED0_BITS                    4
#define PLL_CAL_COM_CTL_STATUS_1_RESERVED0_SHIFT                   12

/* PLL_CAL_COM :: CTL_STATUS_1 :: rescal_in [11:08] */
#define PLL_CAL_COM_CTL_STATUS_1_RESCAL_IN_MASK                    0x0f00
#define PLL_CAL_COM_CTL_STATUS_1_RESCAL_IN_ALIGN                   0
#define PLL_CAL_COM_CTL_STATUS_1_RESCAL_IN_BITS                    4
#define PLL_CAL_COM_CTL_STATUS_1_RESCAL_IN_SHIFT                   8

/* PLL_CAL_COM :: CTL_STATUS_1 :: cap_select [07:00] */
#define PLL_CAL_COM_CTL_STATUS_1_CAP_SELECT_MASK                   0x00ff
#define PLL_CAL_COM_CTL_STATUS_1_CAP_SELECT_ALIGN                  0
#define PLL_CAL_COM_CTL_STATUS_1_CAP_SELECT_BITS                   8
#define PLL_CAL_COM_CTL_STATUS_1_CAP_SELECT_SHIFT                  0


/****************************************************************************
 * PLL_CAL_COM :: CTL_STATUS_DBG
 */
/* PLL_CAL_COM :: CTL_STATUS_DBG :: dbg_pll_state_one_hot [15:08] */
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_PLL_STATE_ONE_HOT_MASK      0xff00
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_PLL_STATE_ONE_HOT_ALIGN     0
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_PLL_STATE_ONE_HOT_BITS      8
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_PLL_STATE_ONE_HOT_SHIFT     8

/* PLL_CAL_COM :: CTL_STATUS_DBG :: dbg_cap_state_one_hot [07:03] */
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_CAP_STATE_ONE_HOT_MASK      0x00f8
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_CAP_STATE_ONE_HOT_ALIGN     0
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_CAP_STATE_ONE_HOT_BITS      5
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_CAP_STATE_ONE_HOT_SHIFT     3

/* PLL_CAL_COM :: CTL_STATUS_DBG :: dbg_fdbck [02:02] */
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_FDBCK_MASK                  0x0004
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_FDBCK_ALIGN                 0
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_FDBCK_BITS                  1
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_FDBCK_SHIFT                 2

/* PLL_CAL_COM :: CTL_STATUS_DBG :: dbg_slowdn_change [01:01] */
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_CHANGE_MASK          0x0002
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_CHANGE_ALIGN         0
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_CHANGE_BITS          1
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_CHANGE_SHIFT         1

/* PLL_CAL_COM :: CTL_STATUS_DBG :: dbg_slowdn [00:00] */
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_MASK                 0x0001
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_ALIGN                0
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_BITS                 1
#define PLL_CAL_COM_CTL_STATUS_DBG_DBG_SLOWDN_SHIFT                0


/****************************************************************************
 * eagle_tsc_txcom_blk_TX_COM
 */
/****************************************************************************
 * TX_COM :: CL72_TAP_LIMIT_CONTROL1
 */
/* TX_COM :: CL72_TAP_LIMIT_CONTROL1 :: reserved0 [15:11] */
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_RESERVED0_MASK              0xf800
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_RESERVED0_ALIGN             0
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_RESERVED0_BITS              5
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_RESERVED0_SHIFT             11

/* TX_COM :: CL72_TAP_LIMIT_CONTROL1 :: post_tap_limit [10:05] */
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_POST_TAP_LIMIT_MASK         0x07e0
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_POST_TAP_LIMIT_ALIGN        0
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_POST_TAP_LIMIT_BITS         6
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_POST_TAP_LIMIT_SHIFT        5

/* TX_COM :: CL72_TAP_LIMIT_CONTROL1 :: pre_tap_limit [04:00] */
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_PRE_TAP_LIMIT_MASK          0x001f
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_PRE_TAP_LIMIT_ALIGN         0
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_PRE_TAP_LIMIT_BITS          5
#define TX_COM_CL72_TAP_LIMIT_CONTROL1_PRE_TAP_LIMIT_SHIFT         0


/****************************************************************************
 * TX_COM :: CL72_TAP_LIMIT_CONTROL2
 */
/* TX_COM :: CL72_TAP_LIMIT_CONTROL2 :: reserved0 [15:07] */
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_RESERVED0_MASK              0xff80
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_RESERVED0_ALIGN             0
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_RESERVED0_BITS              9
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_RESERVED0_SHIFT             7

/* TX_COM :: CL72_TAP_LIMIT_CONTROL2 :: main_tap_limit [06:00] */
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_MAIN_TAP_LIMIT_MASK         0x007f
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_MAIN_TAP_LIMIT_ALIGN        0
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_MAIN_TAP_LIMIT_BITS         7
#define TX_COM_CL72_TAP_LIMIT_CONTROL2_MAIN_TAP_LIMIT_SHIFT        0


/****************************************************************************
 * TX_COM :: CL72_TAP_PRESET_CONTROL
 */
/* TX_COM :: CL72_TAP_PRESET_CONTROL :: reserved0 [15:11] */
#define TX_COM_CL72_TAP_PRESET_CONTROL_RESERVED0_MASK              0xf800
#define TX_COM_CL72_TAP_PRESET_CONTROL_RESERVED0_ALIGN             0
#define TX_COM_CL72_TAP_PRESET_CONTROL_RESERVED0_BITS              5
#define TX_COM_CL72_TAP_PRESET_CONTROL_RESERVED0_SHIFT             11

/* TX_COM :: CL72_TAP_PRESET_CONTROL :: pre_tap_preset_val [10:06] */
#define TX_COM_CL72_TAP_PRESET_CONTROL_PRE_TAP_PRESET_VAL_MASK     0x07c0
#define TX_COM_CL72_TAP_PRESET_CONTROL_PRE_TAP_PRESET_VAL_ALIGN    0
#define TX_COM_CL72_TAP_PRESET_CONTROL_PRE_TAP_PRESET_VAL_BITS     5
#define TX_COM_CL72_TAP_PRESET_CONTROL_PRE_TAP_PRESET_VAL_SHIFT    6

/* TX_COM :: CL72_TAP_PRESET_CONTROL :: post_tap_preset_val [05:00] */
#define TX_COM_CL72_TAP_PRESET_CONTROL_POST_TAP_PRESET_VAL_MASK    0x003f
#define TX_COM_CL72_TAP_PRESET_CONTROL_POST_TAP_PRESET_VAL_ALIGN   0
#define TX_COM_CL72_TAP_PRESET_CONTROL_POST_TAP_PRESET_VAL_BITS    6
#define TX_COM_CL72_TAP_PRESET_CONTROL_POST_TAP_PRESET_VAL_SHIFT   0


/****************************************************************************
 * TX_COM :: CL72_DEBUG_1_REGISTER
 */
/* TX_COM :: CL72_DEBUG_1_REGISTER :: reserved0 [15:15] */
#define TX_COM_CL72_DEBUG_1_REGISTER_RESERVED0_MASK                0x8000
#define TX_COM_CL72_DEBUG_1_REGISTER_RESERVED0_ALIGN               0
#define TX_COM_CL72_DEBUG_1_REGISTER_RESERVED0_BITS                1
#define TX_COM_CL72_DEBUG_1_REGISTER_RESERVED0_SHIFT               15

/* TX_COM :: CL72_DEBUG_1_REGISTER :: tap_sum_max_val [14:07] */
#define TX_COM_CL72_DEBUG_1_REGISTER_TAP_SUM_MAX_VAL_MASK          0x7f80
#define TX_COM_CL72_DEBUG_1_REGISTER_TAP_SUM_MAX_VAL_ALIGN         0
#define TX_COM_CL72_DEBUG_1_REGISTER_TAP_SUM_MAX_VAL_BITS          8
#define TX_COM_CL72_DEBUG_1_REGISTER_TAP_SUM_MAX_VAL_SHIFT         7

/* TX_COM :: CL72_DEBUG_1_REGISTER :: main_tap_min_val [06:00] */
#define TX_COM_CL72_DEBUG_1_REGISTER_MAIN_TAP_MIN_VAL_MASK         0x007f
#define TX_COM_CL72_DEBUG_1_REGISTER_MAIN_TAP_MIN_VAL_ALIGN        0
#define TX_COM_CL72_DEBUG_1_REGISTER_MAIN_TAP_MIN_VAL_BITS         7
#define TX_COM_CL72_DEBUG_1_REGISTER_MAIN_TAP_MIN_VAL_SHIFT        0


/****************************************************************************
 * TX_COM :: CL72_MAX_WAIT_TIMER_REGISTER
 */
/* TX_COM :: CL72_MAX_WAIT_TIMER_REGISTER :: max_wait_timer_period [15:00] */
#define TX_COM_CL72_MAX_WAIT_TIMER_REGISTER_MAX_WAIT_TIMER_PERIOD_MASK 0xffff
#define TX_COM_CL72_MAX_WAIT_TIMER_REGISTER_MAX_WAIT_TIMER_PERIOD_ALIGN 0
#define TX_COM_CL72_MAX_WAIT_TIMER_REGISTER_MAX_WAIT_TIMER_PERIOD_BITS 16
#define TX_COM_CL72_MAX_WAIT_TIMER_REGISTER_MAX_WAIT_TIMER_PERIOD_SHIFT 0


/****************************************************************************
 * TX_COM :: CL72_WAIT_TIMER_REGISTER
 */
/* TX_COM :: CL72_WAIT_TIMER_REGISTER :: reserved0 [15:09] */
#define TX_COM_CL72_WAIT_TIMER_REGISTER_RESERVED0_MASK             0xfe00
#define TX_COM_CL72_WAIT_TIMER_REGISTER_RESERVED0_ALIGN            0
#define TX_COM_CL72_WAIT_TIMER_REGISTER_RESERVED0_BITS             7
#define TX_COM_CL72_WAIT_TIMER_REGISTER_RESERVED0_SHIFT            9

/* TX_COM :: CL72_WAIT_TIMER_REGISTER :: wait_cntr_limit [08:00] */
#define TX_COM_CL72_WAIT_TIMER_REGISTER_WAIT_CNTR_LIMIT_MASK       0x01ff
#define TX_COM_CL72_WAIT_TIMER_REGISTER_WAIT_CNTR_LIMIT_ALIGN      0
#define TX_COM_CL72_WAIT_TIMER_REGISTER_WAIT_CNTR_LIMIT_BITS       9
#define TX_COM_CL72_WAIT_TIMER_REGISTER_WAIT_CNTR_LIMIT_SHIFT      0


/****************************************************************************
 * eagle_tsc_micro_blk_MICRO_A_COM
 */
/****************************************************************************
 * MICRO_A_COM :: RAMWORD
 */
/* MICRO_A_COM :: RAMWORD :: micro_ram_count [15:00] */
#define MICRO_A_COM_RAMWORD_MICRO_RAM_COUNT_MASK                   0xffff
#define MICRO_A_COM_RAMWORD_MICRO_RAM_COUNT_ALIGN                  0
#define MICRO_A_COM_RAMWORD_MICRO_RAM_COUNT_BITS                   16
#define MICRO_A_COM_RAMWORD_MICRO_RAM_COUNT_SHIFT                  0


/****************************************************************************
 * MICRO_A_COM :: ADDRESS
 */
/* MICRO_A_COM :: ADDRESS :: micro_ram_address [15:00] */
#define MICRO_A_COM_ADDRESS_MICRO_RAM_ADDRESS_MASK                 0xffff
#define MICRO_A_COM_ADDRESS_MICRO_RAM_ADDRESS_ALIGN                0
#define MICRO_A_COM_ADDRESS_MICRO_RAM_ADDRESS_BITS                 16
#define MICRO_A_COM_ADDRESS_MICRO_RAM_ADDRESS_SHIFT                0


/****************************************************************************
 * MICRO_A_COM :: COMMAND
 */
/* MICRO_A_COM :: COMMAND :: micro_init_cmd [15:15] */
#define MICRO_A_COM_COMMAND_MICRO_INIT_CMD_MASK                    0x8000
#define MICRO_A_COM_COMMAND_MICRO_INIT_CMD_ALIGN                   0
#define MICRO_A_COM_COMMAND_MICRO_INIT_CMD_BITS                    1
#define MICRO_A_COM_COMMAND_MICRO_INIT_CMD_SHIFT                   15

/* MICRO_A_COM :: COMMAND :: micro_pmi_hp_ack_frc_val [14:14] */
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_VAL_MASK          0x4000
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_VAL_ALIGN         0
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_VAL_BITS          1
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_VAL_SHIFT         14

/* MICRO_A_COM :: COMMAND :: micro_pmi_hp_ack_frc [13:13] */
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_MASK              0x2000
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_ALIGN             0
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_BITS              1
#define MICRO_A_COM_COMMAND_MICRO_PMI_HP_ACK_FRC_SHIFT             13

/* MICRO_A_COM :: COMMAND :: micro_mdio_prog_ram_cs_frc_val [12:12] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_VAL_MASK    0x1000
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_VAL_ALIGN   0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_VAL_BITS    1
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_VAL_SHIFT   12

/* MICRO_A_COM :: COMMAND :: micro_mdio_prog_ram_cs_frc [11:11] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_MASK        0x0800
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_ALIGN       0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_BITS        1
#define MICRO_A_COM_COMMAND_MICRO_MDIO_PROG_RAM_CS_FRC_SHIFT       11

/* MICRO_A_COM :: COMMAND :: micro_mdio_autowakeup [10:10] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_AUTOWAKEUP_MASK             0x0400
#define MICRO_A_COM_COMMAND_MICRO_MDIO_AUTOWAKEUP_ALIGN            0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_AUTOWAKEUP_BITS             1
#define MICRO_A_COM_COMMAND_MICRO_MDIO_AUTOWAKEUP_SHIFT            10

/* MICRO_A_COM :: COMMAND :: micro_byte_mode [09:09] */
#define MICRO_A_COM_COMMAND_MICRO_BYTE_MODE_MASK                   0x0200
#define MICRO_A_COM_COMMAND_MICRO_BYTE_MODE_ALIGN                  0
#define MICRO_A_COM_COMMAND_MICRO_BYTE_MODE_BITS                   1
#define MICRO_A_COM_COMMAND_MICRO_BYTE_MODE_SHIFT                  9

/* MICRO_A_COM :: COMMAND :: micro_mdio_ram_access_mode [08:07] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_ACCESS_MODE_MASK        0x0180
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_ACCESS_MODE_ALIGN       0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_ACCESS_MODE_BITS        2
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_ACCESS_MODE_SHIFT       7

/* MICRO_A_COM :: COMMAND :: micro_mdio_ram_read_autoinc_en [06:06] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_READ_AUTOINC_EN_MASK    0x0040
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_READ_AUTOINC_EN_ALIGN   0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_READ_AUTOINC_EN_BITS    1
#define MICRO_A_COM_COMMAND_MICRO_MDIO_RAM_READ_AUTOINC_EN_SHIFT   6

/* MICRO_A_COM :: COMMAND :: reserved0 [05:05] */
#define MICRO_A_COM_COMMAND_RESERVED0_MASK                         0x0020
#define MICRO_A_COM_COMMAND_RESERVED0_ALIGN                        0
#define MICRO_A_COM_COMMAND_RESERVED0_BITS                         1
#define MICRO_A_COM_COMMAND_RESERVED0_SHIFT                        5

/* MICRO_A_COM :: COMMAND :: micro_mdio_dw8051_reset_n [04:04] */
#define MICRO_A_COM_COMMAND_MICRO_MDIO_DW8051_RESET_N_MASK         0x0010
#define MICRO_A_COM_COMMAND_MICRO_MDIO_DW8051_RESET_N_ALIGN        0
#define MICRO_A_COM_COMMAND_MICRO_MDIO_DW8051_RESET_N_BITS         1
#define MICRO_A_COM_COMMAND_MICRO_MDIO_DW8051_RESET_N_SHIFT        4

/* MICRO_A_COM :: COMMAND :: micro_write [03:03] */
#define MICRO_A_COM_COMMAND_MICRO_WRITE_MASK                       0x0008
#define MICRO_A_COM_COMMAND_MICRO_WRITE_ALIGN                      0
#define MICRO_A_COM_COMMAND_MICRO_WRITE_BITS                       1
#define MICRO_A_COM_COMMAND_MICRO_WRITE_SHIFT                      3

/* MICRO_A_COM :: COMMAND :: micro_read [02:02] */
#define MICRO_A_COM_COMMAND_MICRO_READ_MASK                        0x0004
#define MICRO_A_COM_COMMAND_MICRO_READ_ALIGN                       0
#define MICRO_A_COM_COMMAND_MICRO_READ_BITS                        1
#define MICRO_A_COM_COMMAND_MICRO_READ_SHIFT                       2

/* MICRO_A_COM :: COMMAND :: micro_stop [01:01] */
#define MICRO_A_COM_COMMAND_MICRO_STOP_MASK                        0x0002
#define MICRO_A_COM_COMMAND_MICRO_STOP_ALIGN                       0
#define MICRO_A_COM_COMMAND_MICRO_STOP_BITS                        1
#define MICRO_A_COM_COMMAND_MICRO_STOP_SHIFT                       1

/* MICRO_A_COM :: COMMAND :: micro_run [00:00] */
#define MICRO_A_COM_COMMAND_MICRO_RUN_MASK                         0x0001
#define MICRO_A_COM_COMMAND_MICRO_RUN_ALIGN                        0
#define MICRO_A_COM_COMMAND_MICRO_RUN_BITS                         1
#define MICRO_A_COM_COMMAND_MICRO_RUN_SHIFT                        0


/****************************************************************************
 * MICRO_A_COM :: RAM_WRDATA
 */
/* MICRO_A_COM :: RAM_WRDATA :: micro_ram_wrdata [15:00] */
#define MICRO_A_COM_RAM_WRDATA_MICRO_RAM_WRDATA_MASK               0xffff
#define MICRO_A_COM_RAM_WRDATA_MICRO_RAM_WRDATA_ALIGN              0
#define MICRO_A_COM_RAM_WRDATA_MICRO_RAM_WRDATA_BITS               16
#define MICRO_A_COM_RAM_WRDATA_MICRO_RAM_WRDATA_SHIFT              0


/****************************************************************************
 * MICRO_A_COM :: RAM_RDDATA
 */
/* MICRO_A_COM :: RAM_RDDATA :: micro_ram_rddata [15:00] */
#define MICRO_A_COM_RAM_RDDATA_MICRO_RAM_RDDATA_MASK               0xffff
#define MICRO_A_COM_RAM_RDDATA_MICRO_RAM_RDDATA_ALIGN              0
#define MICRO_A_COM_RAM_RDDATA_MICRO_RAM_RDDATA_BITS               16
#define MICRO_A_COM_RAM_RDDATA_MICRO_RAM_RDDATA_SHIFT              0


/****************************************************************************
 * MICRO_A_COM :: DOWNLOAD_STATUS
 */
/* MICRO_A_COM :: DOWNLOAD_STATUS :: micro_init_done [15:15] */
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_INIT_DONE_MASK           0x8000
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_INIT_DONE_ALIGN          0
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_INIT_DONE_BITS           1
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_INIT_DONE_SHIFT          15

/* MICRO_A_COM :: DOWNLOAD_STATUS :: reserved0 [14:06] */
#define MICRO_A_COM_DOWNLOAD_STATUS_RESERVED0_MASK                 0x7fc0
#define MICRO_A_COM_DOWNLOAD_STATUS_RESERVED0_ALIGN                0
#define MICRO_A_COM_DOWNLOAD_STATUS_RESERVED0_BITS                 9
#define MICRO_A_COM_DOWNLOAD_STATUS_RESERVED0_SHIFT                6

/* MICRO_A_COM :: DOWNLOAD_STATUS :: micro_fsm [05:02] */
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_FSM_MASK                 0x003c
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_FSM_ALIGN                0
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_FSM_BITS                 4
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_FSM_SHIFT                2

/* MICRO_A_COM :: DOWNLOAD_STATUS :: micro_err1 [01:01] */
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR1_MASK                0x0002
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR1_ALIGN               0
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR1_BITS                1
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR1_SHIFT               1

/* MICRO_A_COM :: DOWNLOAD_STATUS :: micro_err0 [00:00] */
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR0_MASK                0x0001
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR0_ALIGN               0
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR0_BITS                1
#define MICRO_A_COM_DOWNLOAD_STATUS_MICRO_ERR0_SHIFT               0


/****************************************************************************
 * MICRO_A_COM :: SFR_STATUS
 */
/* MICRO_A_COM :: SFR_STATUS :: micro_status_muxed [15:00] */
#define MICRO_A_COM_SFR_STATUS_MICRO_STATUS_MUXED_MASK             0xffff
#define MICRO_A_COM_SFR_STATUS_MICRO_STATUS_MUXED_ALIGN            0
#define MICRO_A_COM_SFR_STATUS_MICRO_STATUS_MUXED_BITS             16
#define MICRO_A_COM_SFR_STATUS_MICRO_STATUS_MUXED_SHIFT            0


/****************************************************************************
 * MICRO_A_COM :: MDIO_UC_MAILBOX_MSW
 */
/* MICRO_A_COM :: MDIO_UC_MAILBOX_MSW :: micro_mdio_uc_mailbox_msw [15:00] */
#define MICRO_A_COM_MDIO_UC_MAILBOX_MSW_MICRO_MDIO_UC_MAILBOX_MSW_MASK 0xffff
#define MICRO_A_COM_MDIO_UC_MAILBOX_MSW_MICRO_MDIO_UC_MAILBOX_MSW_ALIGN 0
#define MICRO_A_COM_MDIO_UC_MAILBOX_MSW_MICRO_MDIO_UC_MAILBOX_MSW_BITS 16
#define MICRO_A_COM_MDIO_UC_MAILBOX_MSW_MICRO_MDIO_UC_MAILBOX_MSW_SHIFT 0


/****************************************************************************
 * MICRO_A_COM :: MDIO_UC_MAILBOX_LSW
 */
/* MICRO_A_COM :: MDIO_UC_MAILBOX_LSW :: micro_mdio_uc_mailbox_lsw [15:00] */
#define MICRO_A_COM_MDIO_UC_MAILBOX_LSW_MICRO_MDIO_UC_MAILBOX_LSW_MASK 0xffff
#define MICRO_A_COM_MDIO_UC_MAILBOX_LSW_MICRO_MDIO_UC_MAILBOX_LSW_ALIGN 0
#define MICRO_A_COM_MDIO_UC_MAILBOX_LSW_MICRO_MDIO_UC_MAILBOX_LSW_BITS 16
#define MICRO_A_COM_MDIO_UC_MAILBOX_LSW_MICRO_MDIO_UC_MAILBOX_LSW_SHIFT 0


/****************************************************************************
 * MICRO_A_COM :: UC_MDIO_MAILBOX_LSW
 */
/* MICRO_A_COM :: UC_MDIO_MAILBOX_LSW :: micro_uc_mdio_mailbox_lsw [15:00] */
#define MICRO_A_COM_UC_MDIO_MAILBOX_LSW_MICRO_UC_MDIO_MAILBOX_LSW_MASK 0xffff
#define MICRO_A_COM_UC_MDIO_MAILBOX_LSW_MICRO_UC_MDIO_MAILBOX_LSW_ALIGN 0
#define MICRO_A_COM_UC_MDIO_MAILBOX_LSW_MICRO_UC_MDIO_MAILBOX_LSW_BITS 16
#define MICRO_A_COM_UC_MDIO_MAILBOX_LSW_MICRO_UC_MDIO_MAILBOX_LSW_SHIFT 0


/****************************************************************************
 * MICRO_A_COM :: COMMAND2
 */
/* MICRO_A_COM :: COMMAND2 :: micro_srst_dw8051_to_pmi [15:15] */
#define MICRO_A_COM_COMMAND2_MICRO_SRST_DW8051_TO_PMI_MASK         0x8000
#define MICRO_A_COM_COMMAND2_MICRO_SRST_DW8051_TO_PMI_ALIGN        0
#define MICRO_A_COM_COMMAND2_MICRO_SRST_DW8051_TO_PMI_BITS         1
#define MICRO_A_COM_COMMAND2_MICRO_SRST_DW8051_TO_PMI_SHIFT        15

/* MICRO_A_COM :: COMMAND2 :: micro_srst_mdio_program_access [14:14] */
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_PROGRAM_ACCESS_MASK   0x4000
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_PROGRAM_ACCESS_ALIGN  0
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_PROGRAM_ACCESS_BITS   1
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_PROGRAM_ACCESS_SHIFT  14

/* MICRO_A_COM :: COMMAND2 :: micro_srst_mdio_load_program_ram [13:13] */
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_LOAD_PROGRAM_RAM_MASK 0x2000
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_LOAD_PROGRAM_RAM_ALIGN 0
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_LOAD_PROGRAM_RAM_BITS 1
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_LOAD_PROGRAM_RAM_SHIFT 13

/* MICRO_A_COM :: COMMAND2 :: micro_zero_rom_dataout [12:12] */
#define MICRO_A_COM_COMMAND2_MICRO_ZERO_ROM_DATAOUT_MASK           0x1000
#define MICRO_A_COM_COMMAND2_MICRO_ZERO_ROM_DATAOUT_ALIGN          0
#define MICRO_A_COM_COMMAND2_MICRO_ZERO_ROM_DATAOUT_BITS           1
#define MICRO_A_COM_COMMAND2_MICRO_ZERO_ROM_DATAOUT_SHIFT          12

/* MICRO_A_COM :: COMMAND2 :: micro_ram_clk_invert [11:11] */
#define MICRO_A_COM_COMMAND2_MICRO_RAM_CLK_INVERT_MASK             0x0800
#define MICRO_A_COM_COMMAND2_MICRO_RAM_CLK_INVERT_ALIGN            0
#define MICRO_A_COM_COMMAND2_MICRO_RAM_CLK_INVERT_BITS             1
#define MICRO_A_COM_COMMAND2_MICRO_RAM_CLK_INVERT_SHIFT            11

/* MICRO_A_COM :: COMMAND2 :: micro_srst_mdio_dataram_access [10:10] */
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_DATARAM_ACCESS_MASK   0x0400
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_DATARAM_ACCESS_ALIGN  0
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_DATARAM_ACCESS_BITS   1
#define MICRO_A_COM_COMMAND2_MICRO_SRST_MDIO_DATARAM_ACCESS_SHIFT  10

/* MICRO_A_COM :: COMMAND2 :: reserved0 [09:04] */
#define MICRO_A_COM_COMMAND2_RESERVED0_MASK                        0x03f0
#define MICRO_A_COM_COMMAND2_RESERVED0_ALIGN                       0
#define MICRO_A_COM_COMMAND2_RESERVED0_BITS                        6
#define MICRO_A_COM_COMMAND2_RESERVED0_SHIFT                       4

/* MICRO_A_COM :: COMMAND2 :: micro_pmi_ack_timeout_val [03:00] */
#define MICRO_A_COM_COMMAND2_MICRO_PMI_ACK_TIMEOUT_VAL_MASK        0x000f
#define MICRO_A_COM_COMMAND2_MICRO_PMI_ACK_TIMEOUT_VAL_ALIGN       0
#define MICRO_A_COM_COMMAND2_MICRO_PMI_ACK_TIMEOUT_VAL_BITS        4
#define MICRO_A_COM_COMMAND2_MICRO_PMI_ACK_TIMEOUT_VAL_SHIFT       0


/****************************************************************************
 * MICRO_A_COM :: UC_MDIO_MAILBOX_MSW
 */
/* MICRO_A_COM :: UC_MDIO_MAILBOX_MSW :: micro_uc_mdio_mailbox_msw [15:00] */
#define MICRO_A_COM_UC_MDIO_MAILBOX_MSW_MICRO_UC_MDIO_MAILBOX_MSW_MASK 0xffff
#define MICRO_A_COM_UC_MDIO_MAILBOX_MSW_MICRO_UC_MDIO_MAILBOX_MSW_ALIGN 0
#define MICRO_A_COM_UC_MDIO_MAILBOX_MSW_MICRO_UC_MDIO_MAILBOX_MSW_BITS 16
#define MICRO_A_COM_UC_MDIO_MAILBOX_MSW_MICRO_UC_MDIO_MAILBOX_MSW_SHIFT 0


/****************************************************************************
 * MICRO_A_COM :: COMMAND3
 */
/* MICRO_A_COM :: COMMAND3 :: micro_gen_status_sel [15:13] */
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_MASK             0xe000
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_ALIGN            0
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_BITS             3
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_SHIFT            13
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_ecc_error_counters 0
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_program_ram_load_status 1
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_program_ram_mdio_status 2
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_dataram_mdio_status 3
#define MICRO_A_COM_COMMAND3_MICRO_GEN_STATUS_SEL_pmi_status       4

/* MICRO_A_COM :: COMMAND3 :: micro_disable_ecc [12:12] */
#define MICRO_A_COM_COMMAND3_MICRO_DISABLE_ECC_MASK                0x1000
#define MICRO_A_COM_COMMAND3_MICRO_DISABLE_ECC_ALIGN               0
#define MICRO_A_COM_COMMAND3_MICRO_DISABLE_ECC_BITS                1
#define MICRO_A_COM_COMMAND3_MICRO_DISABLE_ECC_SHIFT               12

/* MICRO_A_COM :: COMMAND3 :: micro_inrush_current_frc_val [11:11] */
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_VAL_MASK     0x0800
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_VAL_ALIGN    0
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_VAL_BITS     1
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_VAL_SHIFT    11

/* MICRO_A_COM :: COMMAND3 :: micro_inrush_current_frc [10:10] */
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_MASK         0x0400
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_ALIGN        0
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_BITS         1
#define MICRO_A_COM_COMMAND3_MICRO_INRUSH_CURRENT_FRC_SHIFT        10

/* MICRO_A_COM :: COMMAND3 :: reserved0 [09:03] */
#define MICRO_A_COM_COMMAND3_RESERVED0_MASK                        0x03f8
#define MICRO_A_COM_COMMAND3_RESERVED0_ALIGN                       0
#define MICRO_A_COM_COMMAND3_RESERVED0_BITS                        7
#define MICRO_A_COM_COMMAND3_RESERVED0_SHIFT                       3

/* MICRO_A_COM :: COMMAND3 :: micro_pram_if_rstb [02:02] */
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_RSTB_MASK               0x0004
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_RSTB_ALIGN              0
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_RSTB_BITS               1
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_RSTB_SHIFT              2

/* MICRO_A_COM :: COMMAND3 :: micro_pram_if_flop_bypass [01:01] */
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_FLOP_BYPASS_MASK        0x0002
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_FLOP_BYPASS_ALIGN       0
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_FLOP_BYPASS_BITS        1
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_FLOP_BYPASS_SHIFT       1

/* MICRO_A_COM :: COMMAND3 :: micro_pram_if_en [00:00] */
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_EN_MASK                 0x0001
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_EN_ALIGN                0
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_EN_BITS                 1
#define MICRO_A_COM_COMMAND3_MICRO_PRAM_IF_EN_SHIFT                0


/****************************************************************************
 * MICRO_A_COM :: COMMAND4
 */
/* MICRO_A_COM :: COMMAND4 :: reserved0 [15:02] */
#define MICRO_A_COM_COMMAND4_RESERVED0_MASK                        0xfffc
#define MICRO_A_COM_COMMAND4_RESERVED0_ALIGN                       0
#define MICRO_A_COM_COMMAND4_RESERVED0_BITS                        14
#define MICRO_A_COM_COMMAND4_RESERVED0_SHIFT                       2

/* MICRO_A_COM :: COMMAND4 :: micro_system_reset_n [01:01] */
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_RESET_N_MASK             0x0002
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_RESET_N_ALIGN            0
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_RESET_N_BITS             1
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_RESET_N_SHIFT            1

/* MICRO_A_COM :: COMMAND4 :: micro_system_clk_en [00:00] */
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_CLK_EN_MASK              0x0001
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_CLK_EN_ALIGN             0
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_CLK_EN_BITS              1
#define MICRO_A_COM_COMMAND4_MICRO_SYSTEM_CLK_EN_SHIFT             0


/****************************************************************************
 * MICRO_A_COM :: TEMPERATURE_STATUS
 */
/* MICRO_A_COM :: TEMPERATURE_STATUS :: micro_tempature_data [15:00] */
#define MICRO_A_COM_TEMPERATURE_STATUS_MICRO_TEMPATURE_DATA_MASK   0xffff
#define MICRO_A_COM_TEMPERATURE_STATUS_MICRO_TEMPATURE_DATA_ALIGN  0
#define MICRO_A_COM_TEMPERATURE_STATUS_MICRO_TEMPATURE_DATA_BITS   16
#define MICRO_A_COM_TEMPERATURE_STATUS_MICRO_TEMPATURE_DATA_SHIFT  0


/****************************************************************************
 * eagle_tsc_micro_blk_MICRO_B_COM
 */
/****************************************************************************
 * MICRO_B_COM :: PROGRAM_RAM_CONTROL1
 */
/* MICRO_B_COM :: PROGRAM_RAM_CONTROL1 :: reserved0 [15:14] */
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_RESERVED0_MASK            0xc000
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_RESERVED0_ALIGN           0
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_RESERVED0_BITS            2
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_RESERVED0_SHIFT           14

/* MICRO_B_COM :: PROGRAM_RAM_CONTROL1 :: micro_program_ram_tm [13:00] */
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_MICRO_PROGRAM_RAM_TM_MASK 0x3fff
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_MICRO_PROGRAM_RAM_TM_ALIGN 0
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_MICRO_PROGRAM_RAM_TM_BITS 14
#define MICRO_B_COM_PROGRAM_RAM_CONTROL1_MICRO_PROGRAM_RAM_TM_SHIFT 0


/****************************************************************************
 * MICRO_B_COM :: DATARAM_CONTROL1
 */
/* MICRO_B_COM :: DATARAM_CONTROL1 :: reserved0 [15:10] */
#define MICRO_B_COM_DATARAM_CONTROL1_RESERVED0_MASK                0xfc00
#define MICRO_B_COM_DATARAM_CONTROL1_RESERVED0_ALIGN               0
#define MICRO_B_COM_DATARAM_CONTROL1_RESERVED0_BITS                6
#define MICRO_B_COM_DATARAM_CONTROL1_RESERVED0_SHIFT               10

/* MICRO_B_COM :: DATARAM_CONTROL1 :: micro_dataram_tm [09:00] */
#define MICRO_B_COM_DATARAM_CONTROL1_MICRO_DATARAM_TM_MASK         0x03ff
#define MICRO_B_COM_DATARAM_CONTROL1_MICRO_DATARAM_TM_ALIGN        0
#define MICRO_B_COM_DATARAM_CONTROL1_MICRO_DATARAM_TM_BITS         10
#define MICRO_B_COM_DATARAM_CONTROL1_MICRO_DATARAM_TM_SHIFT        0


/****************************************************************************
 * MICRO_B_COM :: IRAM_CONTROL1
 */
/* MICRO_B_COM :: IRAM_CONTROL1 :: reserved0 [15:10] */
#define MICRO_B_COM_IRAM_CONTROL1_RESERVED0_MASK                   0xfc00
#define MICRO_B_COM_IRAM_CONTROL1_RESERVED0_ALIGN                  0
#define MICRO_B_COM_IRAM_CONTROL1_RESERVED0_BITS                   6
#define MICRO_B_COM_IRAM_CONTROL1_RESERVED0_SHIFT                  10

/* MICRO_B_COM :: IRAM_CONTROL1 :: micro_iram_tm [09:00] */
#define MICRO_B_COM_IRAM_CONTROL1_MICRO_IRAM_TM_MASK               0x03ff
#define MICRO_B_COM_IRAM_CONTROL1_MICRO_IRAM_TM_ALIGN              0
#define MICRO_B_COM_IRAM_CONTROL1_MICRO_IRAM_TM_BITS               10
#define MICRO_B_COM_IRAM_CONTROL1_MICRO_IRAM_TM_SHIFT              0


/****************************************************************************
 * eagle_tsc_mdio_MDIO_MMDSEL_AER_COM
 */
/****************************************************************************
 * MDIO_MMDSEL_AER_COM :: MDIO_MASKDATA
 */
/* MDIO_MMDSEL_AER_COM :: MDIO_MASKDATA :: mdio_maskdata [15:00] */
#define MDIO_MMDSEL_AER_COM_MDIO_MASKDATA_MDIO_MASKDATA_MASK       0xffff
#define MDIO_MMDSEL_AER_COM_MDIO_MASKDATA_MDIO_MASKDATA_ALIGN      0
#define MDIO_MMDSEL_AER_COM_MDIO_MASKDATA_MDIO_MASKDATA_BITS       16
#define MDIO_MMDSEL_AER_COM_MDIO_MASKDATA_MDIO_MASKDATA_SHIFT      0


/****************************************************************************
 * MDIO_MMDSEL_AER_COM :: MDIO_BRCST_PORT_ADDR
 */
/* MDIO_MMDSEL_AER_COM :: MDIO_BRCST_PORT_ADDR :: reserved0 [15:05] */
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_RESERVED0_MASK    0xffe0
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_RESERVED0_ALIGN   0
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_RESERVED0_BITS    11
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_RESERVED0_SHIFT   5

/* MDIO_MMDSEL_AER_COM :: MDIO_BRCST_PORT_ADDR :: mdio_brcst_port_addr [04:00] */
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_MDIO_BRCST_PORT_ADDR_MASK 0x001f
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_MDIO_BRCST_PORT_ADDR_ALIGN 0
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_MDIO_BRCST_PORT_ADDR_BITS 5
#define MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR_MDIO_BRCST_PORT_ADDR_SHIFT 0


/****************************************************************************
 * MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT
 */
/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_multi_prts_en [15:15] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_PRTS_EN_MASK 0x8000
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_PRTS_EN_ALIGN 0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_PRTS_EN_BITS 1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_PRTS_EN_SHIFT 15

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_multi_mmds_en [14:14] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_MMDS_EN_MASK 0x4000
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_MMDS_EN_ALIGN 0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_MMDS_EN_BITS 1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_MULTI_MMDS_EN_SHIFT 14

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: reserved0 [13:07] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED0_MASK         0x3f80
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED0_ALIGN        0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED0_BITS         7
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED0_SHIFT        7

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_pcs_en [06:06] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PCS_EN_MASK   0x0040
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PCS_EN_ALIGN  0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PCS_EN_BITS   1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PCS_EN_SHIFT  6

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_dte_en [05:05] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_DTE_EN_MASK   0x0020
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_DTE_EN_ALIGN  0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_DTE_EN_BITS   1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_DTE_EN_SHIFT  5

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_phy_en [04:04] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PHY_EN_MASK   0x0010
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PHY_EN_ALIGN  0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PHY_EN_BITS   1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PHY_EN_SHIFT  4

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_an_en [03:03] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_AN_EN_MASK    0x0008
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_AN_EN_ALIGN   0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_AN_EN_BITS    1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_AN_EN_SHIFT   3

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_pmd_en [02:02] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PMD_EN_MASK   0x0004
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PMD_EN_ALIGN  0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PMD_EN_BITS   1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_PMD_EN_SHIFT  2

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: reserved1 [01:01] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED1_MASK         0x0002
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED1_ALIGN        0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED1_BITS         1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_RESERVED1_SHIFT        1

/* MDIO_MMDSEL_AER_COM :: MDIO_MMD_SELECT :: mdio_dev_cl22_en [00:00] */
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_CL22_EN_MASK  0x0001
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_CL22_EN_ALIGN 0
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_CL22_EN_BITS  1
#define MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT_MDIO_DEV_CL22_EN_SHIFT 0


/****************************************************************************
 * MDIO_MMDSEL_AER_COM :: MDIO_AER
 */
/* MDIO_MMDSEL_AER_COM :: MDIO_AER :: mdio_aer [15:00] */
#define MDIO_MMDSEL_AER_COM_MDIO_AER_MDIO_AER_MASK                 0xffff
#define MDIO_MMDSEL_AER_COM_MDIO_AER_MDIO_AER_ALIGN                0
#define MDIO_MMDSEL_AER_COM_MDIO_AER_MDIO_AER_BITS                 16
#define MDIO_MMDSEL_AER_COM_MDIO_AER_MDIO_AER_SHIFT                0


/****************************************************************************
 * eagle_tsc_mdio_MDIO_BLK_ADDR_COM
 */
/****************************************************************************
 * MDIO_BLK_ADDR_COM :: BLK_ADDR
 */
/* MDIO_BLK_ADDR_COM :: BLK_ADDR :: reserved0 [15:15] */
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED0_MASK                  0x8000
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED0_ALIGN                 0
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED0_BITS                  1
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED0_SHIFT                 15

/* MDIO_BLK_ADDR_COM :: BLK_ADDR :: mdio_blk_addr [14:04] */
#define MDIO_BLK_ADDR_COM_BLK_ADDR_MDIO_BLK_ADDR_MASK              0x7ff0
#define MDIO_BLK_ADDR_COM_BLK_ADDR_MDIO_BLK_ADDR_ALIGN             0
#define MDIO_BLK_ADDR_COM_BLK_ADDR_MDIO_BLK_ADDR_BITS              11
#define MDIO_BLK_ADDR_COM_BLK_ADDR_MDIO_BLK_ADDR_SHIFT             4

/* MDIO_BLK_ADDR_COM :: BLK_ADDR :: reserved1 [03:00] */
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED1_MASK                  0x000f
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED1_ALIGN                 0
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED1_BITS                  4
#define MDIO_BLK_ADDR_COM_BLK_ADDR_RESERVED1_SHIFT                 0


/****************************************************************************
 * Datatype Definitions.
 */
#endif /* #ifndef TEPMDREGENUMS_TMP__ */

/* End of File */

