// Seed: 1791417152
module module_0;
  tri0 id_1, id_2;
  assign module_2.id_1 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output wor  id_0,
    output tri0 id_1
);
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
program module_2 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'h0;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output uwire id_0,
    input  tri0  id_1,
    input  tri0  id_2
);
  assign id_0 = 1'd0;
  tri0 id_4;
  module_0 modCall_1 ();
  always $display(-1, id_4);
  initial begin : LABEL_0
    disable id_5;
    #id_6 begin : LABEL_0
      id_5 = -1;
    end
    $display(id_2, -1, id_4, id_2);
  end
  if (-1) supply1 id_7 = id_2;
  wire id_8;
  parameter id_9 = -1'b0;
  assign id_7 = id_1 + id_7;
  assign id_0 = id_2;
endmodule
