
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/physics/Labs/project_ip/xadc_block_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/physics/Labs/week22/week23_20190507_gaincontrol'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/physics/Labs/project_ip/dac_2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_DAC_0_1
design_1_xadc_block_0_1

Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/design_1.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/design_1.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -280 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 932.051 ; gain = 153.457 ; free physical = 805 ; free virtual = 12015
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:30]
INFO: [Synth 8-3491] module 'design_1_DAC_0_1' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_DAC_0_1/synth/design_1_DAC_0_1.vhd:56' bound to instance 'DAC_0' of component 'design_1_DAC_0_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:106]
INFO: [Synth 8-638] synthesizing module 'design_1_DAC_0_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_DAC_0_1/synth/design_1_DAC_0_1.vhd:66]
INFO: [Synth 8-3491] module 'DAC' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/DAC.vhd:5' bound to instance 'U0' of component 'DAC' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_DAC_0_1/synth/design_1_DAC_0_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'DAC' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/DAC.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'DAC' (1#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/DAC.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_DAC_0_1' (2#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_DAC_0_1/synth/design_1_DAC_0_1.vhd:66]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.vhd:74' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:114]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0_clk_wiz' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:74' bound to instance 'U0' of component 'design_1_clk_wiz_0_0_clk_wiz' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:86]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_ibufg' to cell 'IBUF' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:120]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:132]
INFO: [Synth 8-113] binding component instance 'clkf_buf' to cell 'BUFG' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:195]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (3#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'design_1_clk_wiz_0_0' (4#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.vhd:86]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:59' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'util_vector_logic' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:76' bound to instance 'U0' of component 'util_vector_logic' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'util_vector_logic' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic' (5#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v2_0/5ac42227/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (6#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/synth/design_1_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_xadc_block_0_1' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/synth/design_1_xadc_block_0_1.vhd:56' bound to instance 'xadc_block_0' of component 'design_1_xadc_block_0_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:127]
INFO: [Synth 8-638] synthesizing module 'design_1_xadc_block_0_1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/synth/design_1_xadc_block_0_1.vhd:66]
INFO: [Synth 8-3491] module 'xadc_block' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/xadc_block.vhd:6' bound to instance 'U0' of component 'xadc_block' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/synth/design_1_xadc_block_0_1.vhd:86]
INFO: [Synth 8-638] synthesizing module 'xadc_block' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/xadc_block.vhd:15]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0.vhd:77]
	Parameter INIT_40 bound to: 16'b0000010000011110 
	Parameter INIT_41 bound to: 16'b0011000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000000 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: /home/physics/week21/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0/simulation/functional/design.txt - type: string 
INFO: [Synth 8-113] binding component instance 'U0' to cell 'XADC' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'xadc_wiz_0' (7#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0.vhd:77]
WARNING: [Synth 8-614] signal 'slow_clk_reg' is read in the process but is not in the sensitivity list [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/xadc_block.vhd:42]
WARNING: [Synth 8-3848] Net slow_clk_reg in module/entity xadc_block does not have driver. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/xadc_block.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'xadc_block' (8#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/xadc_block.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'design_1_xadc_block_0_1' (9#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/synth/design_1_xadc_block_0_1.vhd:66]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.vhd:59' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:135]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.vhd:67]
	Parameter IN0_WIDTH bound to: 15 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 23 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'xlconcat' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:27' bound to instance 'U0' of component 'xlconcat' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.vhd:151]
INFO: [Synth 8-638] synthesizing module 'xlconcat' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
	Parameter NUM_PORTS bound to: 2 - type: integer 
	Parameter IN0_WIDTH bound to: 15 - type: integer 
	Parameter IN1_WIDTH bound to: 8 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 23 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlconcat' (10#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlconcat_v2_1/21a398c4/xlconcat.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlconcat_0_0' (11#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.vhd:67]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.vhd:59' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:141]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.vhd:66]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 15 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice' (12#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_0_0' (13#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.vhd:66]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.vhd:59' bound to instance 'xlslice_1' of component 'design_1_xlslice_1_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_0' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.vhd:66]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 14 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xlslice' declared at '/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:27' bound to instance 'U0' of component 'xlslice' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.vhd:88]
INFO: [Synth 8-638] synthesizing module 'xlslice__parameterized1' [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 14 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlslice__parameterized1' (13#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/xilinx.com/xlslice_v1_0/d3b2a0ce/xlslice.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_xlslice_1_0' (14#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/synth/design_1_xlslice_1_0.vhd:66]
WARNING: [Synth 8-3848] Net NLW_util_vector_logic_0_Op1_UNCONNECTED in module/entity design_1 does not have driver. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'design_1' (15#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (16#1) [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 968.332 ; gain = 189.738 ; free physical = 767 ; free virtual = 11977
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[7] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[6] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[5] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[4] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[3] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[2] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[1] to constant 0 [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 968.332 ; gain = 189.738 ; free physical = 766 ; free virtual = 11977
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/U0'
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/U0'
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'design_1_i/xadc_block_0/U0/myadc/U0'
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/bd/design_1/ip/design_1_xadc_block_0_1/src/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'design_1_i/xadc_block_0/U0/myadc/U0'
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/Basys3_Master.xdc] for cell 'design_1_i/xadc_block_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/Basys3_Master.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/Basys3_Master.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/xadc_block_v1_0/7bce38c0/src/Basys3_Master.xdc] for cell 'design_1_i/xadc_block_0/U0'
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc] for cell 'design_1_i/DAC_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:12]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:13]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:14]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:15]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:16]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:17]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:18]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:19]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:20]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:21]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:22]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:23]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:24]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:25]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:26]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:27]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:28]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:29]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:30]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:31]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:32]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:33]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:34]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:35]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:36]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:37]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:38]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:39]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:40]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:41]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'PACKAGE_PIN', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:42]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:43]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
WARNING: [Vivado 12-584] No ports matched 'DATA2'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'DATA2'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/sources_1/ipshared/user.org/dac_v1_0/0122dc29/src/Basys3_Master.xdc] for cell 'design_1_i/DAC_0/U0'
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-1387] No valid object(s) found for create_clock constraint with option '-objects [get_ports clk]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.srcs/constrs_1/imports/physics/Basys3_Master.xdc]
Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==design_1_gainswitchcontrol_0_0 || ORIG_REF_NAME==design_1_gainswitchcontrol_0_0}'. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1231.488 ; gain = 0.000 ; free physical = 597 ; free virtual = 11808
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 597 ; free virtual = 11808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 597 ; free virtual = 11808
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/U0. (constraint file  /home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_block_0/U0. (constraint file  /home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for design_1_i/DAC_0/U0. (constraint file  /home/physics/Labs/week22/week21_20190430_project_pt2.2/week21_20190430_project_pt2.2.runs/synth_1/dont_touch.xdc, line 53).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/DAC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_block_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xadc_block_0/U0/myadc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 597 ; free virtual = 11808
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "syncresult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fivebitcount_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 589 ; free virtual = 11800
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DAC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xadc_block 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 589 ; free virtual = 11800
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 582 ; free virtual = 11793
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 582 ; free virtual = 11793

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 566 ; free virtual = 11777
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 566 ; free virtual = 11777

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1231.488 ; gain = 452.895 ; free physical = 566 ; free virtual = 11777
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'sys_clk_pin'
INFO: Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1233.488 ; gain = 454.895 ; free physical = 533 ; free virtual = 11743
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1233.488 ; gain = 454.895 ; free physical = 532 ; free virtual = 11743
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin util_vector_logic_0:Op1[1] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |LUT1       |    12|
|3     |LUT2       |     4|
|4     |LUT3       |     2|
|5     |LUT4       |     4|
|6     |LUT5       |     3|
|7     |LUT6       |    12|
|8     |MMCME2_ADV |     1|
|9     |XADC       |     1|
|10    |FDRE       |    41|
|11    |IBUF       |     4|
|12    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------+-------------------------------+------+
|      |Instance                |Module                         |Cells |
+------+------------------------+-------------------------------+------+
|1     |top                     |                               |    89|
|2     |  design_1_i            |design_1                       |    83|
|3     |    DAC_0               |design_1_DAC_0_1               |    54|
|4     |      U0                |DAC                            |    54|
|5     |    clk_wiz_0           |design_1_clk_wiz_0_0           |     4|
|6     |      U0                |design_1_clk_wiz_0_0_clk_wiz   |     4|
|7     |    util_vector_logic_0 |design_1_util_vector_logic_0_0 |     8|
|8     |      U0                |util_vector_logic              |     8|
|9     |    xadc_block_0        |design_1_xadc_block_0_1        |    17|
|10    |      U0                |xadc_block                     |    17|
|11    |        myadc           |xadc_wiz_0                     |     1|
|12    |    xlconcat_0          |design_1_xlconcat_0_0          |     0|
|13    |    xlslice_0           |design_1_xlslice_0_0           |     0|
|14    |    xlslice_1           |design_1_xlslice_1_0           |     0|
+------+------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 514 ; free virtual = 11725
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1253.520 ; gain = 103.312 ; free physical = 513 ; free virtual = 11724
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 474.926 ; free physical = 513 ; free virtual = 11724
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 63 Warnings, 74 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1253.520 ; gain = 366.469 ; free physical = 513 ; free virtual = 11724
report_utilization: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1285.535 ; gain = 0.000 ; free physical = 512 ; free virtual = 11723
INFO: [Common 17-206] Exiting Vivado at Tue May  7 16:13:46 2019...
