{"vcs1":{"timestamp_begin":1735102447.657724191, "rt":2.57, "ut":1.49, "st":0.38}}
{"vcselab":{"timestamp_begin":1735102450.319931789, "rt":1.00, "ut":0.39, "st":0.09}}
{"link":{"timestamp_begin":1735102451.403260441, "rt":0.54, "ut":0.33, "st":0.41}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735102446.932145022}
{"VCS_COMP_START_TIME": 1735102446.932145022}
{"VCS_COMP_END_TIME": 1735102479.885695391}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_t33_generic_io_30.lib.src +define+POST +define+PERF +maxdelays +neg_tchk"}
{"vcs1": {"peak_mem": 363972}}
{"stitch_vcselab": {"peak_mem": 242364}}
