{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527461211145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527461211151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 15:46:51 2018 " "Processing started: Sun May 27 15:46:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527461211151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461211151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461211152 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527461211953 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527461211953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add ADD definitions.sv(17) " "Verilog HDL Declaration information at definitions.sv(17): object \"Add\" differs only in case from object \"ADD\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB definitions.sv(18) " "Verilog HDL Declaration information at definitions.sv(18): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "And AND definitions.sv(23) " "Verilog HDL Declaration information at definitions.sv(23): object \"And\" differs only in case from object \"AND\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Xor XOR definitions.sv(25) " "Verilog HDL Declaration information at definitions.sv(25): object \"Xor\" differs only in case from object \"XOR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sfl SFL definitions.sv(19) " "Verilog HDL Declaration information at definitions.sv(19): object \"Sfl\" differs only in case from object \"SFL\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sfr SFR definitions.sv(20) " "Verilog HDL Declaration information at definitions.sv(20): object \"Sfr\" differs only in case from object \"SFR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Gtr GTR definitions.sv(22) " "Verilog HDL Declaration information at definitions.sv(22): object \"Gtr\" differs only in case from object \"GTR\" in the same scope" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1527461224200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "definitions.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "incrementor.sv 1 1 " "Found 1 design units, including 1 entities, in source file incrementor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 incrementor " "Found entity 1: incrementor" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224228 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_data_mem " "Found entity 2: tb_data_mem" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_fetch.sv 2 2 " "Found 2 design units, including 2 entities, in source file instr_fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_fetch " "Found entity 1: instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224234 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_instr_fetch " "Found entity 2: tb_instr_fetch" {  } { { "instr_fetch.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 2 2 " "Found 2 design units, including 2 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224239 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_top " "Found entity 2: tb_top" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_2.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_4.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accumulator.sv 2 2 " "Found 2 design units, including 2 entities, in source file accumulator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accumulator " "Found entity 1: accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224256 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_accumulator " "Found entity 2: tb_accumulator" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224261 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CKL top_level.sv(65) " "Verilog HDL Implicit Net warning at top_level.sv(65): created implicit net for \"CKL\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instuction top_level.sv(77) " "Verilog HDL Implicit Net warning at top_level.sv(77): created implicit net for \"instuction\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224262 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dst_wire top_level.sv(111) " "Verilog HDL Implicit Net warning at top_level.sv(111): created implicit net for \"dst_wire\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527461224322 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction\[8..4\] 0 top_level.sv(30) " "Net \"instruction\[8..4\]\" at top_level.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527461224325 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_fetch instr_fetch:IF " "Elaborating entity \"instr_fetch\" for hierarchy \"instr_fetch:IF\"" {  } { { "top_level.sv" "IF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc instr_fetch:IF\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"instr_fetch:IF\|pc:PC\"" {  } { { "instr_fetch.sv" "PC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementor instr_fetch:IF\|incrementor:INC " "Elaborating entity \"incrementor\" for hierarchy \"instr_fetch:IF\|incrementor:INC\"" {  } { { "instr_fetch.sv" "INC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 incrementor.sv(21) " "Verilog HDL assignment warning at incrementor.sv(21): truncated value with size 32 to match size of target (16)" {  } { { "incrementor.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1527461224359 "|top_level|instr_fetch:IF|incrementor:INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 instr_fetch:IF\|mux_2:mux_br " "Elaborating entity \"mux_2\" for hierarchy \"instr_fetch:IF\|mux_2:mux_br\"" {  } { { "instr_fetch.sv" "mux_br" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:IROM " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:IROM\"" {  } { { "top_level.sv" "IROM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224364 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 65535 instr_rom.sv(26) " "Verilog HDL warning at instr_rom.sv(26): number of words (3) in memory file does not match the number of elements in the address range \[0:65535\]" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527461224366 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instr_rom.sv(22) " "Net \"rom.data_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527461224366 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instr_rom.sv(22) " "Net \"rom.waddr_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527461224366 "|top_level|instr_rom:IROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instr_rom.sv(22) " "Net \"rom.we_a\" at instr_rom.sv(22) has no driver or initial value, using a default initial value '0'" {  } { { "instr_rom.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1527461224367 "|top_level|instr_rom:IROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accumulator accumulator:ACC " "Elaborating entity \"accumulator\" for hierarchy \"accumulator:ACC\"" {  } { { "top_level.sv" "ACC" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224370 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[0\] accumulator.sv(46) " "Inferred latch for \"acc_out\[0\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[1\] accumulator.sv(46) " "Inferred latch for \"acc_out\[1\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[2\] accumulator.sv(46) " "Inferred latch for \"acc_out\[2\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[3\] accumulator.sv(46) " "Inferred latch for \"acc_out\[3\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[4\] accumulator.sv(46) " "Inferred latch for \"acc_out\[4\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[5\] accumulator.sv(46) " "Inferred latch for \"acc_out\[5\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[6\] accumulator.sv(46) " "Inferred latch for \"acc_out\[6\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "acc_out\[7\] accumulator.sv(46) " "Inferred latch for \"acc_out\[7\]\" at accumulator.sv(46)" {  } { { "accumulator.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224371 "|top_level|accumulator:ACC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 accumulator:ACC\|mux_4:mux_din " "Elaborating entity \"mux_4\" for hierarchy \"accumulator:ACC\|mux_4:mux_din\"" {  } { { "accumulator.sv" "mux_din" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CTRL " "Elaborating entity \"controller\" for hierarchy \"controller:CTRL\"" {  } { { "top_level.sv" "CTRL" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF\"" {  } { { "top_level.sv" "RF" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224381 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.sv 2 2 " "Using design file alu.sv, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224410 ""} { "Info" "ISGN_ENTITY_NAME" "2 tb_alu " "Found entity 2: tb_alu" {  } { { "alu.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527461224410 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1527461224410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "top_level.sv" "ALU" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:DMEM\"" {  } { { "top_level.sv" "DMEM" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224417 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3 0 255 data_mem.sv(32) " "Verilog HDL warning at data_mem.sv(32): number of words (3) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1527461224419 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "rdata: data_mem.sv(35) " "Verilog HDL Display System Task info at data_mem.sv(35): rdata:" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 35 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224421 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          0:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           0:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224421 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          1:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           1:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224421 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          2:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           2:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224421 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          3:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           3:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          4:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           4:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          5:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           5:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          6:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           6:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          7:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           7:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          8:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           8:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "          9:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):           9:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         10:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          10:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         11:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          11:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         12:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          12:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         13:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          13:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         14:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          14:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224422 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         15:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          15:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224423 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         16:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          16:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224423 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         17:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          17:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224423 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         18:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          18:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224423 "|top_level|data_mem:DMEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "         19:  0 data_mem.sv(37) " "Verilog HDL Display System Task info at data_mem.sv(37):          19:  0" {  } { { "data_mem.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv" 37 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224423 "|top_level|data_mem:DMEM"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[3\] " "Net \"imm\[3\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[3\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[2\] " "Net \"imm\[2\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[2\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[1\] " "Net \"imm\[1\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[1\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[0\] " "Net \"imm\[0\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[0\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527461224457 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[3\] " "Net \"imm\[3\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[3\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[2\] " "Net \"imm\[2\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[2\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[1\] " "Net \"imm\[1\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[1\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[0\] " "Net \"imm\[0\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[0\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224457 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527461224457 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[3\] " "Net \"imm\[3\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[3\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224458 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[2\] " "Net \"imm\[2\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[2\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224458 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[1\] " "Net \"imm\[1\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[1\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224458 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "imm\[0\] " "Net \"imm\[0\]\" is missing source, defaulting to GND" {  } { { "top_level.sv" "imm\[0\]" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1527461224458 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1527461224458 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1527461224825 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1527461224842 "|top_level|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1527461224842 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg " "Generated suppressed messages file C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461224874 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527461224979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527461224979 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527461225016 "|top_level|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "top_level.sv" "" { Text "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1527461225016 "|top_level|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1527461225016 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527461225016 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527461225016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527461225016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527461225031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 15:47:05 2018 " "Processing ended: Sun May 27 15:47:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527461225031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527461225031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527461225031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527461225031 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1527461226525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527461226532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 15:47:05 2018 " "Processing started: Sun May 27 15:47:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527461226532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1527461226532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1527461226532 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1527461226723 ""}
{ "Info" "0" "" "Project  = ProjectEnDMe" {  } {  } 0 0 "Project  = ProjectEnDMe" 0 0 "Fitter" 0 0 1527461226724 ""}
{ "Info" "0" "" "Revision = ProjectEnDMe" {  } {  } 0 0 "Revision = ProjectEnDMe" 0 0 "Fitter" 0 0 1527461226724 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1527461226882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1527461226883 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ProjectEnDMe 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ProjectEnDMe\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1527461226893 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527461226956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1527461226957 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1527461227464 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1527461227498 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1527461227891 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "No exact pin location assignment(s) for 3 pins of 3 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1527461228123 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1527461237910 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461237978 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1527461237980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527461237980 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1527461237981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1527461237981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1527461237981 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1527461237981 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1527461237981 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1527461237981 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1527461237981 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461237994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjectEnDMe.sdc " "Synopsys Design Constraints File file not found: 'ProjectEnDMe.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1527461246506 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1527461246507 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1527461246507 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1527461246508 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1527461246508 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1527461246509 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1527461246509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1527461246511 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1527461246572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461247224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1527461248029 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1527461248462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461248463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1527461249541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1527461256913 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1527461256913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1527461257256 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1527461257256 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1527461257256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461257262 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1527461258528 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527461258574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527461258963 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1527461258963 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1527461259944 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1527461263856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.fit.smsg " "Generated suppressed messages file C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/output_files/ProjectEnDMe.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1527461264201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6742 " "Peak virtual memory: 6742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527461264857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 15:47:44 2018 " "Processing ended: Sun May 27 15:47:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527461264857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527461264857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527461264857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1527461264857 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1527461266071 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527461266077 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 15:47:45 2018 " "Processing started: Sun May 27 15:47:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527461266077 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1527461266077 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1527461266077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1527461267213 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1527461275430 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527461275891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 15:47:55 2018 " "Processing ended: Sun May 27 15:47:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527461275891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527461275891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527461275891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1527461275891 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1527461276559 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1527461277418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527461277427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 15:47:56 2018 " "Processing started: Sun May 27 15:47:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527461277427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461277427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ProjectEnDMe -c ProjectEnDMe " "Command: quartus_sta ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461277427 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461277647 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461278863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461278863 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461278918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461278918 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ProjectEnDMe.sdc " "Synopsys Design Constraints File file not found: 'ProjectEnDMe.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279631 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279632 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279632 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279632 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279632 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279633 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461279635 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279643 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461279645 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279646 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279665 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461279672 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461279710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281045 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281141 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281141 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281141 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281141 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281142 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281149 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281151 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281155 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461281159 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281437 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461281950 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282000 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282000 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282001 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282004 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282006 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282008 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282010 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282012 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1527461282014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282185 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282185 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282185 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282185 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282188 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282194 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461282198 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461283694 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461283694 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5152 " "Peak virtual memory: 5152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527461283739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 15:48:03 2018 " "Processing ended: Sun May 27 15:48:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527461283739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527461283739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527461283739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461283739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1527461284972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527461284980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 27 15:48:04 2018 " "Processing started: Sun May 27 15:48:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527461284980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527461284980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ProjectEnDMe -c ProjectEnDMe" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1527461284980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1527461286521 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1527461286551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ProjectEnDMe.svo C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/simulation/modelsim/ simulation " "Generated file ProjectEnDMe.svo in folder \"C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1527461286680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4748 " "Peak virtual memory: 4748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527461286737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 27 15:48:06 2018 " "Processing ended: Sun May 27 15:48:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527461286737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527461286737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527461286737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527461286737 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1527461287394 ""}
