Information: Updating design information... (UID-85)
Warning: Design 'router_wrap' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : router_wrap
Version: P-2019.03
Date   : Mon Sep  5 08:14:47 2022
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: Inactive.

  Startpoint: genblk1.vcr/ips[8].ipc/chi/flit_dataq/q_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/q_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1.vcr/ips[8].ipc/chi/flit_dataq/q_reg[0]/CK (DFF_X2)
                                                          0.00 #     0.00 r
  genblk1.vcr/ips[8].ipc/chi/flit_dataq/q_reg[0]/Q (DFF_X2)
                                                          0.15       0.15 r
  genblk1.vcr/ips[8].ipc/chi/flit_dataq/q[0] (c_dff_width64_reset_type0_13)
                                                          0.00       0.15 r
  genblk1.vcr/ips[8].ipc/chi/flit_data_out[0] (rtr_channel_input_num_vcs2_packet_format2_max_payload_length4_min_payload_length0_route_info_width10_enable_link_pm1_flit_data_width64_reset_type0_1)
                                                          0.00       0.15 r
  genblk1.vcr/ips[8].ipc/U34/ZN (INV_X8)                  0.01 *     0.17 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/header_info_in[0]_BAR (vcr_ivc_ctrl_2_1_1_4_2_4_2_2_4_0_1_0_0_1_1_0_1_0_8_0)
                                                          0.00       0.17 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/route_in_op_dec/data_in[0]_BAR (c_decode_num_ports10_7)
                                                          0.00       0.17 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/route_in_op_dec/U20/ZN (NAND2_X4)
                                                          0.02 *     0.18 r
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/route_in_op_dec/U21/ZN (NOR2_X2)
                                                          0.01 *     0.19 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/route_in_op_dec/data_out[3] (c_decode_num_ports10_7)
                                                          0.00       0.19 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/U40/Z (MUX2_X2)     0.06 *     0.25 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/rf/route_in_op[3] (rtr_route_filter_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_num_neighbors_per_dim3_num_nodes_per_router4_restrict_turns1_connectivity2_routing_type0_dim_order0_port_id8_vc_id0)
                                                          0.00       0.25 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/rf/route_out_op[3] (rtr_route_filter_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_num_neighbors_per_dim3_num_nodes_per_router4_restrict_turns1_connectivity2_routing_type0_dim_order0_port_id8_vc_id0)
                                                          0.00       0.25 f
  genblk1.vcr/ips[8].ipc/ivcs[0].ivcc/route_op[3] (vcr_ivc_ctrl_2_1_1_4_2_4_2_2_4_0_1_0_0_1_1_0_1_0_8_0)
                                                          0.00       0.25 f
  genblk1.vcr/ips[8].ipc/route_ivc_op[3] (vcr_ip_ctrl_mac_16_2_1_1_4_2_4_2_2_0_4_0_1_64_1_0_0_0_0_1_1_0_1_1_1_8_0)
                                                          0.00       0.25 f
  genblk1.vcr/alo/route_ip_ivc_op[163] (vcr_alloc_mac_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_vc_allocator_type0_vc_arbiter_type0_sw_allocator_type0_sw_arbiter_type0_spec_type3_reset_type0)
                                                          0.00       0.25 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/route_ip_ivc_op[163] (vcr_vc_alloc_sep_if_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_arbiter_type0_reset_type0)
                                                          0.00       0.25 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].elig_ovc_sel/select[3] (c_select_1ofn_num_ports10_width2_41)
                                                          0.00       0.25 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].elig_ovc_sel/U9/ZN (AOI22_X2)
                                                          0.05 *     0.30 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].elig_ovc_sel/U6/ZN (NAND4_X4)
                                                          0.03 *     0.33 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].elig_ovc_sel/data_out[0] (c_select_1ofn_num_ports10_width2_41)
                                                          0.00       0.33 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/U608/Z (BUF_X8)
                                                          0.03 *     0.36 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].orcs[0].gnt_ocvc_arb/req_pr[0] (c_arbiter_num_ports1_num_priorities1_arbiter_type0_reset_type0_211)
                                                          0.00       0.36 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].orcs[0].gnt_ocvc_arb/genblk1.gnt_lod/data_in[0] (c_lod_width1_211)
                                                          0.00       0.36 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].orcs[0].gnt_ocvc_arb/genblk1.gnt_lod/data_out[0] (c_lod_width1_211)
                                                          0.00       0.36 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[8].ircs[0].icvcs[0].orcs[0].gnt_ocvc_arb/gnt_pr[0] (c_arbiter_num_ports1_num_priorities1_arbiter_type0_reset_type0_211)
                                                          0.00       0.36 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/U187/ZN (AND2_X4)
                                                          0.03 *     0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].req_out_op_orc_ocvc_ip_irc_icvc_intl/data_in[84] (c_interleave_width100_num_blocks10_9)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].req_out_op_orc_ocvc_ip_irc_icvc_intl/data_out[48] (c_interleave_width100_num_blocks10_9)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].req_out_ip_rb/data_in[8] (c_reduce_bits_num_ports10_width1_op2_15)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].req_out_ip_rb/ps[8].bop/data_in[0] (c_binary_op_num_ports1_width1_op2_151)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].req_out_ip_rb/ps[8].bop/data_out[0] (c_binary_op_num_ports1_width1_op2_151)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].req_out_ip_rb/data_out[8] (c_reduce_bits_num_ports10_width1_op2_15)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/req_pr[8] (c_arbiter_num_ports10_num_priorities1_arbiter_type0_reset_type0_15)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/req_pr[8] (c_rr_arbiter_10_1_1_0_15)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/req[8] (c_rr_arbiter_base_num_ports10_35)
                                                          0.00       0.39 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/U19/ZN (AND2_X4)
                                                          0.03 *     0.42 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/U25/ZN (INV_X2)
                                                          0.02 *     0.43 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/U10/ZN (NAND4_X4)
                                                          0.03 *     0.46 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/U18/ZN (NAND2_X2)
                                                          0.02 *     0.48 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/U38/ZN (NAND2_X2)
                                                          0.02 *     0.50 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/prios[0].gnt_ab/gnt[9] (c_rr_arbiter_base_num_ports10_35)
                                                          0.00       0.50 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/genblk1.genblk1.rr_arb/gnt_pr[9] (c_rr_arbiter_10_1_1_0_15)
                                                          0.00       0.50 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ops[4].orcs[0].ocvcs[0].gnt_out_ip_arb/gnt_pr[9] (c_arbiter_num_ports10_num_priorities1_arbiter_type0_reset_type0_15)
                                                          0.00       0.50 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/U600/ZN (NAND2_X2)
                                                          0.02 *     0.52 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/U606/ZN (INV_X4)
                                                          0.01 *     0.52 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].gnt_out_op_orc_ocvc_ip_irc_iocvc_intl/data_in[49] (c_interleave_width100_num_blocks10_8)
                                                          0.00       0.52 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].gnt_out_op_orc_ocvc_ip_irc_iocvc_intl/data_out[94] (c_interleave_width100_num_blocks10_8)
                                                          0.00       0.52 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/data_in[4] (c_binary_op_num_ports10_width1_op2_30)
                                                          0.00       0.52 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/U1/ZN (NOR2_X2)
                                                          0.02 *     0.55 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/U6/ZN (INV_X2)
                                                          0.01 *     0.55 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/U5/ZN (NOR2_X2)
                                                          0.03 *     0.58 r
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/U7/ZN (NAND4_X4)
                                                          0.03 *     0.61 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_orc_ocvc_or/data_out[0] (c_binary_op_num_ports10_width1_op2_30)
                                                          0.00       0.61 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_ovc_agn/data_in[0] (c_align_in_width1_out_width2_offset0_100)
                                                          0.00       0.61 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/mcs[0].ips[9].ircs[0].icvcs[0].gnt_out_ovc_agn/data_out[0] (c_align_in_width1_out_width2_offset0_100)
                                                          0.00       0.61 f
  genblk1.vcr/alo/genblk1.vc_core_sep_if/gnt_ip_ivc[18] (vcr_vc_alloc_sep_if_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_arbiter_type0_reset_type0)
                                                          0.00       0.61 f
  genblk1.vcr/alo/vc_gnt_ip_ivc[18] (vcr_alloc_mac_num_message_classes2_num_resource_classes1_num_vcs_per_class1_num_ports10_vc_allocator_type0_vc_arbiter_type0_sw_allocator_type0_sw_arbiter_type0_spec_type3_reset_type0)
                                                          0.00       0.61 f
  genblk1.vcr/ips[9].ipc/vc_gnt_ivc[0] (vcr_ip_ctrl_mac_16_2_1_1_4_2_4_2_2_0_4_0_1_64_1_0_0_0_0_1_1_0_1_1_1_9_0)
                                                          0.00       0.61 f
  genblk1.vcr/ips[9].ipc/U11/ZN (INV_X2)                  0.02 *     0.63 r
  genblk1.vcr/ips[9].ipc/U13/ZN (NAND2_X2)                0.01 *     0.64 f
  genblk1.vcr/ips[9].ipc/genblk1.spec_mask_sel/data_in[0] (c_select_1ofn_num_ports2_width1_61)
                                                          0.00       0.64 f
  genblk1.vcr/ips[9].ipc/genblk1.spec_mask_sel/U1/ZN (NAND2_X2)
                                                          0.01 *     0.65 r
  genblk1.vcr/ips[9].ipc/genblk1.spec_mask_sel/U3/ZN (NAND2_X2)
                                                          0.01 *     0.66 f
  genblk1.vcr/ips[9].ipc/genblk1.spec_mask_sel/U4/ZN (INV_X2)
                                                          0.02 *     0.68 r
  genblk1.vcr/ips[9].ipc/genblk1.spec_mask_sel/data_out[0]_BAR (c_select_1ofn_num_ports2_width1_61)
                                                          0.00       0.68 r
  genblk1.vcr/ips[9].ipc/U53/ZN (NOR2_X4)                 0.01 *     0.69 f
  genblk1.vcr/ips[9].ipc/U52/ZN (INV_X2)                  0.02 *     0.71 r
  genblk1.vcr/ips[9].ipc/U51/ZN (INV_X8)                  0.02 *     0.73 f
  genblk1.vcr/ips[9].ipc/fb/IN1 (rtr_flit_buffer_2_16_64_13_0_1_0_0_1_0_1_0_0)
                                                          0.00       0.73 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/pop_valid (c_samq_ctrl_num_queues2_num_slots_per_queue8_enable_bypass1_fast_pop_next_addr1_reset_type0_0)
                                                          0.00       0.73 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/U3/ZN (AND2_X4)
                                                          0.03 *     0.76 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/pop (c_fifo_ctrl_depth8_extra_addr_width1_offset8_fast_almost_empty0_enable_bypass1_reset_type0_0)
                                                          0.00       0.76 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/U40/Z (BUF_X2)
                                                          0.03 *     0.79 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/U15/ZN (NAND2_X1)
                                                          0.01 *     0.80 r
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/U17/ZN (NAND2_X1)
                                                          0.01 *     0.82 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/d[0] (c_dff_1_0_1_20)
                                                          0.00       0.82 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/U4/ZN (NAND2_X1)
                                                          0.01 *     0.83 r
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/U5/ZN (OAI21_X1)
                                                          0.02 *     0.85 f
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/q_reg[0]/D (DFFS_X2)
                                                          0.00 *     0.85 f
  data arrival time                                                  0.85

  clock clk (rise edge)                                   0.40       0.40
  clock network delay (ideal)                             0.00       0.40
  genblk1.vcr/ips[9].ipc/fb/genblk2.samqc/queues[1].fc/genblk1.emptyq/q_reg[0]/CK (DFFS_X2)
                                                          0.00       0.40 r
  library setup time                                     -0.04       0.36
  data required time                                                 0.36
  --------------------------------------------------------------------------
  data required time                                                 0.36
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.49


1
