// Seed: 4114218159
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6, id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_1 = 32'd27,
    parameter id_4 = 32'd90
) (
    input wire _id_0,
    input wor _id_1,
    output supply0 id_2,
    input supply1 id_3,
    input wand _id_4,
    output wand id_5,
    input uwire id_6,
    input uwire id_7,
    output wor id_8,
    output wor id_9,
    output uwire id_10,
    output uwire id_11,
    input uwire id_12,
    output supply0 id_13,
    output tri id_14,
    output tri id_15
);
  logic [id_1 : id_4  *  id_0] id_17[1 : 1] = -1;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
