# ZynqMP pin control

https://xterra2.avnet.com/xilinx/development-tools/petalinux/device-configuration/understanding-zynqmp-pin-control#zynqmp-pin-control-configuration

Chapter 28: Multiplexed I/O in Zynq UltraScale+ Device TRM (UG1085).

