##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock
		4.2::Critical Path Report for Clock_1
		4.3::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock:R vs. Clock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock                      | Frequency: 39.97 MHz  | Target: 12.00 MHz  | 
Clock: Clock_1                    | Frequency: 63.92 MHz  | Target: 2.00 MHz   | 
Clock: Clock_Millis               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_Millis(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 40.16 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock         Clock          83333.3          58315       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_1       Clock_1        500000           484356      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     CyBUS_CLK      41666.7          16767       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                       Setup to Clk  Clock Name:Phase  
------------------------------  ------------  ----------------  
Drive_DC_Motor_Enc_A(0)_PAD     16112         Clock:R           
Drive_DC_Motor_Enc_B(0)_PAD     21833         Clock:R           
Pendulum_DC_Motor_Enc_A(0)_PAD  16660         Clock:R           
Pendulum_DC_Motor_Enc_B(0)_PAD  16857         Clock:R           
RC_Ch1(0)_PAD                   26967         CyBUS_CLK:R       
RC_Ch2(0)_PAD                   24899         CyBUS_CLK:R       
RC_Ch3(0)_PAD                   30612         CyBUS_CLK:R       
RC_Ch4(0)_PAD                   25129         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name                     Clock to Out  Clock Name:Phase             
----------------------------  ------------  ---------------------------  
Drive_DC_Motor_In1(0)_PAD     23674         Clock:R                      
Drive_DC_Motor_In2(0)_PAD     23354         Clock:R                      
Flywheel_DC_Motor_In1(0)_PAD  24496         Clock:R                      
Flywheel_DC_Motor_In2(0)_PAD  23100         Clock:R                      
Head_Servo(0)_PAD             23114         Clock_1:R                    
MPU6050_SCL(0)_PAD:out        25119         CyBUS_CLK(fixed-function):R  
MPU6050_SDA(0)_PAD:out        25530         CyBUS_CLK(fixed-function):R  
Pendulum_DC_Motor_In1(0)_PAD  24738         Clock:R                      
Pendulum_DC_Motor_In2(0)_PAD  24931         Clock:R                      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock
***********************************
Clock: Clock
Frequency: 39.97 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58315p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20788
-------------------------------------   ----- 
End-of-path arrival time (ps)           20788
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4962   8462  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11812  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   3846  15658  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  20788  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  20788  58315  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 63.92 MHz | Target: 2.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2784   6284  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11414  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11414  484356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 40.16 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20669
-------------------------------------   ----- 
End-of-path arrival time (ps)           20669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   7529  12239  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell11   5130  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell12      0  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell12   3300  20669  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell13      0  20669  16767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20669
-------------------------------------   ----- 
End-of-path arrival time (ps)           20669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   7529  12239  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell11   5130  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell12      0  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell12   3300  20669  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell13      0  20669  16767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1


5.2::Critical Path Report for (Clock:R vs. Clock:R)
***************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58315p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20788
-------------------------------------   ----- 
End-of-path arrival time (ps)           20788
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4962   8462  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11812  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   3846  15658  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  20788  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  20788  58315  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2784   6284  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11414  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11414  484356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 16767p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20669
-------------------------------------   ----- 
End-of-path arrival time (ps)           20669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   7529  12239  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell11   5130  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell12      0  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell12   3300  20669  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell13      0  20669  16767  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18117p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19320
-------------------------------------   ----- 
End-of-path arrival time (ps)           19320
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2807   4017  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7367  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8    3523  10890  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8    5130  16020  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9       0  16020  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell9    3300  19320  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell10      0  19320  18117  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 18400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19036
-------------------------------------   ----- 
End-of-path arrival time (ps)           19036
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2821   4031  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7381  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3225  10606  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15736  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15736  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell6   3300  19036  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell7      0  19036  18400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 19186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18251
-------------------------------------   ----- 
End-of-path arrival time (ps)           18251
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9821  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  14951  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  14951  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/co_msb              datapathcell3   3300  18251  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/ci                  datapathcell4      0  18251  19186  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 20067p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17369
-------------------------------------   ----- 
End-of-path arrival time (ps)           17369
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   7529  12239  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell11   5130  17369  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell12      0  17369  20067  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 21275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14332
-------------------------------------   ----- 
End-of-path arrival time (ps)           14332
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2802   4012  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7362  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell13   6970  14332  21275  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2802   4012  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7362  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell12   6968  14330  21276  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21417p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16020
-------------------------------------   ----- 
End-of-path arrival time (ps)           16020
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2807   4017  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7367  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   3523  10890  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell8   5130  16020  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell9      0  16020  21417  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 21700p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15736
-------------------------------------   ----- 
End-of-path arrival time (ps)           15736
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2821   4031  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7381  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3225  10606  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell5   5130  15736  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell6      0  15736  21700  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 22447p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18720
-------------------------------------   ----- 
End-of-path arrival time (ps)           18720
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/main_2         macrocell12      8334  13044  22447  RISE       1
\RC_Ch3_Timer:TimerUDB:status_tc\/q              macrocell12      3350  16394  22447  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2326  18720  22447  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 22486p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14951
-------------------------------------   ----- 
End-of-path arrival time (ps)           14951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9821  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/co_msb              datapathcell2   5130  14951  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/ci                  datapathcell3      0  14951  22486  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12478
-------------------------------------   ----- 
End-of-path arrival time (ps)           12478
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10      2807   4017  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10      3350   7367  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell10   5111  12478  23129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 23367p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12239
-------------------------------------   ----- 
End-of-path arrival time (ps)           12239
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell11   7529  12239  23367  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 23644p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14512
-------------------------------------   ----- 
End-of-path arrival time (ps)           14512
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_2             macrocell72    7150  14512  23644  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 23840p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14696
-------------------------------------   ----- 
End-of-path arrival time (ps)           14696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell12   7334  14696  23840  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 23842p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14695
-------------------------------------   ----- 
End-of-path arrival time (ps)           14695
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell13   7333  14695  23842  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 23872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11735
-------------------------------------   ----- 
End-of-path arrival time (ps)           11735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/main_1                     macrocell13      2802   4012  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_reg\/q                          macrocell13      3350   7362  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell11   4372  11735  23872  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24074p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11533
-------------------------------------   ----- 
End-of-path arrival time (ps)           11533
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2821   4031  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7381  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell7   4152  11533  24074  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24715p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10891
-------------------------------------   ----- 
End-of-path arrival time (ps)           10891
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2807   4017  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7367  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell9   3524  10891  24715  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 24717p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10890
-------------------------------------   ----- 
End-of-path arrival time (ps)           10890
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/main_0                     macrocell10     2807   4017  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_reg\/q                          macrocell10     3350   7367  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell8   3523  10890  24717  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 24866p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell4   3480  10741  24866  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 24990p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10616
-------------------------------------   ----- 
End-of-path arrival time (ps)           10616
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2821   4031  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7381  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell6   3235  10616  24990  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25000p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10606
-------------------------------------   ----- 
End-of-path arrival time (ps)           10606
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/main_0                     macrocell7      2821   4031  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_reg\/q                          macrocell7      3350   7381  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell5   3225  10606  25000  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 25784p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9823
-------------------------------------   ---- 
End-of-path arrival time (ps)           9823
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell3   2561   9823  25784  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 25786p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/main_0                     macrocell4      2701   3911  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_reg\/q                          macrocell4      3350   7261  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell2   2560   9821  25786  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 25930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15237
-------------------------------------   ----- 
End-of-path arrival time (ps)           15237
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell5    760    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell6      0    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell6   1210   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell7      0   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell7   2740   4710  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/main_2         macrocell6      4279   8989  25930  RISE       1
\RC_Ch2_Timer:TimerUDB:status_tc\/q              macrocell6      3350  12339  25930  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2897  15237  25930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 26533p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12004
-------------------------------------   ----- 
End-of-path arrival time (ps)           12004
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5     1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11      2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11      3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell11   4642  12004  26533  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26552p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                         model name      delay     AT  slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell8     760    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell9       0    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell9    1210   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell10      0   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell10   2740   4710  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/main_2         macrocell9       3658   8368  26552  RISE       1
\RC_Ch4_Timer:TimerUDB:status_tc\/q              macrocell9       3350  11718  26552  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4     2897  14614  26552  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26558p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11978
-------------------------------------   ----- 
End-of-path arrival time (ps)           11978
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7381  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell7   4597  11978  26558  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26656p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11881
-------------------------------------   ----- 
End-of-path arrival time (ps)           11881
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q           macrocell50     1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell2      3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q         macrocell2      3350   7659  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/f0_load  datapathcell4   4221  11881  26656  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 26667p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11489
-------------------------------------   ----- 
End-of-path arrival time (ps)           11489
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_2             macrocell71    4127  11489  26667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 26869p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11668
-------------------------------------   ----- 
End-of-path arrival time (ps)           11668
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8       2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8       3350   7367  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/f0_load             datapathcell10   4301  11668  26869  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 26976p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8631
-------------------------------------   ---- 
End-of-path arrival time (ps)           8631
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell12   3921   8631  26976  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell12      0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27024p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8583
-------------------------------------   ---- 
End-of-path arrival time (ps)           8583
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell11      0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell11    760    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell12      0    760  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell12   1210   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell13      0   1970  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell13   2740   4710  16767  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell13   3873   8583  27024  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell13      0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27093p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8513
-------------------------------------   ---- 
End-of-path arrival time (ps)           8513
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell3   3803   8513  27093  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 27166p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14001
-------------------------------------   ----- 
End-of-path arrival time (ps)           14001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell2    760    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell3      0    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell3   1210   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell4      0   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell4   2740   4710  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/main_2         macrocell3      3689   8399  27166  RISE       1
\RC_Ch1_Timer:TimerUDB:status_tc\/q              macrocell3      3350  11749  27166  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2252  14001  27166  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 27200p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10957
-------------------------------------   ----- 
End-of-path arrival time (ps)           10957
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q         macrocell50   1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell2    3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q       macrocell2    3350   7659  26656  RISE       1
MODIN2_0/main_0                                macrocell52   3297  10957  27200  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 27206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q         macrocell50   1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell2    3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q       macrocell2    3350   7659  26656  RISE       1
MODIN2_1/main_0                                macrocell51   3292  10951  27206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27206p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10951
-------------------------------------   ----- 
End-of-path arrival time (ps)           10951
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                       model name   delay     AT  slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q         macrocell50   1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3  macrocell2    3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q       macrocell2    3350   7659  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_0   macrocell53   3292  10951  27206  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27211p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell9    3686   8396  27211  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27224p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8382
-------------------------------------   ---- 
End-of-path arrival time (ps)           8382
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell2   3672   8382  27224  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_1/main_0
Capture Clock  : MODIN8_1/clock_0
Path slack     : 27400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7367  26869  RISE       1
MODIN8_1/main_0                                             macrocell65    3390  10757  27400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN8_0/main_0
Capture Clock  : MODIN8_0/clock_0
Path slack     : 27400p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10757
-------------------------------------   ----- 
End-of-path arrival time (ps)           10757
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7367  26869  RISE       1
MODIN8_0/main_0                                             macrocell66    3390  10757  27400  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7381  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell5   3680  11061  27476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11061
-------------------------------------   ----- 
End-of-path arrival time (ps)           11061
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5      2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5      3350   7381  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell6   3680  11061  27476  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27515p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8092
-------------------------------------   ---- 
End-of-path arrival time (ps)           8092
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell8    3382   8092  27515  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27517p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8090
-------------------------------------   ---- 
End-of-path arrival time (ps)           8090
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell5   3380   8090  27517  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27518p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8089
-------------------------------------   ---- 
End-of-path arrival time (ps)           8089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell6   3379   8089  27518  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27542p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10615
-------------------------------------   ----- 
End-of-path arrival time (ps)           10615
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell11    2802   4012  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_fifo_load\/q                    macrocell11    3350   7362  23644  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_2                macrocell73    3253  10615  27542  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27574p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10963
-------------------------------------   ----- 
End-of-path arrival time (ps)           10963
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q           macrocell50     1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell2      3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q         macrocell2      3350   7659  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/f0_load  datapathcell3   3304  10963  27574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell3       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 27663p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10494
-------------------------------------   ----- 
End-of-path arrival time (ps)           10494
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8     2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8     3350   7367  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_0                macrocell67    3126  10494  27663  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 27763p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10774
-------------------------------------   ----- 
End-of-path arrival time (ps)           10774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7367  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/f0_load             datapathcell9   3407  10774  27763  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/clock               datapathcell9       0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10773
-------------------------------------   ----- 
End-of-path arrival time (ps)           10773
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4    1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/main_0               macrocell8      2807   4017  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_fifo_load\/q                    macrocell8      3350   7367  26869  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/f0_load             datapathcell8   3406  10773  27764  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 27832p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10704
-------------------------------------   ----- 
End-of-path arrival time (ps)           10704
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q           macrocell50     1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/main_3    macrocell2      3059   4309  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_fifo_load\/q         macrocell2      3350   7659  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/f0_load  datapathcell2   3045  10704  27832  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 27975p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7632
-------------------------------------   ---- 
End-of-path arrival time (ps)           7632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell2    760    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell3      0    760  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell3   1210   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell4      0   1970  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell4   2740   4710  20624  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell4   2922   7632  27975  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_0/main_0
Capture Clock  : MODIN5_0/clock_0
Path slack     : 28176p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9981
-------------------------------------   ---- 
End-of-path arrival time (ps)           9981
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7381  26558  RISE       1
MODIN5_0/main_0                                             macrocell59    2600   9981  28176  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN5_1/main_0
Capture Clock  : MODIN5_1/clock_0
Path slack     : 28178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7381  26558  RISE       1
MODIN5_1/main_0                                             macrocell58    2598   9979  28178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 28178p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9979
-------------------------------------   ---- 
End-of-path arrival time (ps)           9979
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/main_1               macrocell5     2821   4031  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_fifo_load\/q                    macrocell5     3350   7381  26558  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_0                macrocell60    2598   9979  28178  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7322
-------------------------------------   ---- 
End-of-path arrival time (ps)           7322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell8       0      0  RISE       1

Data path
pin name                                           model name      delay     AT  slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell8     760    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell9       0    760  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell9    1210   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell10      0   1970  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell10   2740   4710  20915  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell10   2612   7322  28285  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell10      0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 28598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7009
-------------------------------------   ---- 
End-of-path arrival time (ps)           7009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell5    760    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell6      0    760  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell6   1210   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell7      0   1970  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell7   2740   4710  20917  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell7   2299   7009  28598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sT24:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 29712p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8444
-------------------------------------   ---- 
End-of-path arrival time (ps)           8444
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q    macrocell72   1250   1250  29712  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_4  macrocell73   7194   8444  29712  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 29800p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8357
-------------------------------------   ---- 
End-of-path arrival time (ps)           8357
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  29800  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_1             macrocell72    7147   8357  29800  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30039p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8118
-------------------------------------   ---- 
End-of-path arrival time (ps)           8118
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  30039  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_0             macrocell72    6908   8118  30039  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30586p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell71   1250   1250  30586  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_3  macrocell72   6321   7571  30586  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 30589p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell72   1250   1250  29712  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_4  macrocell71   6317   7567  30589  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32242p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5915
-------------------------------------   ---- 
End-of-path arrival time (ps)           5915
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  29800  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_1             macrocell71    4705   5915  32242  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32472p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5685
-------------------------------------   ---- 
End-of-path arrival time (ps)           5685
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q    macrocell71   1250   1250  30586  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_3  macrocell73   4435   5685  32472  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32570p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5587
-------------------------------------   ---- 
End-of-path arrival time (ps)           5587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  30039  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_0             macrocell71    4377   5587  32570  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_0/main_4
Capture Clock  : MODIN5_0/clock_0
Path slack     : 32726p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5430
-------------------------------------   ---- 
End-of-path arrival time (ps)           5430
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32726  RISE       1
MODIN5_0/main_4                                             macrocell59    4220   5430  32726  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  29800  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_1                macrocell73    3821   5031  33126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN5_1/main_4
Capture Clock  : MODIN5_1/clock_0
Path slack     : 33302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32726  RISE       1
MODIN5_1/main_4                                             macrocell58    3645   4855  33302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4855
-------------------------------------   ---- 
End-of-path arrival time (ps)           4855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell3   1210   1210  32726  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_4                macrocell60    3645   4855  33302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33434p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4723
-------------------------------------   ---- 
End-of-path arrival time (ps)           4723
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/q       macrocell71   1250   1250  30586  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/main_3  macrocell71   3473   4723  33434  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_1\/clock_0            macrocell71         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4703
-------------------------------------   ---- 
End-of-path arrival time (ps)           4703
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  30039  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/main_0                macrocell73    3493   4703  33454  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q
Path End       : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33480p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4676
-------------------------------------   ---- 
End-of-path arrival time (ps)           4676
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/q       macrocell72   1250   1250  29712  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/main_4  macrocell72   3426   4676  33480  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:int_capt_count_0\/clock_0            macrocell72         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 33847p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell50   1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell55   3059   4309  33847  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 33857p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4300
-------------------------------------   ---- 
End-of-path arrival time (ps)           4300
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capture_last\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capture_last\/q             macrocell50   1250   1250  26656  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell56   3050   4300  33857  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_1/main_3
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  34118  RISE       1
MODIN8_1/main_3                                             macrocell65    2829   4039  34118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN8_0/main_3
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34118p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  34118  RISE       1
MODIN8_0/main_3                                             macrocell66    2829   4039  34118  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_1/main_4
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  34125  RISE       1
MODIN8_1/main_4                                             macrocell65    2821   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN8_0/main_4
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34125p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  34125  RISE       1
MODIN8_0/main_4                                             macrocell66    2821   4031  34125  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34126p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell62    2821   4031  34126  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell69    2820   4030  34127  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18404  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell62    2818   4028  34129  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34136p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4021
-------------------------------------   ---- 
End-of-path arrival time (ps)           4021
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell4   1210   1210  34118  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_3                macrocell67    2811   4021  34136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34137p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4019
-------------------------------------   ---- 
End-of-path arrival time (ps)           4019
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell3   1210   1210  18404  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell63    2809   4019  34137  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34139p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  18117  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell68    2807   4017  34139  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34143p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4014
-------------------------------------   ---- 
End-of-path arrival time (ps)           4014
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell75    2804   4014  34143  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34144p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4012
-------------------------------------   ---- 
End-of-path arrival time (ps)           4012
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell5   1210   1210  17272  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell74    2802   4012  34144  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34148p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4008
-------------------------------------   ---- 
End-of-path arrival time (ps)           4008
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  18400  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell63    2798   4008  34148  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4003
-------------------------------------   ---- 
End-of-path arrival time (ps)           4003
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  17283  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_0           macrocell75    2793   4003  34154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34154p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell4   1210   1210  34125  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_4                macrocell67    2792   4002  34154  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34155p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4002
-------------------------------------   ---- 
End-of-path arrival time (ps)           4002
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell5        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  17283  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_0           macrocell74    2792   4002  34155  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_1/main_3
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
MODIN5_1/main_3                                             macrocell58    2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34156p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4001
-------------------------------------   ---- 
End-of-path arrival time (ps)           4001
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_3                macrocell60    2791   4001  34156  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN5_0/main_3
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34157p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3999
-------------------------------------   ---- 
End-of-path arrival time (ps)           3999
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell3        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell3   1210   1210  34156  RISE       1
MODIN5_0/main_3                                             macrocell59    2789   3999  34157  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34221p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3936
-------------------------------------   ---- 
End-of-path arrival time (ps)           3936
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell51   1250   1250  34221  RISE       1
MODIN2_0/main_1  macrocell52   2686   3936  34221  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell52   1250   1250  34222  RISE       1
MODIN2_1/main_2  macrocell51   2684   3934  34222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34222p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3934
-------------------------------------   ---- 
End-of-path arrival time (ps)           3934
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q                                    macrocell52   1250   1250  34222  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_2  macrocell53   2684   3934  34222  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34226  RISE       1
MODIN2_1/main_3                                             macrocell51    2720   3930  34226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34226p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3930
-------------------------------------   ---- 
End-of-path arrival time (ps)           3930
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34226  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_3                macrocell53    2720   3930  34226  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34230p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3927
-------------------------------------   ---- 
End-of-path arrival time (ps)           3927
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_0/q       macrocell52   1250   1250  34222  RISE       1
MODIN2_0/main_2  macrocell52   2677   3927  34230  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q       macrocell51   1250   1250  34221  RISE       1
MODIN2_1/main_1  macrocell51   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3925
-------------------------------------   ---- 
End-of-path arrival time (ps)           3925
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN2_1/q                                    macrocell51   1250   1250  34221  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_1  macrocell53   2675   3925  34231  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 34235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34235  RISE       1
MODIN2_1/main_4                                             macrocell51    2712   3922  34235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                            macrocell51         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3922
-------------------------------------   ---- 
End-of-path arrival time (ps)           3922
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34235  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/main_4                macrocell53    2712   3922  34235  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34245p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3911
-------------------------------------   ---- 
End-of-path arrival time (ps)           3911
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell55    2701   3911  34245  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34246p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3910
-------------------------------------   ---- 
End-of-path arrival time (ps)           3910
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  19186  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell56    2700   3910  34246  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3909
-------------------------------------   ---- 
End-of-path arrival time (ps)           3909
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  34235  RISE       1
MODIN2_0/main_4                                             macrocell52    2699   3909  34248  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 34251p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  34226  RISE       1
MODIN2_0/main_3                                             macrocell52    2696   3906  34251  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_0/main_2
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell59   1250   1250  34300  RISE       1
MODIN5_0/main_2  macrocell59   2607   3857  34300  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : MODIN5_1/main_2
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q       macrocell59   1250   1250  34300  RISE       1
MODIN5_1/main_2  macrocell58   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_0/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34302p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_0/q                                    macrocell59   1250   1250  34300  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_2  macrocell60   2605   3855  34302  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell70   1250   1250  23803  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell75   2603   3853  34303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34303p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3853
-------------------------------------   ---- 
End-of-path arrival time (ps)           3853
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capture_last\/clock_0                macrocell70         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capture_last\/q             macrocell70   1250   1250  23803  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell74   2603   3853  34303  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q                                    macrocell65   1250   1250  34311  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_1  macrocell67   2596   3846  34311  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_1/main_1
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell65   1250   1250  34311  RISE       1
MODIN8_1/main_1  macrocell65   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_1/q
Path End       : MODIN8_0/main_1
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_1/q       macrocell65   1250   1250  34311  RISE       1
MODIN8_0/main_1  macrocell66   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell57   1250   1250  26748  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell63   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34312p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q                                    macrocell66   1250   1250  34312  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/main_2  macrocell67   2595   3845  34312  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_0/main_1
Capture Clock  : MODIN5_0/clock_0
Path slack     : 34313p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell58   1250   1250  34313  RISE       1
MODIN5_0/main_1  macrocell59   2594   3844  34313  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_0/clock_0                                            macrocell59         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : MODIN5_1/main_1
Capture Clock  : MODIN5_1/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q       macrocell58   1250   1250  34313  RISE       1
MODIN5_1/main_1  macrocell58   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN5_1/q
Path End       : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN5_1/clock_0                                            macrocell58         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
MODIN5_1/q                                    macrocell58   1250   1250  34313  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/main_1  macrocell60   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34315p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3842
-------------------------------------   ---- 
End-of-path arrival time (ps)           3842
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capture_last\/clock_0                macrocell57         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capture_last\/q             macrocell57   1250   1250  26748  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell62   2592   3842  34315  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_1/main_2
Capture Clock  : MODIN8_1/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell66   1250   1250  34312  RISE       1
MODIN8_1/main_2  macrocell65   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_1/clock_0                                            macrocell65         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN8_0/q
Path End       : MODIN8_0/main_2
Capture Clock  : MODIN8_0/clock_0
Path slack     : 34318p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3839
-------------------------------------   ---- 
End-of-path arrival time (ps)           3839
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
MODIN8_0/q       macrocell66   1250   1250  34312  RISE       1
MODIN8_0/main_2  macrocell66   2589   3839  34318  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
MODIN8_0/clock_0                                            macrocell66         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18299  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_1           macrocell68    2625   3835  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34323p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell64   1250   1250  27055  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_3  macrocell69   2584   3834  34323  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capture_last\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34326p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capture_last\/clock_0                macrocell64         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capture_last\/q             macrocell64   1250   1250  27055  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_3  macrocell68   2581   3831  34326  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34335p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell4        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell4   1210   1210  18299  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_1           macrocell69    2612   3822  34335  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34385p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3771
-------------------------------------   ---- 
End-of-path arrival time (ps)           3771
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19326  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_2           macrocell55    2561   3771  34385  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34397p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3760
-------------------------------------   ---- 
End-of-path arrival time (ps)           3760
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock      controlcell2        0      0  RISE       1

Data path
pin name                                                    model name    delay     AT  slack  edge  Fanout
----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_4  controlcell2   1210   1210  19326  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_2           macrocell56    2550   3760  34397  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34597p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/q       macrocell75   1250   1250  34597  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell75   2310   3560  34597  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell75         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/q       macrocell63   1250   1250  34603  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell63   2304   3554  34603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell63         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/q       macrocell68   1250   1250  18585  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell68   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell68         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34610p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/q       macrocell62   1250   1250  18885  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell62   2297   3547  34610  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell62         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34613p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/q       macrocell69   1250   1250  34613  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell69   2293   3543  34613  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell69         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34620p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/q       macrocell74   1250   1250  17748  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell74   2286   3536  34620  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell74         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0
Path slack     : 34662p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3495
-------------------------------------   ---- 
End-of-path arrival time (ps)           3495
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/q       macrocell55   1250   1250  19602  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/main_4  macrocell55   2245   3495  34662  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_rise_detected\/clock_0          macrocell55         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q
Path End       : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4
Capture Clock  : \RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0
Path slack     : 34676p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/q       macrocell56   1250   1250  34676  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/main_4  macrocell56   2230   3480  34676  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:trig_fall_detected\/clock_0          macrocell56         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch2_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37016p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell60         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch2_Timer:TimerUDB:capt_int_temp\/q         macrocell60    1250   1250  37016  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell3   2900   4150  37016  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch2_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch4_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37025p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4141
-------------------------------------   ---- 
End-of-path arrival time (ps)           4141
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell67         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch4_Timer:TimerUDB:capt_int_temp\/q         macrocell67    1250   1250  37025  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell4   2891   4141  37025  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch4_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell4        0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch3_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37596p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell73         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch3_Timer:TimerUDB:capt_int_temp\/q         macrocell73    1250   1250  37596  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2321   3571  37596  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch3_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \RC_Ch1_Timer:TimerUDB:capt_int_temp\/q
Path End       : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37661p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3506
-------------------------------------   ---- 
End-of-path arrival time (ps)           3506
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/clock_0               macrocell53         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\RC_Ch1_Timer:TimerUDB:capt_int_temp\/q         macrocell53    1250   1250  37661  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2256   3506  37661  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\RC_Ch1_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell2        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58315p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20788
-------------------------------------   ----- 
End-of-path arrival time (ps)           20788
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4962   8462  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11812  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   3846  15658  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell16   5130  20788  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell17      0  20788  58315  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 58654p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -4230
----------------------------------------   ----- 
End-of-path required time (ps)             79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20449
-------------------------------------   ----- 
End-of-path arrival time (ps)           20449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell109     1250   1250  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      4142   5392  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   8742  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell18   6577  15319  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell18   5130  20449  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell19      0  20449  58654  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 59745p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20078
-------------------------------------   ----- 
End-of-path arrival time (ps)           20078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/main_4  macrocell61   13165  14415  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251_split\/q       macrocell61    3350  17765  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_7        macrocell103   2314  20078  59745  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61614p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15659
-------------------------------------   ----- 
End-of-path arrival time (ps)           15659
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4962   8462  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11812  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell17   3848  15659  61614  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61615p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15658
-------------------------------------   ----- 
End-of-path arrival time (ps)           15658
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell16      4962   8462  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell16      3350  11812  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell16   3846  15658  61615  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61798p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15476
-------------------------------------   ----- 
End-of-path arrival time (ps)           15476
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      4223   7723  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11073  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell19   4403  15476  61798  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 61951p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15322
-------------------------------------   ----- 
End-of-path arrival time (ps)           15322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell109     1250   1250  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      4142   5392  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   8742  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell19   6580  15322  61951  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 61954p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15319
-------------------------------------   ----- 
End-of-path arrival time (ps)           15319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell109     1250   1250  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell27      4142   5392  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell27      3350   8742  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell18   6577  15319  61954  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 62026p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17797
-------------------------------------   ----- 
End-of-path arrival time (ps)           17797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell103  16547  17797  62026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 62350p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14924
-------------------------------------   ----- 
End-of-path arrival time (ps)           14924
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/main_1                macrocell23      4223   7723  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:reload\/q                     macrocell23      3350  11073  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell18   3850  14924  62350  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 63182p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16641
-------------------------------------   ----- 
End-of-path arrival time (ps)           16641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell112  15391  16641  63182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_7
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 63794p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16030
-------------------------------------   ----- 
End-of-path arrival time (ps)           16030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98   1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/main_3   macrocell54   8516   9766  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251_split\/q        macrocell54   3350  13116  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_7         macrocell90   2914  16030  63794  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 64613p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18220
-------------------------------------   ----- 
End-of-path arrival time (ps)           18220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell113    1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell11  16970  18220  64613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 64769p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12504
-------------------------------------   ----- 
End-of-path arrival time (ps)           12504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell96      1250   1250  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      3716   4966  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   8316  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell17   4189  12504  64769  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 64973p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17861
-------------------------------------   ----- 
End-of-path arrival time (ps)           17861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q         macrocell83    1250   1250  64973  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/main_0          macrocell15    5970   7220  64973  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell15    3350  10570  64973  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell7   7291  17861  64973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 65315p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11958
-------------------------------------   ----- 
End-of-path arrival time (ps)           11958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                                    macrocell96      1250   1250  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/main_2          macrocell20      3716   4966  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_enable\/q               macrocell20      3350   8316  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell16   3642  11958  65315  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 65400p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17433
-------------------------------------   ----- 
End-of-path arrival time (ps)           17433
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell19      4948   8448  65400  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell19      3350  11798  65400  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell8     5635  17433  65400  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67624p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15209
-------------------------------------   ----- 
End-of-path arrival time (ps)           15209
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell18      5531   8921  67624  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell18      3350  12271  67624  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell8     2938  15209  67624  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 67729p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12094
-------------------------------------   ----- 
End-of-path arrival time (ps)           12094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  67729  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell84      9584  12094  67729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell84         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 67768p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12056
-------------------------------------   ----- 
End-of-path arrival time (ps)           12056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell109  10806  12056  67768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 67903p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14931
-------------------------------------   ----- 
End-of-path arrival time (ps)           14931
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/main_0            macrocell26      5135   8635  67903  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_3\/q                 macrocell26      3350  11985  67903  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell10    2946  14931  67903  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 67913p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14920
-------------------------------------   ----- 
End-of-path arrival time (ps)           14920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q         macrocell76    1250   1250  67913  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/main_0          macrocell14    4446   5696  67913  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell14    3350   9046  67913  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6   5875  14920  67913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 68073p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11751
-------------------------------------   ----- 
End-of-path arrival time (ps)           11751
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell103  10501  11751  68073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 68077p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14756
-------------------------------------   ----- 
End-of-path arrival time (ps)           14756
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/main_0            macrocell25      5086   8476  68077  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_2\/q                 macrocell25      3350  11826  68077  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell10    2930  14756  68077  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 68190p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11634
-------------------------------------   ----- 
End-of-path arrival time (ps)           11634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell112  10384  11634  68190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 68197p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11626
-------------------------------------   ----- 
End-of-path arrival time (ps)           11626
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell103  10376  11626  68197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 68331p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell113  10242  11492  68331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 68356p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11467
-------------------------------------   ----- 
End-of-path arrival time (ps)           11467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell114  10217  11467  68356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 68548p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11275
-------------------------------------   ----- 
End-of-path arrival time (ps)           11275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98   1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell90  10025  11275  68548  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 68564p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11259
-------------------------------------   ----- 
End-of-path arrival time (ps)           11259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell98    1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_2  macrocell101  10009  11259  68564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1631/main_1
Capture Clock  : Net_1631/clock_0
Path slack     : 68660p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11163
-------------------------------------   ----- 
End-of-path arrival time (ps)           11163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  67729  RISE       1
Net_1631/main_1                                       macrocell88      8653  11163  68660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 68862p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10961
-------------------------------------   ----- 
End-of-path arrival time (ps)           10961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell114   9711  10961  68862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 68959p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10865
-------------------------------------   ----- 
End-of-path arrival time (ps)           10865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97   1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell96   9615  10865  68959  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 68963p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10860
-------------------------------------   ----- 
End-of-path arrival time (ps)           10860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97   1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_2         macrocell90   9610  10860  68963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 68997p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell97    1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell101   9577  10827  68997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69062p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13772
-------------------------------------   ----- 
End-of-path arrival time (ps)           13772
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell24      3864   7494  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell24      3350  10844  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell10    2927  13772  69062  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 69136p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8138
-------------------------------------   ---- 
End-of-path arrival time (ps)           8138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell103     1250   1250  66409  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell19   6888   8138  69136  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell19      0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 69380p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13454
-------------------------------------   ----- 
End-of-path arrival time (ps)           13454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell103    1250   1250  66409  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/main_1            macrocell28     3284   4534  69380  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_530\/q                 macrocell28     3350   7884  69380  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0  statusicell11   5570  13454  69380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 69401p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10422
-------------------------------------   ----- 
End-of-path arrival time (ps)           10422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name   delay     AT  slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98   1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell96   9172  10422  69401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 69425p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10398
-------------------------------------   ----- 
End-of-path arrival time (ps)           10398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell114   9148  10398  69425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 69525p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7748
-------------------------------------   ---- 
End-of-path arrival time (ps)           7748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell83      1250   1250  64973  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell15   6498   7748  69525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 69653p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10170
-------------------------------------   ----- 
End-of-path arrival time (ps)           10170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_3         macrocell103   8920  10170  69653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 69705p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13128
-------------------------------------   ----- 
End-of-path arrival time (ps)           13128
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/main_0             macrocell17      3841   7471  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:status_0\/q                  macrocell17      3350  10821  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell8     2308  13128  69705  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 69709p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7565
-------------------------------------   ---- 
End-of-path arrival time (ps)           7565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                                                   model name      delay     AT  slack  edge  Fanout
-------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell103     1250   1250  66409  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell18   6315   7565  69709  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 69939p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9885
-------------------------------------   ---- 
End-of-path arrival time (ps)           9885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell109   8635   9885  69939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 69979p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9845
-------------------------------------   ---- 
End-of-path arrival time (ps)           9845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell115   8595   9845  69979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70009p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9814
-------------------------------------   ---- 
End-of-path arrival time (ps)           9814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_0  macrocell96   8564   9814  70009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 70013p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9811
-------------------------------------   ---- 
End-of-path arrival time (ps)           9811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell90   8561   9811  70013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 70020p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9803
-------------------------------------   ---- 
End-of-path arrival time (ps)           9803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell113   8553   9803  70020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 70031p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9792
-------------------------------------   ---- 
End-of-path arrival time (ps)           9792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell99    1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_0  macrocell101   8542   9792  70031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 70092p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9731
-------------------------------------   ---- 
End-of-path arrival time (ps)           9731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell15   2510   2510  67729  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell86      7221   9731  70092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 70110p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9713
-------------------------------------   ---- 
End-of-path arrival time (ps)           9713
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell97    1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell102   8463   9713  70110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 70122p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9701
-------------------------------------   ---- 
End-of-path arrival time (ps)           9701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell97    1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_1   macrocell100   8451   9701  70122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 70292p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9531
-------------------------------------   ---- 
End-of-path arrival time (ps)           9531
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell106     6031   9531  70292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell106        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 70337p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9486
-------------------------------------   ---- 
End-of-path arrival time (ps)           9486
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell91      6096   9486  70337  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell91         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 70410p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9413
-------------------------------------   ---- 
End-of-path arrival time (ps)           9413
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell34   1250   1250  70410  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell98   8163   9413  70410  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 70420p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9403
-------------------------------------   ---- 
End-of-path arrival time (ps)           9403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell112   8153   9403  70420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 70430p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9393
-------------------------------------   ---- 
End-of-path arrival time (ps)           9393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_4   macrocell90    8143   9393  70430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 70431p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9392
-------------------------------------   ---- 
End-of-path arrival time (ps)           9392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell103   8142   9392  70431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 70435p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9389
-------------------------------------   ---- 
End-of-path arrival time (ps)           9389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell96    8139   9389  70435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 70458p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9365
-------------------------------------   ---- 
End-of-path arrival time (ps)           9365
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell106     5975   9365  70458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1275\/clock_0              macrocell106        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 70498p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9326
-------------------------------------   ---- 
End-of-path arrival time (ps)           9326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q             macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell113   8076   9326  70498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 70568p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9256
-------------------------------------   ---- 
End-of-path arrival time (ps)           9256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell115   8006   9256  70568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 70967p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8856
-------------------------------------   ---- 
End-of-path arrival time (ps)           8856
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell34         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell34   1250   1250  70410  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell35   7606   8856  70967  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 70985p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6288
-------------------------------------   ---- 
End-of-path arrival time (ps)           6288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell15   2290   2290  66437  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell15   3998   6288  70985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell15      0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71026p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6248
-------------------------------------   ---- 
End-of-path arrival time (ps)           6248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell76      1250   1250  67913  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell14   4998   6248  71026  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 71083p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8741
-------------------------------------   ---- 
End-of-path arrival time (ps)           8741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_1  macrocell115   7491   8741  71083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 71128p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8695
-------------------------------------   ---- 
End-of-path arrival time (ps)           8695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_3  macrocell101   7445   8695  71128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 71199p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11635
-------------------------------------   ----- 
End-of-path arrival time (ps)           11635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q                macrocell103    1250   1250  66409  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/main_1            macrocell29     4166   5416  71199  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_611\/q                 macrocell29     3350   8766  71199  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1  statusicell11   2869  11635  71199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1631/main_0
Capture Clock  : Net_1631/clock_0
Path slack     : 71340p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8483
-------------------------------------   ---- 
End-of-path arrival time (ps)           8483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell83   1250   1250  64973  RISE       1
Net_1631/main_0                                  macrocell88   7233   8483  71340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1631/clock_0                                           macrocell88         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 71356p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8467
-------------------------------------   ---- 
End-of-path arrival time (ps)           8467
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell18    670    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell19      0    670  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell19   2720   3390  59805  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell104     5077   8467  71356  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:overflow_reg_i\/clock_0  macrocell104        0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 71362p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8462
-------------------------------------   ---- 
End-of-path arrival time (ps)           8462
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_0                             macrocell93      4962   8462  71362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1632/main_0
Capture Clock  : Net_1632/clock_0
Path slack     : 71371p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8452
-------------------------------------   ---- 
End-of-path arrival time (ps)           8452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell83   1250   1250  64973  RISE       1
Net_1632/main_0                                  macrocell89   7202   8452  71371  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1632/clock_0                                           macrocell89         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 71375p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8448
-------------------------------------   ---- 
End-of-path arrival time (ps)           8448
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell92      4948   8448  71375  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell92         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 71394p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell114   7180   8430  71394  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 71437p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5836
-------------------------------------   ---- 
End-of-path arrival time (ps)           5836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell90      1250   1250  67881  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell17   4586   5836  71437  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell17      0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 71438p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5835
-------------------------------------   ---- 
End-of-path arrival time (ps)           5835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                                                model name      delay     AT  slack  edge  Fanout
----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                                    macrocell90      1250   1250  67881  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell16   4585   5835  71438  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 71461p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8362
-------------------------------------   ---- 
End-of-path arrival time (ps)           8362
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell37    1250   1250  71461  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell110   7112   8362  71461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 71462p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11372
-------------------------------------   ----- 
End-of-path arrival time (ps)           11372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                macrocell90    1250   1250  67881  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/main_1            macrocell22    4472   5722  71462  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_611\/q                 macrocell22    3350   9072  71462  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_1  statusicell9   2299  11372  71462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 71561p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8262
-------------------------------------   ---- 
End-of-path arrival time (ps)           8262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell98    1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell100   7012   8262  71561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 71583p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8240
-------------------------------------   ---- 
End-of-path arrival time (ps)           8240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q   macrocell98    1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_2  macrocell102   6990   8240  71583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 71654p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11179
-------------------------------------   ----- 
End-of-path arrival time (ps)           11179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                macrocell99    1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell9   9929  11179  71654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 71675p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8149
-------------------------------------   ---- 
End-of-path arrival time (ps)           8149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell115   6899   8149  71675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71711p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8112
-------------------------------------   ---- 
End-of-path arrival time (ps)           8112
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_4   macrocell109   6862   8112  71711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 71762p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8061
-------------------------------------   ---- 
End-of-path arrival time (ps)           8061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_3         macrocell109   6811   8061  71762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 72007p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10827
-------------------------------------   ----- 
End-of-path arrival time (ps)           10827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q                macrocell90    1250   1250  67881  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/main_1            macrocell21    3916   5166  72007  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_530\/q                 macrocell21    3350   8516  72007  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_0  statusicell9   2311  10827  72007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 72116p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7708
-------------------------------------   ---- 
End-of-path arrival time (ps)           7708
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell105     4208   7708  72116  RISE       1

Capture Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell105        0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 72153p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7671
-------------------------------------   ---- 
End-of-path arrival time (ps)           7671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q               macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell115   6421   7671  72153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72197p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                               model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell14   2290   2290  68517  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell14   2786   5076  72197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72259p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10575
-------------------------------------   ----- 
End-of-path arrival time (ps)           10575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  72259  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/main_1          macrocell1      2677   4967  72259  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_2\/q               macrocell1      3350   8317  72259  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2258  10575  72259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72310p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4963
-------------------------------------   ---- 
End-of-path arrival time (ps)           4963
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  72259  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2673   4963  72310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 72338p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                  model name      delay     AT  slack  edge  Fanout
------------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell18   1370   1370  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell19      0   1370  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell19   2260   3630  69062  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell107     3856   7486  72338  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell107        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 72359p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7464
-------------------------------------   ---- 
End-of-path arrival time (ps)           7464
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell37         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell37   1250   1250  71461  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell38   6214   7464  72359  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 72367p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7457
-------------------------------------   ---- 
End-of-path arrival time (ps)           7457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_4  macrocell102   6207   7457  72367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 72375p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7449
-------------------------------------   ---- 
End-of-path arrival time (ps)           7449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q     macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_4  macrocell100   6199   7449  72375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 72378p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7445
-------------------------------------   ---- 
End-of-path arrival time (ps)           7445
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_2     macrocell99    6195   7445  72378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 72424p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q       macrocell31   1250   1250  72424  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/main_0  macrocell32   6149   7399  72424  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 72424p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7399
-------------------------------------   ---- 
End-of-path arrival time (ps)           7399
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/clock_0  macrocell31         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_0\/q  macrocell31   1250   1250  72424  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_0  macrocell97   6149   7399  72424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1275\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0
Path slack     : 72744p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7079
-------------------------------------   ---- 
End-of-path arrival time (ps)           7079
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell16    670    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell17      0    670  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell17   2720   3390  59698  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/main_1                             macrocell93      3689   7079  72744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1275\/clock_0                 macrocell93         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 72762p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7061
-------------------------------------   ---- 
End-of-path arrival time (ps)           7061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  72762  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell77      4551   7061  72762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell77         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73026p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9807
-------------------------------------   ---- 
End-of-path arrival time (ps)           9807
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                              model name      delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell16    760    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell17      0    760  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell17   2740   3500  58315  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell8     6307   9807  73026  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73115p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell109   5458   6708  73115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 73130p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9703
-------------------------------------   ---- 
End-of-path arrival time (ps)           9703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q          macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_3  statusicell9   8453   9703  73130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock            statusicell9        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73239p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q  macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_2         macrocell109   5335   6585  73239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 73276p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6547
-------------------------------------   ---- 
End-of-path arrival time (ps)           6547
 
Launch Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell16      0      0  RISE       1

Data path
pin name                                                               model name      delay     AT  slack  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell16   1370   1370  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell17      0   1370  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell17   2260   3630  69705  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/main_0          macrocell94      2917   6547  73276  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:prevCompare\/clock_0  macrocell94         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_1426/main_1
Capture Clock  : Net_1426/clock_0
Path slack     : 73310p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6513
-------------------------------------   ---- 
End-of-path arrival time (ps)           6513
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  72762  RISE       1
Net_1426/main_1                                       macrocell81      4003   6513  73310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 73334p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_6     macrocell96    5239   6489  73334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_6
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73335p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6488
-------------------------------------   ---- 
End-of-path arrival time (ps)           6488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_6     macrocell90    5238   6488  73335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 73355p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6468
-------------------------------------   ---- 
End-of-path arrival time (ps)           6468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_5  macrocell101   5218   6468  73355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73475p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -6060
----------------------------------------   ----- 
End-of-path required time (ps)             77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3798
-------------------------------------   ---- 
End-of-path arrival time (ps)           3798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q        macrocell43     1250   1250  73433  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2548   3798  73475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 73507p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell113   5066   6316  73507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_140/main_1
Capture Clock  : Net_140/clock_0
Path slack     : 73726p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  73726  RISE       1
Net_140/main_1                                     macrocell48     3587   6097  73726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 73727p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6096
-------------------------------------   ---- 
End-of-path arrival time (ps)           6096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock          datapathcell14      0      0  RISE       1

Data path
pin name                                              model name      delay     AT  slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell14   2510   2510  72762  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell79      3586   6096  73727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 73788p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9045
-------------------------------------   ---- 
End-of-path arrival time (ps)           9045
 
Launch Clock Path
pin name                                                               model name      delay     AT  edge  Fanout
---------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                  clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell18      0      0  RISE       1

Data path
pin name                                                                 model name      delay     AT  slack  edge  Fanout
-----------------------------------------------------------------------  --------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell18    760    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell19      0    760  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell19   2740   3500  59050  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell10    5545   9045  73788  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 73875p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5948
-------------------------------------   ---- 
End-of-path arrival time (ps)           5948
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/q       macrocell103   1250   1250  66409  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell103   4698   5948  73875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74431p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5392
-------------------------------------   ---- 
End-of-path arrival time (ps)           5392
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                                             model name    delay     AT  slack  edge  Fanout
-------------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell109   1250   1250  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell108   4142   5392  74431  RISE       1

Capture Clock Path
pin name                                                              model name      delay     AT  edge  Fanout
--------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                                 clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell108        0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 74507p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q  macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_2   macrocell113   4066   5316  74507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 74518p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell111   1250   1250  63983  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell111   4056   5306  74518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 74624p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5200
-------------------------------------   ---- 
End-of-path arrival time (ps)           5200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  73726  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_1        macrocell46     2690   5200  74624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 74627p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/clock             datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  73726  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/main_0    macrocell44     2686   5196  74627  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell44         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74664p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell110   3910   5160  74664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 74667p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5157
-------------------------------------   ---- 
End-of-path arrival time (ps)           5157
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q   macrocell110   1250   1250  62951  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_1  macrocell114   3907   5157  74667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 74734p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5089
-------------------------------------   ---- 
End-of-path arrival time (ps)           5089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/main_1  macrocell103   3839   5089  74734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1251\/clock_0              macrocell103        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 74746p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5078
-------------------------------------   ---- 
End-of-path arrival time (ps)           5078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q       macrocell112   1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell112   3828   5078  74746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 74777p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5046
-------------------------------------   ---- 
End-of-path arrival time (ps)           5046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell114   1250   1250  63228  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell114   3796   5046  74777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0      macrocell114        0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 74792p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/q       macrocell97   1250   1250  64942  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_3  macrocell97   3781   5031  74792  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 74840p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                                          model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q                              macrocell96   1250   1250  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell95   3733   4983  74840  RISE       1

Capture Clock Path
pin name                                                           model name      delay     AT  edge  Fanout
-----------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                              clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:count_stored_i\/clock_0  macrocell95         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1251\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 75081p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1251\/q       macrocell90   1250   1250  67881  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_0  macrocell90   3493   4743  75081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75091p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1

Data path
pin name                                            model name    delay     AT  slack  edge  Fanout
--------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell113   1250   1250  59745  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell113   3483   4733  75091  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0        macrocell113        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_140/main_0
Capture Clock  : Net_140/clock_0
Path slack     : 75113p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  73433  RISE       1
Net_140/main_0                                macrocell48   3460   4710  75113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_140/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_156/main_0
Capture Clock  : Net_156/clock_0
Path slack     : 75113p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4710
-------------------------------------   ---- 
End-of-path arrival time (ps)           4710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  73433  RISE       1
Net_156/main_0                                macrocell49   3460   4710  75113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_156/clock_0                                            macrocell49         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75152p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4671
-------------------------------------   ---- 
End-of-path arrival time (ps)           4671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/q       macrocell98   1250   1250  63794  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_3  macrocell98   3421   4671  75152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75154p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4669
-------------------------------------   ---- 
End-of-path arrival time (ps)           4669
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1

Data path
pin name                                              model name    delay     AT  slack  edge  Fanout
----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell115   1250   1250  65335  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell115   3419   4669  75154  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0      macrocell115        0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75292p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q  macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_1   macrocell99    3281   4531  75292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75293p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q         macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_3  macrocell102   3280   4530  75293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75307p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/q       macrocell100   1250   1250  68127  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_3  macrocell100   3267   4517  75307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75361p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell38    1250   1250  75361  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell110   3212   4462  75361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75469p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q               macrocell99    1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_0  macrocell102   3105   4355  75469  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75473p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4350
-------------------------------------   ---- 
End-of-path arrival time (ps)           4350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q             macrocell99    1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_0  macrocell100   3100   4350  75473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0
Path slack     : 75482p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4341
-------------------------------------   ---- 
End-of-path arrival time (ps)           4341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q     macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/main_5  macrocell100   3091   4341  75482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:error\/clock_0           macrocell100        0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_3
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75486p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q  macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_3     macrocell99    3087   4337  75486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75486p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_5     macrocell96    3087   4337  75486  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1251\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0
Path slack     : 75488p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4335
-------------------------------------   ---- 
End-of-path arrival time (ps)           4335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q  macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/main_5     macrocell90    3085   4335  75488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1251\/clock_0                 macrocell90         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0
Path slack     : 75622p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/q       macrocell102   1250   1250  68322  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/main_5  macrocell102   2951   4201  75622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_0\/clock_0         macrocell102        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0
Path slack     : 75623p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4200
-------------------------------------   ---- 
End-of-path arrival time (ps)           4200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/q       macrocell101   1250   1250  67784  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/main_4  macrocell101   2950   4200  75623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:state_1\/clock_0         macrocell101        0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75631p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1203\/q       macrocell96   1250   1250  62015  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell96   2942   4192  75631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1203\/clock_0                 macrocell96         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Net_1260\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0
Path slack     : 75632p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                   model name   delay     AT  slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q       macrocell99   1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/main_0  macrocell99   2941   4191  75632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 75646p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4177
-------------------------------------   ---- 
End-of-path arrival time (ps)           4177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell84         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell84   1250   1250  75646  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell86   2927   4177  75646  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75654p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell39         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell39    1250   1250  75654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell110   2919   4169  75654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0  macrocell110        0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 75667p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q       macrocell40   1250   1250  75667  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/main_0  macrocell41   2906   4156  75667  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75667p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4156
-------------------------------------   ---- 
End-of-path arrival time (ps)           4156
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/clock_0  macrocell40         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_0\/q  macrocell40    1250   1250  75667  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_0  macrocell111   2906   4156  75667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75855p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7478
-------------------------------------   ---- 
End-of-path arrival time (ps)           7478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Net_1260\/clock_0                 macrocell99         0      0  RISE       1

Data path
pin name                                                         model name    delay     AT  slack  edge  Fanout
---------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell99    1250   1250  59880  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell8   6228   7478  75855  RISE       1

Capture Clock Path
pin name                                                         model name      delay     AT  edge  Fanout
---------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                            clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell8        0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0
Path slack     : 75951p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/q       macrocell109   1250   1250  58654  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/main_1  macrocell109   2622   3872  75951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1203\/clock_0              macrocell109        0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 75963p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3860
-------------------------------------   ---- 
End-of-path arrival time (ps)           3860
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q  macrocell32   1250   1250  75963  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_1  macrocell97   2610   3860  75963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 75966p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3858
-------------------------------------   ---- 
End-of-path arrival time (ps)           3858
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell32         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell32   1250   1250  75963  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell33   2608   3858  75966  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell33         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1426/main_0
Capture Clock  : Net_1426/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell76   1250   1250  67913  RISE       1
Net_1426/main_0                                  macrocell81   2596   3846  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1426/clock_0                                           macrocell81         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1427/main_0
Capture Clock  : Net_1427/clock_0
Path slack     : 75978p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1

Data path
pin name                                         model name   delay     AT  slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/q  macrocell76   1250   1250  67913  RISE       1
Net_1427/main_0                                  macrocell82   2595   3845  75978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_1427/clock_0                                           macrocell82         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 75988p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell35   1250   1250  75988  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell98   2585   3835  75988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 75994p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell35         0      0  RISE       1

Data path
pin name                                                    model name   delay     AT  slack  edge  Fanout
----------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell35   1250   1250  75988  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell36   2579   3829  75994  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell36         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76260p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell42         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell42    1250   1250  76260  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell111   2313   3563  76260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell36         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/q  macrocell36   1250   1250  76275  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_2  macrocell98   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0     macrocell98         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell78         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell78   1250   1250  76275  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell80   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell80         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q
Path End       : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell33         0      0  RISE       1

Data path
pin name                                               model name   delay     AT  slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/q  macrocell33   1250   1250  76277  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/main_2  macrocell97   2297   3547  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_Quad_Dec:bQuadDec:quad_A_filt\/clock_0     macrocell97         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0        macrocell85         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell85   1250   1250  76277  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell87   2297   3547  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell87         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76277p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell6        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76277  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell76    2336   3546  76277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell76         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q       macrocell41   1250   1250  76278  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/main_0  macrocell42   2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_2\/clock_0  macrocell42         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/clock_0  macrocell41         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_delayed_1\/q  macrocell41    1250   1250  76278  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/main_1  macrocell111   2295   3545  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_B_filt\/clock_0  macrocell111        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 76280p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/clock_0  macrocell38         0      0  RISE       1

Data path
pin name                                                       model name   delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_1\/q       macrocell38   1250   1250  75361  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/main_0  macrocell39   2294   3544  76280  RISE       1

Capture Clock Path
pin name                                                        model name      delay     AT  edge  Fanout
--------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                           clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:quad_A_delayed_2\/clock_0  macrocell39         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0        macrocell77         0      0  RISE       1

Data path
pin name                                        model name   delay     AT  slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell77   1250   1250  76286  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell79   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock       controlcell7        0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76300  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell83    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0      macrocell83         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 76302p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Recovery time                                0
----------------------------------------   ----- 
End-of-path required time (ps)             83333

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7031
-------------------------------------   ---- 
End-of-path arrival time (ps)           7031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                                            model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                             macrocell112    1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell10   5781   7031  76302  RISE       1

Capture Clock Path
pin name                                                            model name      delay     AT  edge  Fanout
------------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                               clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Cnt16:CounterUDB:sSTSReg:stsreg\/clock  statusicell10       0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0
Path slack     : 76325p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3498
-------------------------------------   ---- 
End-of-path arrival time (ps)           3498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/clock_0           macrocell45         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare2\/q   macrocell45   1250   1250  76325  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/main_0  macrocell47   2248   3498  76325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell47         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0
Path slack     : 76331p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3492
-------------------------------------   ---- 
End-of-path arrival time (ps)           3492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/clock_0           macrocell44         0      0  RISE       1

Data path
pin name                                     model name   delay     AT  slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:prevCompare1\/q   macrocell44   1250   1250  76331  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/main_0  macrocell46   2242   3492  76331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 76358p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                               -3510
----------------------------------------   ----- 
End-of-path required time (ps)             79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3465
-------------------------------------   ---- 
End-of-path arrival time (ps)           3465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/clock          controlcell1        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76358  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/main_0      macrocell43    2255   3465  76358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:runmode_enable\/clock_0         macrocell43         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_Quad_Dec:Net_1260\/q
Path End       : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2
Capture Clock  : \Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock
Path slack     : 76733p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/clock_0              macrocell112        0      0  RISE       1

Data path
pin name                                               model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_Quad_Dec:Net_1260\/q                macrocell112    1250   1250  60801  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/status_2  statusicell11   4851   6101  76733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_Quad_Dec:bQuadDec:Stsreg\/clock         statusicell11       0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 78684p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell87         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell87    1250   1250  78684  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell7   2900   4150  78684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79258p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3576
-------------------------------------   ---- 
End-of-path arrival time (ps)           3576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell86         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Flywheel_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell86    1250   1250  79258  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2326   3576  79258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Flywheel_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell7        0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79284p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/clock_0            macrocell80         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell80    1250   1250  79284  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell6   2299   3549  79284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79288p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/clock_0            macrocell79         0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Pendulum_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell79    1250   1250  79288  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2296   3546  79288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Pendulum_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock        statusicell6        0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_0\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79318p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3515
-------------------------------------   ---- 
End-of-path arrival time (ps)           3515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_0\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_0\/q               macrocell46    1250   1250  79318  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2265   3515  79318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Drive_DC_Motor_PWM:PWMUDB:status_1\/q
Path End       : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79330p

Capture Clock Arrival Time                     0
+ Clock path delay                             0
+ Cycle adjust (Clock:R#1 vs. Clock:R#2)   83333
- Setup time                                -500
----------------------------------------   ----- 
End-of-path required time (ps)             82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3504
-------------------------------------   ---- 
End-of-path arrival time (ps)           3504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:status_1\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                             model name    delay     AT  slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Drive_DC_Motor_PWM:PWMUDB:status_1\/q               macrocell47    1250   1250  79330  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2254   3504  79330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Drive_DC_Motor_PWM:PWMUDB:genblk8:stsreg\/clock           statusicell1        0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 484356p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -4230
--------------------------------------------   ------ 
End-of-path required time (ps)                 495770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11414
-------------------------------------   ----- 
End-of-path arrival time (ps)           11414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2784   6284  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell20   5130  11414  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell21      0  11414  484356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 486640p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12860
-------------------------------------   ----- 
End-of-path arrival time (ps)           12860
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/main_1          macrocell30      3692   7192  486640  RISE       1
\Head_Servo_PWM:PWMUDB:status_2\/q               macrocell30      3350  10542  486640  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell12    2318  12860  486640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell12       0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 487656p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6284
-------------------------------------   ---- 
End-of-path arrival time (ps)           6284
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell20   2784   6284  487656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 487675p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6265
-------------------------------------   ---- 
End-of-path arrival time (ps)           6265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell20    760    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell21      0    760  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell21   2740   3500  484356  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell21   2765   6265  487675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 488826p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5114
-------------------------------------   ---- 
End-of-path arrival time (ps)           5114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell116     1250   1250  485808  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell21   3864   5114  488826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/clock                datapathcell21      0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 489108p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 493940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4832
-------------------------------------   ---- 
End-of-path arrival time (ps)           4832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                         model name      delay     AT   slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q         macrocell116     1250   1250  485808  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell20   3582   4832  489108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 489676p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6814
-------------------------------------   ---- 
End-of-path arrival time (ps)           6814
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  489676  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_1         macrocell118     3064   6814  489676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Head_Servo_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 489689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  489676  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/main_0     macrocell117     3051   6801  489689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell117        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_3319/main_1
Capture Clock  : Net_3319/clock_0
Path slack     : 489689p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6801
-------------------------------------   ---- 
End-of-path arrival time (ps)           6801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/clock                datapathcell20      0      0  RISE       1

Data path
pin name                                        model name      delay     AT   slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell20   1520   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell21      0   1520  489676  RISE       1
\Head_Servo_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell21   2230   3750  489676  RISE       1
Net_3319/main_1                                 macrocell119     3051   6801  489689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_3319/main_0
Capture Clock  : Net_3319/clock_0
Path slack     : 492286p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4204
-------------------------------------   ---- 
End-of-path arrival time (ps)           4204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:runmode_enable\/q  macrocell116   1250   1250  485808  RISE       1
Net_3319/main_0                           macrocell119   2954   4204  492286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_3319/clock_0                                           macrocell119        0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Head_Servo_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 492931p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/clock              controlcell10       0      0  RISE       1

Data path
pin name                                           model name     delay     AT   slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell10   1210   1210  492931  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/main_0      macrocell116    2349   3559  492931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:runmode_enable\/clock_0             macrocell116        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:prevCompare1\/q
Path End       : \Head_Servo_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:status_0\/clock_0
Path slack     : 492943p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 496490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3547
-------------------------------------   ---- 
End-of-path arrival time (ps)           3547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:prevCompare1\/clock_0               macrocell117        0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:prevCompare1\/q   macrocell117   1250   1250  492943  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/main_0  macrocell118   2297   3547  492943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Head_Servo_PWM:PWMUDB:status_0\/q
Path End       : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 495927p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   500000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 499500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3573
-------------------------------------   ---- 
End-of-path arrival time (ps)           3573
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:status_0\/clock_0                   macrocell118        0      0  RISE       1

Data path
pin name                                         model name     delay     AT   slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ------  ----  ------
\Head_Servo_PWM:PWMUDB:status_0\/q               macrocell118    1250   1250  495927  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell12   2323   3573  495927  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\Head_Servo_PWM:PWMUDB:genblk8:stsreg\/clock               statusicell12       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

