Analysis & Synthesis report for vga_xy_demo
Mon Dec 06 16:07:26 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |system_de2|system:system|controller:controller|state
 10. State Machine - |system_de2|UART_RX:UART_RX_Inst|r_SM_Main
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0|altsyncram_s981:auto_generated
 18. Parameter Settings for User Entity Instance: UART_RX:UART_RX_Inst
 19. Parameter Settings for User Entity Instance: system:system|controller:controller
 20. Parameter Settings for User Entity Instance: system:system|datapath:datapath
 21. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ball
 22. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite
 23. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:paddle
 24. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite
 25. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ai
 26. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite
 27. Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|background_rom:background_rom
 28. Parameter Settings for User Entity Instance: vga_xy_controller:vga_xy_controller
 29. Parameter Settings for Inferred Entity Instance: sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0
 30. altsyncram Parameter Settings by Entity Instance
 31. Port Connectivity Checks: "vga_xy_controller:vga_xy_controller"
 32. Port Connectivity Checks: "sprite_manager:sprite_manager|displayscoreboard:scoreboard"
 33. Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:ai"
 34. Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:paddle"
 35. Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:ball"
 36. Port Connectivity Checks: "sprite_manager:sprite_manager"
 37. Port Connectivity Checks: "system:system|controller:controller"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Dec 06 16:07:26 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; vga_xy_demo                                 ;
; Top-level Entity Name              ; system_de2                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 491                                         ;
;     Total combinational functions  ; 479                                         ;
;     Dedicated logic registers      ; 164                                         ;
; Total registers                    ; 164                                         ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; system_de2         ; vga_xy_demo        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                          ; Library ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+
; verilog/UART_RX.v                                   ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v                                   ;         ;
; verilog/vga_xy_controller.v                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/vga_xy_controller.v                         ;         ;
; verilog/sprite_rom.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v                                ;         ;
; verilog/background_rom.v                            ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v                            ;         ;
; verilog/scoreboard.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v                                ;         ;
; verilog/display_sprite.v                            ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v                            ;         ;
; verilog/displayscoreboard.v                         ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v                         ;         ;
; verilog/sprite_manager.v                            ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v                            ;         ;
; verilog/framerate_clock.v                           ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock.v                           ;         ;
; verilog/datapath.v                                  ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v                                  ;         ;
; verilog/controller.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/controller.v                                ;         ;
; verilog/system.v                                    ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/system.v                                    ;         ;
; verilog/system_de2.v                                ; yes             ; User Verilog HDL File                                 ; G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v                                ;         ;
; verilog/sprites/1.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/1.mem                               ;         ;
; verilog/sprites/8.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/8.mem                               ;         ;
; verilog/sprites/0.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/0.mem                               ;         ;
; verilog/sprites/9.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/9.mem                               ;         ;
; verilog/sprites/6.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/6.mem                               ;         ;
; verilog/sprites/4.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/4.mem                               ;         ;
; verilog/sprites/3.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/3.mem                               ;         ;
; verilog/sprites/7.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/7.mem                               ;         ;
; verilog/sprites/5.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/5.mem                               ;         ;
; verilog/sprites/2.mem                               ; yes             ; Auto-Found Unspecified File                           ; G:/My Drive/Logic Design FA21/VGA/verilog/sprites/2.mem                               ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                 ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc          ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                    ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                 ;         ;
; aglobal201.inc                                      ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                 ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                  ;         ;
; altrom.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                     ;         ;
; altram.inc                                          ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                     ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                   ;         ;
; db/altsyncram_s981.tdf                              ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/Logic Design FA21/VGA/db/altsyncram_s981.tdf                              ;         ;
; db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif ;         ;
; db/decode_e8a.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/Logic Design FA21/VGA/db/decode_e8a.tdf                                   ;         ;
; db/mux_0nb.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; G:/My Drive/Logic Design FA21/VGA/db/mux_0nb.tdf                                      ;         ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+---------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                              ;
+---------------------------------------------+--------------------------------------------+
; Resource                                    ; Usage                                      ;
+---------------------------------------------+--------------------------------------------+
; Estimated Total logic elements              ; 491                                        ;
;                                             ;                                            ;
; Total combinational functions               ; 479                                        ;
; Logic element usage by number of LUT inputs ;                                            ;
;     -- 4 input functions                    ; 152                                        ;
;     -- 3 input functions                    ; 147                                        ;
;     -- <=2 input functions                  ; 180                                        ;
;                                             ;                                            ;
; Logic elements by mode                      ;                                            ;
;     -- normal mode                          ; 269                                        ;
;     -- arithmetic mode                      ; 210                                        ;
;                                             ;                                            ;
; Total registers                             ; 164                                        ;
;     -- Dedicated logic registers            ; 164                                        ;
;     -- I/O registers                        ; 0                                          ;
;                                             ;                                            ;
; I/O pins                                    ; 93                                         ;
; Total memory bits                           ; 57600                                      ;
;                                             ;                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                          ;
;                                             ;                                            ;
; Maximum fan-out node                        ; system:system|framerate_clock:clock|Equal0 ;
; Maximum fan-out                             ; 82                                         ;
; Total fan-out                               ; 2129                                       ;
; Average fan-out                             ; 2.54                                       ;
+---------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |system_de2                                  ; 479 (1)             ; 164 (8)                   ; 57600       ; 0            ; 0       ; 0         ; 93   ; 0            ; |system_de2                                                                                                                                        ; system_de2        ; work         ;
;    |UART_RX:UART_RX_Inst|                    ; 65 (65)             ; 35 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|UART_RX:UART_RX_Inst                                                                                                                   ; UART_RX           ; work         ;
;    |sprite_manager:sprite_manager|           ; 168 (12)            ; 12 (3)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager                                                                                                          ; sprite_manager    ; work         ;
;       |background_rom:background_rom|        ; 21 (18)             ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|background_rom:background_rom                                                                            ; background_rom    ; work         ;
;          |altsyncram:mem_rtl_0|              ; 3 (0)               ; 2 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0                                                       ; altsyncram        ; work         ;
;             |altsyncram_s981:auto_generated| ; 3 (0)               ; 2 (2)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0|altsyncram_s981:auto_generated                        ; altsyncram_s981   ; work         ;
;                |decode_e8a:rden_decode|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0|altsyncram_s981:auto_generated|decode_e8a:rden_decode ; decode_e8a        ; work         ;
;       |display_sprite:ai|                    ; 24 (24)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|display_sprite:ai                                                                                        ; display_sprite    ; work         ;
;       |display_sprite:ball|                  ; 38 (38)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|display_sprite:ball                                                                                      ; display_sprite    ; work         ;
;       |display_sprite:paddle|                ; 23 (23)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|display_sprite:paddle                                                                                    ; display_sprite    ; work         ;
;       |displayscoreboard:scoreboard|         ; 50 (6)              ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard                                                                             ; displayscoreboard ; work         ;
;          |scoreboard:ai|                     ; 37 (37)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai                                                               ; scoreboard        ; work         ;
;          |scoreboard:player|                 ; 7 (7)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player                                                           ; scoreboard        ; work         ;
;    |system:system|                           ; 196 (0)             ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system                                                                                                                          ; system            ; work         ;
;       |controller:controller|                ; 35 (35)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|controller:controller                                                                                                    ; controller        ; work         ;
;       |datapath:datapath|                    ; 125 (125)           ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|datapath:datapath                                                                                                        ; datapath          ; work         ;
;       |framerate_clock:clock|                ; 36 (36)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|system:system|framerate_clock:clock                                                                                                    ; framerate_clock   ; work         ;
;    |vga_xy_controller:vga_xy_controller|     ; 49 (49)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |system_de2|vga_xy_controller:vga_xy_controller                                                                                                    ; vga_xy_controller ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; Name                                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                 ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0|altsyncram_s981:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 19200        ; 3            ; --           ; --           ; 57600 ; db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|system:system|controller:controller|state                                                                                                                                                                                          ;
+--------------------+----------------+-------------+---------------+--------------------+-----------------+-------------------+----------------+--------------------+-----------------+-------------------+-----------------+-------------------+---------------+
; Name               ; state.AI_RESET ; state.AI_UP ; state.AI_DOWN ; state.PADDLE_RESET ; state.PADDLE_UP ; state.PADDLE_DOWN ; state.AI_SCORE ; state.PLAYER_SCORE ; state.BALL_X_UP ; state.BALL_X_DOWN ; state.BALL_Y_UP ; state.BALL_Y_DOWN ; state.0000000 ;
+--------------------+----------------+-------------+---------------+--------------------+-----------------+-------------------+----------------+--------------------+-----------------+-------------------+-----------------+-------------------+---------------+
; state.0000000      ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 0             ;
; state.BALL_Y_DOWN  ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 1                 ; 1             ;
; state.BALL_Y_UP    ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 1               ; 0                 ; 1             ;
; state.BALL_X_DOWN  ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 1                 ; 0               ; 0                 ; 1             ;
; state.BALL_X_UP    ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 1               ; 0                 ; 0               ; 0                 ; 1             ;
; state.PLAYER_SCORE ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 1                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.AI_SCORE     ; 0              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 1              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.PADDLE_DOWN  ; 0              ; 0           ; 0             ; 0                  ; 0               ; 1                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.PADDLE_UP    ; 0              ; 0           ; 0             ; 0                  ; 1               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.PADDLE_RESET ; 0              ; 0           ; 0             ; 1                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.AI_DOWN      ; 0              ; 0           ; 1             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.AI_UP        ; 0              ; 1           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
; state.AI_RESET     ; 1              ; 0           ; 0             ; 0                  ; 0               ; 0                 ; 0              ; 0                  ; 0               ; 0                 ; 0               ; 0                 ; 1             ;
+--------------------+----------------+-------------+---------------+--------------------+-----------------+-------------------+----------------+--------------------+-----------------+-------------------+-----------------+-------------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |system_de2|UART_RX:UART_RX_Inst|r_SM_Main                                                                                     ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; Name                     ; r_SM_Main.s_RX_STOP_BIT ; r_SM_Main.s_RX_DATA_BITS ; r_SM_Main.s_RX_START_BIT ; r_SM_Main.000 ; r_SM_Main.s_CLEANUP ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+
; r_SM_Main.000            ; 0                       ; 0                        ; 0                        ; 0             ; 0                   ;
; r_SM_Main.s_RX_START_BIT ; 0                       ; 0                        ; 1                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_DATA_BITS ; 0                       ; 1                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_RX_STOP_BIT  ; 1                       ; 0                        ; 0                        ; 1             ; 0                   ;
; r_SM_Main.s_CLEANUP      ; 0                       ; 0                        ; 0                        ; 1             ; 1                   ;
+--------------------------+-------------------------+--------------------------+--------------------------+---------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                          ; Reason for Removal                                                                               ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+
; system:system|datapath:datapath|y_ball[0]                                              ; Stuck at GND due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite|dout[2]              ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite|dout[2]          ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[2]            ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite|dout[1]              ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite|dout[1]          ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[1]            ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite|dout[0]              ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite|dout[0]          ; Stuck at VCC due to stuck port data_in                                                           ;
; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[0]            ; Stuck at VCC due to stuck port data_in                                                           ;
; system:system|controller:controller|state~2                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~3                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~4                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~5                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~6                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~7                                            ; Lost fanout                                                                                      ;
; system:system|controller:controller|state~8                                            ; Lost fanout                                                                                      ;
; UART_RX:UART_RX_Inst|r_SM_Main~2                                                       ; Lost fanout                                                                                      ;
; UART_RX:UART_RX_Inst|r_SM_Main~3                                                       ; Lost fanout                                                                                      ;
; sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|dout[1,2] ; Merged with sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|dout[0] ;
; sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|dout[1,2]     ; Merged with sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|dout[0]     ;
; Total Number of Removed Registers = 23                                                 ;                                                                                                  ;
+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                          ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; system:system|datapath:datapath|y_ball[0] ; Stuck at GND              ; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[2], ;
;                                           ; due to stuck port data_in ; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[1], ;
;                                           ;                           ; sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|dout[0]  ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 43    ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; UART_RX:UART_RX_Inst|r_RX_Data         ; 12      ;
; UART_RX:UART_RX_Inst|r_RX_Data_R       ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                          ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; Register Name                                                          ; Megafunction                                                          ; Type ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------+
; sprite_manager:sprite_manager|background_rom:background_rom|dout[0..2] ; sprite_manager:sprite_manager|background_rom:background_rom|mem_rtl_0 ; RAM  ;
+------------------------------------------------------------------------+-----------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|y_ball[5]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|x_ball[5]       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|y_ai[3]         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|y_paddle[2]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|paddle_up_state ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |system_de2|system:system|datapath:datapath|ai_up_state     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |system_de2|vga_xy_controller:vga_xy_controller|yCounter[7] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |system_de2|sprite_manager:sprite_manager|color[0]          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |system_de2|UART_RX:UART_RX_Inst|r_Clock_Count[4]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |system_de2|system:system|controller:controller|next_state  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |system_de2|system:system|controller:controller|next_state  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |system_de2|UART_RX:UART_RX_Inst|r_Bit_Index                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0|altsyncram_s981:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:UART_RX_Inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; CLKS_PER_BIT   ; 5208  ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|controller:controller ;
+----------------+--------+--------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                   ;
+----------------+--------+--------------------------------------------------------+
; RESET          ; 000000 ; Unsigned Binary                                        ;
; BALL_Y_DOWN    ; 000001 ; Unsigned Binary                                        ;
; BALL_Y_UP      ; 000010 ; Unsigned Binary                                        ;
; BALL_X_DOWN    ; 000011 ; Unsigned Binary                                        ;
; BALL_X_UP      ; 000100 ; Unsigned Binary                                        ;
; PLAYER_SCORE   ; 000101 ; Unsigned Binary                                        ;
; AI_SCORE       ; 000110 ; Unsigned Binary                                        ;
; PADDLE_DOWN    ; 000111 ; Unsigned Binary                                        ;
; PADDLE_UP      ; 001000 ; Unsigned Binary                                        ;
; PADDLE_RESET   ; 001001 ; Unsigned Binary                                        ;
; AI_DOWN        ; 001010 ; Unsigned Binary                                        ;
; AI_UP          ; 001011 ; Unsigned Binary                                        ;
; AI_RESET       ; 001100 ; Unsigned Binary                                        ;
+----------------+--------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system:system|datapath:datapath ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; x_velocity     ; 0011  ; Unsigned Binary                                     ;
; y_velocity     ; 0010  ; Unsigned Binary                                     ;
; ball_width     ; 0100  ; Unsigned Binary                                     ;
; pad_width      ; 0010  ; Unsigned Binary                                     ;
; pad_height     ; 0101  ; Unsigned Binary                                     ;
; pad_vel        ; 0011  ; Unsigned Binary                                     ;
; ai_width       ; 0010  ; Unsigned Binary                                     ;
; ai_height      ; 0101  ; Unsigned Binary                                     ;
; ai_vel         ; 0011  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ball ;
+----------------+------------------+------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                       ;
+----------------+------------------+------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/ball.mem ; String                                                     ;
+----------------+------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite ;
+----------------+------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                         ;
+----------------+------------------+------------------------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/ball.mem ; String                                                                       ;
+----------------+------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:paddle ;
+----------------+--------------------+------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                       ;
+----------------+--------------------+------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/paddle.mem ; String                                                     ;
+----------------+--------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite ;
+----------------+--------------------+------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/paddle.mem ; String                                                                       ;
+----------------+--------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ai ;
+----------------+--------------------+--------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                   ;
+----------------+--------------------+--------------------------------------------------------+
; IMAGE_FILE     ; Sprites/paddle.mem ; String                                                 ;
+----------------+--------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite ;
+----------------+--------------------+--------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                     ;
+----------------+--------------------+--------------------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/paddle.mem ; String                                                                   ;
+----------------+--------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sprite_manager:sprite_manager|background_rom:background_rom ;
+----------------+-------------------+---------------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                                ;
+----------------+-------------------+---------------------------------------------------------------------+
; IMAGE_FILE     ; Sprites/blank.mem ; String                                                              ;
+----------------+-------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_xy_controller:vga_xy_controller ;
+------------------------+------------+--------------------------------------------+
; Parameter Name         ; Value      ; Type                                       ;
+------------------------+------------+--------------------------------------------+
; BITS_PER_COLOR_CHANNEL ; 1          ; Signed Integer                             ;
; MONOCHROME             ; FALSE      ; String                                     ;
; RESOLUTION             ; 160x120    ; String                                     ;
; C_VERT_NUM_PIXELS      ; 0111100000 ; Unsigned Binary                            ;
; C_VERT_SYNC_START      ; 0111101001 ; Unsigned Binary                            ;
; C_VERT_SYNC_END        ; 0111101010 ; Unsigned Binary                            ;
; C_VERT_TOTAL_COUNT     ; 1000001101 ; Unsigned Binary                            ;
; C_HORZ_NUM_PIXELS      ; 1010000000 ; Unsigned Binary                            ;
; C_HORZ_SYNC_START      ; 1010010000 ; Unsigned Binary                            ;
; C_HORZ_SYNC_END        ; 1011101111 ; Unsigned Binary                            ;
; C_HORZ_TOTAL_COUNT     ; 1100100000 ; Unsigned Binary                            ;
+------------------------+------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0 ;
+------------------------------------+-----------------------------------------------------+----------------------------------------+
; Parameter Name                     ; Value                                               ; Type                                   ;
+------------------------------------+-----------------------------------------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                                ;
; OPERATION_MODE                     ; ROM                                                 ; Untyped                                ;
; WIDTH_A                            ; 3                                                   ; Untyped                                ;
; WIDTHAD_A                          ; 15                                                  ; Untyped                                ;
; NUMWORDS_A                         ; 19200                                               ; Untyped                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                                ;
; WIDTH_B                            ; 1                                                   ; Untyped                                ;
; WIDTHAD_B                          ; 1                                                   ; Untyped                                ;
; NUMWORDS_B                         ; 1                                                   ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                                ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                                ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                                ;
; INIT_FILE                          ; db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_s981                                     ; Untyped                                ;
+------------------------------------+-----------------------------------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 3                                                                                ;
;     -- NUMWORDS_A                         ; 19200                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "vga_xy_controller:vga_xy_controller" ;
+--------+-------+----------+-------------------------------------+
; Port   ; Type  ; Severity ; Details                             ;
+--------+-------+----------+-------------------------------------+
; resetn ; Input ; Info     ; Stuck at VCC                        ;
+--------+-------+----------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite_manager:sprite_manager|displayscoreboard:scoreboard"                                                                                                                             ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type  ; Severity ; Details                                                                                                                                                                          ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; player_score ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; ai_score     ; Input ; Warning  ; Input port expression (5 bits) is wider than the input port (4 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:ai" ;
+-------------+-------+----------+--------------------------------------------+
; Port        ; Type  ; Severity ; Details                                    ;
+-------------+-------+----------+--------------------------------------------+
; width[3..2] ; Input ; Info     ; Stuck at GND                               ;
; width[1]    ; Input ; Info     ; Stuck at VCC                               ;
; width[0]    ; Input ; Info     ; Stuck at GND                               ;
; height      ; Input ; Info     ; Stuck at VCC                               ;
+-------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:paddle" ;
+-------------+-------+----------+------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                        ;
+-------------+-------+----------+------------------------------------------------+
; width[3..2] ; Input ; Info     ; Stuck at GND                                   ;
; width[1]    ; Input ; Info     ; Stuck at VCC                                   ;
; width[0]    ; Input ; Info     ; Stuck at GND                                   ;
; height      ; Input ; Info     ; Stuck at VCC                                   ;
+-------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite_manager:sprite_manager|display_sprite:ball" ;
+--------------+-------+----------+---------------------------------------------+
; Port         ; Type  ; Severity ; Details                                     ;
+--------------+-------+----------+---------------------------------------------+
; width[1..0]  ; Input ; Info     ; Stuck at GND                                ;
; width[3]     ; Input ; Info     ; Stuck at GND                                ;
; width[2]     ; Input ; Info     ; Stuck at VCC                                ;
; height[1..0] ; Input ; Info     ; Stuck at GND                                ;
; height[3]    ; Input ; Info     ; Stuck at GND                                ;
; height[2]    ; Input ; Info     ; Stuck at VCC                                ;
+--------------+-------+----------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sprite_manager:sprite_manager"                                                                                                                                ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; x_paddle[7..5] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; x_paddle[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; x_paddle[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; x_ai[6..5]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; x_ai[3..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                         ;
; x_ai[7]        ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; x_ai[4]        ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; x_ai[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                         ;
; player_score   ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "player_score[4..4]" will be connected to GND. ;
; ai_score       ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "ai_score[4..4]" will be connected to GND.     ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system:system|controller:controller"                                                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; sel_y_paddle ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "sel_y_paddle[2..2]" have no fanouts              ;
; sel_y_ai     ; Output ; Warning  ; Output or bidir port (3 bits) is wider than the port expression (2 bits) it drives; bit(s) "sel_y_ai[2..2]" have no fanouts                  ;
; reset        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 164                         ;
;     ENA               ; 20                          ;
;     ENA SCLR          ; 16                          ;
;     ENA SLD           ; 28                          ;
;     SCLR              ; 27                          ;
;     plain             ; 73                          ;
; cycloneiii_lcell_comb ; 480                         ;
;     arith             ; 210                         ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 100                         ;
;     normal            ; 270                         ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 51                          ;
;         3 data inputs ; 47                          ;
;         4 data inputs ; 152                         ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Dec 06 16:07:07 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_xy_demo -c vga_xy_demo
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file verilog/controller_tb.v
    Info (12023): Found entity 1: controller_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/controller_tb.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system_uart_tb.v
    Info (12023): Found entity 1: system_uart_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/system_uart_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/uart_rx.v
    Info (12023): Found entity 1: UART_RX File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file verilog/vga_xy_controller.v
    Info (12023): Found entity 1: vga_xy_controller File: G:/My Drive/Logic Design FA21/VGA/verilog/vga_xy_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file verilog/sprite_rom.v
    Info (12023): Found entity 1: sprite_rom File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/hexdigit.v
    Info (12023): Found entity 1: hexdigit File: G:/My Drive/Logic Design FA21/VGA/verilog/hexdigit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/background_rom.v
    Info (12023): Found entity 1: background_rom File: G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/scoreboard.v
    Info (12023): Found entity 1: scoreboard File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/display_sprite.v
    Info (12023): Found entity 1: display_sprite File: G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/displayscoreboard.v
    Info (12023): Found entity 1: displayscoreboard File: G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/sprite_manager.v
    Info (12023): Found entity 1: sprite_manager File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/framerate_clock.v
    Info (12023): Found entity 1: framerate_clock File: G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock.v Line: 1
Warning (10229): Verilog HDL Expression warning at datapath.v(45): truncated literal to match 4 bits File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 45
Warning (10229): Verilog HDL Expression warning at datapath.v(48): truncated literal to match 4 bits File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file verilog/datapath.v
    Info (12023): Found entity 1: datapath File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/controller.v
    Info (12023): Found entity 1: controller File: G:/My Drive/Logic Design FA21/VGA/verilog/controller.v Line: 1
Warning (12019): Can't analyze file -- file verilog/hlsm_de2.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system.v
    Info (12023): Found entity 1: system File: G:/My Drive/Logic Design FA21/VGA/verilog/system.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file verilog/datapath_tb.v
    Info (12023): Found entity 1: datapath_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system_tb.v
    Info (12023): Found entity 1: system_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/system_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/scoreboard_tb.v
    Info (12023): Found entity 1: scoreboard_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/displayscoreboard_tb.v
    Info (12023): Found entity 1: displayscoreboard_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/display_sprite_tb.v
    Info (12023): Found entity 1: display_sprite_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/sprite_manager_tb.v
    Info (12023): Found entity 1: sprite_manager_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/framerate_clock_tb.v
    Info (12023): Found entity 1: framerate_clock_tb File: G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock_tb.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file verilog/system_de2.v
    Info (12023): Found entity 1: system_de2 File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(23): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 23
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(24): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 24
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(25): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 25
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(26): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 26
Warning (10222): Verilog HDL Parameter Declaration warning at UART_RX.v(27): Parameter Declaration in module "UART_RX" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 27
Info (12127): Elaborating entity "system_de2" for the top level hierarchy
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:UART_RX_Inst" File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 44
Warning (10230): Verilog HDL assignment warning at UART_RX.v(80): truncated value with size 32 to match size of target (16) File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 80
Warning (10230): Verilog HDL assignment warning at UART_RX.v(91): truncated value with size 32 to match size of target (16) File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 91
Warning (10230): Verilog HDL assignment warning at UART_RX.v(102): truncated value with size 32 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 102
Warning (10230): Verilog HDL assignment warning at UART_RX.v(120): truncated value with size 32 to match size of target (16) File: G:/My Drive/Logic Design FA21/VGA/verilog/UART_RX.v Line: 120
Info (12128): Elaborating entity "system" for hierarchy "system:system" File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 55
Info (12128): Elaborating entity "framerate_clock" for hierarchy "system:system|framerate_clock:clock" File: G:/My Drive/Logic Design FA21/VGA/verilog/system.v Line: 16
Warning (10230): Verilog HDL assignment warning at framerate_clock.v(11): truncated value with size 32 to match size of target (27) File: G:/My Drive/Logic Design FA21/VGA/verilog/framerate_clock.v Line: 11
Info (12128): Elaborating entity "controller" for hierarchy "system:system|controller:controller" File: G:/My Drive/Logic Design FA21/VGA/verilog/system.v Line: 60
Info (12128): Elaborating entity "datapath" for hierarchy "system:system|datapath:datapath" File: G:/My Drive/Logic Design FA21/VGA/verilog/system.v Line: 100
Warning (10230): Verilog HDL assignment warning at datapath.v(82): truncated value with size 8 to match size of target (7) File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 82
Warning (10230): Verilog HDL assignment warning at datapath.v(113): truncated value with size 32 to match size of target (4) File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 113
Warning (10230): Verilog HDL assignment warning at datapath.v(120): truncated value with size 32 to match size of target (4) File: G:/My Drive/Logic Design FA21/VGA/verilog/datapath.v Line: 120
Info (12128): Elaborating entity "sprite_manager" for hierarchy "sprite_manager:sprite_manager" File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 70
Info (12128): Elaborating entity "display_sprite" for hierarchy "sprite_manager:sprite_manager|display_sprite:ball" File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v Line: 29
Info (12128): Elaborating entity "sprite_rom" for hierarchy "sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite" File: G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v Line: 27
Warning (10230): Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4) File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at ball.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem Line: 1
Warning (10230): Verilog HDL assignment warning at ball.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem Line: 2
Warning (10230): Verilog HDL assignment warning at ball.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem Line: 3
Warning (10230): Verilog HDL assignment warning at ball.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/ball.mem Line: 4
Warning (10030): Net "mem.data_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Warning (10030): Net "mem.we_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Info (12128): Elaborating entity "display_sprite" for hierarchy "sprite_manager:sprite_manager|display_sprite:paddle" File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v Line: 41
Info (12128): Elaborating entity "sprite_rom" for hierarchy "sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite" File: G:/My Drive/Logic Design FA21/VGA/verilog/display_sprite.v Line: 27
Warning (10230): Verilog HDL assignment warning at sprite_rom.v(10): truncated value with size 32 to match size of target (4) File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 10
Warning (10850): Verilog HDL warning at sprite_rom.v(13): number of words (32) in memory file does not match the number of elements in the address range [0:15] File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 13
Warning (10230): Verilog HDL assignment warning at paddle.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 1
Warning (10230): Verilog HDL assignment warning at paddle.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 2
Warning (10230): Verilog HDL assignment warning at paddle.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 3
Warning (10230): Verilog HDL assignment warning at paddle.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 4
Warning (10230): Verilog HDL assignment warning at paddle.mem(5): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 5
Warning (10230): Verilog HDL assignment warning at paddle.mem(6): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 6
Warning (10230): Verilog HDL assignment warning at paddle.mem(7): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 7
Warning (10230): Verilog HDL assignment warning at paddle.mem(8): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/paddle.mem Line: 8
Warning (10030): Net "mem.data_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Warning (10030): Net "mem.we_a" at sprite_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Info (12128): Elaborating entity "displayscoreboard" for hierarchy "sprite_manager:sprite_manager|displayscoreboard:scoreboard" File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v Line: 69
Warning (10230): Verilog HDL assignment warning at displayscoreboard.v(14): truncated value with size 8 to match size of target (7) File: G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v Line: 14
Warning (10230): Verilog HDL assignment warning at displayscoreboard.v(17): truncated value with size 8 to match size of target (7) File: G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v Line: 17
Info (12128): Elaborating entity "scoreboard" for hierarchy "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player" File: G:/My Drive/Logic Design FA21/VGA/verilog/displayscoreboard.v Line: 31
Warning (10230): Verilog HDL assignment warning at scoreboard.v(9): truncated value with size 32 to match size of target (8) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 9
Warning (10230): Verilog HDL assignment warning at scoreboard.v(34): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 34
Warning (10230): Verilog HDL assignment warning at scoreboard.v(35): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 35
Warning (10230): Verilog HDL assignment warning at scoreboard.v(36): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 36
Warning (10230): Verilog HDL assignment warning at scoreboard.v(37): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 37
Warning (10230): Verilog HDL assignment warning at scoreboard.v(38): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 38
Warning (10230): Verilog HDL assignment warning at scoreboard.v(39): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 39
Warning (10230): Verilog HDL assignment warning at scoreboard.v(40): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 40
Warning (10230): Verilog HDL assignment warning at scoreboard.v(41): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 41
Warning (10230): Verilog HDL assignment warning at scoreboard.v(42): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 42
Warning (10230): Verilog HDL assignment warning at scoreboard.v(43): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 43
Warning (10030): Net "mem1.data_a" at scoreboard.v(11) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 11
Warning (10030): Net "mem1.waddr_a" at scoreboard.v(11) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 11
Warning (10030): Net "mem2.data_a" at scoreboard.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 12
Warning (10030): Net "mem2.waddr_a" at scoreboard.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 12
Warning (10030): Net "mem3.data_a" at scoreboard.v(13) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 13
Warning (10030): Net "mem3.waddr_a" at scoreboard.v(13) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 13
Warning (10030): Net "mem4.data_a" at scoreboard.v(14) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 14
Warning (10030): Net "mem4.waddr_a" at scoreboard.v(14) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 14
Warning (10030): Net "mem5.data_a" at scoreboard.v(15) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 15
Warning (10030): Net "mem5.waddr_a" at scoreboard.v(15) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 15
Warning (10030): Net "mem6.data_a" at scoreboard.v(16) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 16
Warning (10030): Net "mem6.waddr_a" at scoreboard.v(16) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 16
Warning (10030): Net "mem7.data_a" at scoreboard.v(17) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 17
Warning (10030): Net "mem7.waddr_a" at scoreboard.v(17) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 17
Warning (10030): Net "mem8.data_a" at scoreboard.v(18) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 18
Warning (10030): Net "mem8.waddr_a" at scoreboard.v(18) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 18
Warning (10030): Net "mem9.data_a" at scoreboard.v(19) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 19
Warning (10030): Net "mem9.waddr_a" at scoreboard.v(19) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 19
Warning (10030): Net "mem0.data_a" at scoreboard.v(20) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 20
Warning (10030): Net "mem0.waddr_a" at scoreboard.v(20) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 20
Warning (10030): Net "mem1.we_a" at scoreboard.v(11) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 11
Warning (10030): Net "mem2.we_a" at scoreboard.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 12
Warning (10030): Net "mem3.we_a" at scoreboard.v(13) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 13
Warning (10030): Net "mem4.we_a" at scoreboard.v(14) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 14
Warning (10030): Net "mem5.we_a" at scoreboard.v(15) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 15
Warning (10030): Net "mem6.we_a" at scoreboard.v(16) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 16
Warning (10030): Net "mem7.we_a" at scoreboard.v(17) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 17
Warning (10030): Net "mem8.we_a" at scoreboard.v(18) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 18
Warning (10030): Net "mem9.we_a" at scoreboard.v(19) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 19
Warning (10030): Net "mem0.we_a" at scoreboard.v(20) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 20
Info (12128): Elaborating entity "background_rom" for hierarchy "sprite_manager:sprite_manager|background_rom:background_rom" File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_manager.v Line: 76
Warning (10230): Verilog HDL assignment warning at background_rom.v(10): truncated value with size 32 to match size of target (15) File: G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v Line: 10
Warning (10230): Verilog HDL assignment warning at blank.mem(1): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 1
Warning (10230): Verilog HDL assignment warning at blank.mem(2): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 2
Warning (10230): Verilog HDL assignment warning at blank.mem(3): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 3
Warning (10230): Verilog HDL assignment warning at blank.mem(4): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 4
Warning (10230): Verilog HDL assignment warning at blank.mem(5): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 5
Warning (10230): Verilog HDL assignment warning at blank.mem(6): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 6
Warning (10230): Verilog HDL assignment warning at blank.mem(7): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 7
Warning (10230): Verilog HDL assignment warning at blank.mem(8): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 8
Warning (10230): Verilog HDL assignment warning at blank.mem(9): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 9
Warning (10230): Verilog HDL assignment warning at blank.mem(10): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 10
Warning (10230): Verilog HDL assignment warning at blank.mem(11): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 11
Warning (10230): Verilog HDL assignment warning at blank.mem(12): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 12
Warning (10230): Verilog HDL assignment warning at blank.mem(13): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 13
Warning (10230): Verilog HDL assignment warning at blank.mem(14): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 14
Warning (10230): Verilog HDL assignment warning at blank.mem(15): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 15
Warning (10230): Verilog HDL assignment warning at blank.mem(16): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 16
Warning (10230): Verilog HDL assignment warning at blank.mem(17): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 17
Warning (10230): Verilog HDL assignment warning at blank.mem(18): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 18
Warning (10230): Verilog HDL assignment warning at blank.mem(19): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 19
Warning (10230): Verilog HDL assignment warning at blank.mem(20): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 20
Warning (10230): Verilog HDL assignment warning at blank.mem(21): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 21
Warning (10230): Verilog HDL assignment warning at blank.mem(22): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 22
Warning (10230): Verilog HDL assignment warning at blank.mem(23): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 23
Warning (10230): Verilog HDL assignment warning at blank.mem(24): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 24
Warning (10230): Verilog HDL assignment warning at blank.mem(25): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 25
Warning (10230): Verilog HDL assignment warning at blank.mem(26): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 26
Warning (10230): Verilog HDL assignment warning at blank.mem(27): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 27
Warning (10230): Verilog HDL assignment warning at blank.mem(28): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 28
Warning (10230): Verilog HDL assignment warning at blank.mem(29): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 29
Warning (10230): Verilog HDL assignment warning at blank.mem(30): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 30
Warning (10230): Verilog HDL assignment warning at blank.mem(31): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 31
Warning (10230): Verilog HDL assignment warning at blank.mem(32): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 32
Warning (10230): Verilog HDL assignment warning at blank.mem(33): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 33
Warning (10230): Verilog HDL assignment warning at blank.mem(34): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 34
Warning (10230): Verilog HDL assignment warning at blank.mem(35): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 35
Warning (10230): Verilog HDL assignment warning at blank.mem(36): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 36
Warning (10230): Verilog HDL assignment warning at blank.mem(37): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 37
Warning (10230): Verilog HDL assignment warning at blank.mem(38): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 38
Warning (10230): Verilog HDL assignment warning at blank.mem(39): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 39
Warning (10230): Verilog HDL assignment warning at blank.mem(40): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 40
Warning (10230): Verilog HDL assignment warning at blank.mem(41): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 41
Warning (10230): Verilog HDL assignment warning at blank.mem(42): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 42
Warning (10230): Verilog HDL assignment warning at blank.mem(43): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 43
Warning (10230): Verilog HDL assignment warning at blank.mem(44): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 44
Warning (10230): Verilog HDL assignment warning at blank.mem(45): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 45
Warning (10230): Verilog HDL assignment warning at blank.mem(46): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 46
Warning (10230): Verilog HDL assignment warning at blank.mem(47): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 47
Warning (10230): Verilog HDL assignment warning at blank.mem(48): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 48
Warning (10230): Verilog HDL assignment warning at blank.mem(49): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 49
Warning (10230): Verilog HDL assignment warning at blank.mem(50): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 50
Warning (10230): Verilog HDL assignment warning at blank.mem(51): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 51
Warning (10230): Verilog HDL assignment warning at blank.mem(52): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 52
Warning (10230): Verilog HDL assignment warning at blank.mem(53): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 53
Warning (10230): Verilog HDL assignment warning at blank.mem(54): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 54
Warning (10230): Verilog HDL assignment warning at blank.mem(55): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 55
Warning (10230): Verilog HDL assignment warning at blank.mem(56): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 56
Warning (10230): Verilog HDL assignment warning at blank.mem(57): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 57
Warning (10230): Verilog HDL assignment warning at blank.mem(58): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 58
Warning (10230): Verilog HDL assignment warning at blank.mem(59): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 59
Warning (10230): Verilog HDL assignment warning at blank.mem(60): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 60
Warning (10230): Verilog HDL assignment warning at blank.mem(61): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 61
Warning (10230): Verilog HDL assignment warning at blank.mem(62): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 62
Warning (10230): Verilog HDL assignment warning at blank.mem(63): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 63
Warning (10230): Verilog HDL assignment warning at blank.mem(64): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 64
Warning (10230): Verilog HDL assignment warning at blank.mem(65): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 65
Warning (10230): Verilog HDL assignment warning at blank.mem(66): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 66
Warning (10230): Verilog HDL assignment warning at blank.mem(67): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 67
Warning (10230): Verilog HDL assignment warning at blank.mem(68): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 68
Warning (10230): Verilog HDL assignment warning at blank.mem(69): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 69
Warning (10230): Verilog HDL assignment warning at blank.mem(70): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 70
Warning (10230): Verilog HDL assignment warning at blank.mem(71): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 71
Warning (10230): Verilog HDL assignment warning at blank.mem(72): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 72
Warning (10230): Verilog HDL assignment warning at blank.mem(73): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 73
Warning (10230): Verilog HDL assignment warning at blank.mem(74): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 74
Warning (10230): Verilog HDL assignment warning at blank.mem(75): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 75
Warning (10230): Verilog HDL assignment warning at blank.mem(76): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 76
Warning (10230): Verilog HDL assignment warning at blank.mem(77): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 77
Warning (10230): Verilog HDL assignment warning at blank.mem(78): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 78
Warning (10230): Verilog HDL assignment warning at blank.mem(79): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 79
Warning (10230): Verilog HDL assignment warning at blank.mem(80): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 80
Warning (10230): Verilog HDL assignment warning at blank.mem(81): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 81
Warning (10230): Verilog HDL assignment warning at blank.mem(82): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 82
Warning (10230): Verilog HDL assignment warning at blank.mem(83): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 83
Warning (10230): Verilog HDL assignment warning at blank.mem(84): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 84
Warning (10230): Verilog HDL assignment warning at blank.mem(85): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 85
Warning (10230): Verilog HDL assignment warning at blank.mem(86): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 86
Warning (10230): Verilog HDL assignment warning at blank.mem(87): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 87
Warning (10230): Verilog HDL assignment warning at blank.mem(88): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 88
Warning (10230): Verilog HDL assignment warning at blank.mem(89): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 89
Warning (10230): Verilog HDL assignment warning at blank.mem(90): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 90
Warning (10230): Verilog HDL assignment warning at blank.mem(91): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 91
Warning (10230): Verilog HDL assignment warning at blank.mem(92): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 92
Warning (10230): Verilog HDL assignment warning at blank.mem(93): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 93
Warning (10230): Verilog HDL assignment warning at blank.mem(94): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 94
Warning (10230): Verilog HDL assignment warning at blank.mem(95): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 95
Warning (10230): Verilog HDL assignment warning at blank.mem(96): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 96
Warning (10230): Verilog HDL assignment warning at blank.mem(97): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 97
Warning (10230): Verilog HDL assignment warning at blank.mem(98): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 98
Warning (10230): Verilog HDL assignment warning at blank.mem(99): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 99
Warning (10230): Verilog HDL assignment warning at blank.mem(100): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 100
Warning (10230): Verilog HDL assignment warning at blank.mem(101): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 101
Warning (10230): Verilog HDL assignment warning at blank.mem(102): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 102
Warning (10230): Verilog HDL assignment warning at blank.mem(103): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 103
Warning (10230): Verilog HDL assignment warning at blank.mem(104): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 104
Warning (10230): Verilog HDL assignment warning at blank.mem(105): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 105
Warning (10230): Verilog HDL assignment warning at blank.mem(106): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 106
Warning (10230): Verilog HDL assignment warning at blank.mem(107): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 107
Warning (10230): Verilog HDL assignment warning at blank.mem(108): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 108
Warning (10230): Verilog HDL assignment warning at blank.mem(109): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 109
Warning (10230): Verilog HDL assignment warning at blank.mem(110): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 110
Warning (10230): Verilog HDL assignment warning at blank.mem(111): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 111
Warning (10230): Verilog HDL assignment warning at blank.mem(112): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 112
Warning (10230): Verilog HDL assignment warning at blank.mem(113): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 113
Warning (10230): Verilog HDL assignment warning at blank.mem(114): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 114
Warning (10230): Verilog HDL assignment warning at blank.mem(115): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 115
Warning (10230): Verilog HDL assignment warning at blank.mem(116): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 116
Warning (10230): Verilog HDL assignment warning at blank.mem(117): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 117
Warning (10230): Verilog HDL assignment warning at blank.mem(118): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 118
Warning (10230): Verilog HDL assignment warning at blank.mem(119): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 119
Warning (10230): Verilog HDL assignment warning at blank.mem(120): truncated value with size 4 to match size of target (3) File: G:/My Drive/Logic Design FA21/VGA/verilog/Sprites/blank.mem Line: 120
Warning (10030): Net "mem.data_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v Line: 12
Warning (10030): Net "mem.waddr_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v Line: 12
Warning (10030): Net "mem.we_a" at background_rom.v(12) has no driver or initial value, using a default initial value '0' File: G:/My Drive/Logic Design FA21/VGA/verilog/background_rom.v Line: 12
Info (12128): Elaborating entity "vga_xy_controller" for hierarchy "vga_xy_controller:vga_xy_controller" File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 86
Info (276014): Found 23 instances of uninferred RAM logic
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem1" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 11
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem2" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 12
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem3" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 13
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem4" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 14
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem5" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 15
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem6" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 16
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem7" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 17
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem8" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 18
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem9" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 19
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:ai|mem0" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 20
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem1" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 11
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem2" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 12
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem3" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 13
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem4" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 14
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem5" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 15
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem6" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 16
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem7" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 17
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem8" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 18
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem9" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 19
    Info (276004): RAM logic "sprite_manager:sprite_manager|displayscoreboard:scoreboard|scoreboard:player|mem0" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/scoreboard.v Line: 20
    Info (276004): RAM logic "sprite_manager:sprite_manager|display_sprite:ai|sprite_rom:sprite|mem" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
    Info (276004): RAM logic "sprite_manager:sprite_manager|display_sprite:paddle|sprite_rom:sprite|mem" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
    Info (276004): RAM logic "sprite_manager:sprite_manager|display_sprite:ball|sprite_rom:sprite|mem" is uninferred due to inappropriate RAM size File: G:/My Drive/Logic Design FA21/VGA/verilog/sprite_rom.v Line: 12
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram0_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram1_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram2_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram3_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram4_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram5_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram6_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram7_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram8_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (32) in the design file differs from memory depth (28) in the Memory Initialization File "G:/My Drive/Logic Design FA21/VGA/db/vga_xy_demo.ram9_scoreboard_74360d24.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "sprite_manager:sprite_manager|background_rom:background_rom|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 19200
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif
Info (12130): Elaborated megafunction instantiation "sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "sprite_manager:sprite_manager|background_rom:background_rom|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/vga_xy_demo.ram0_background_rom_ea4dfc53.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s981.tdf
    Info (12023): Found entity 1: altsyncram_s981 File: G:/My Drive/Logic Design FA21/VGA/db/altsyncram_s981.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: G:/My Drive/Logic Design FA21/VGA/db/decode_e8a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: G:/My Drive/Logic Design FA21/VGA/db/mux_0nb.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 8
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 12
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 17
    Warning (13410): Pin "HEX6[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX6[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 18
    Warning (13410): Pin "HEX7[0]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[1]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[2]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[3]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[4]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[5]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
    Warning (13410): Pin "HEX7[6]" is stuck at GND File: G:/My Drive/Logic Design FA21/VGA/verilog/system_de2.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (17049): 9 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file G:/My Drive/Logic Design FA21/VGA/output_files/vga_xy_demo.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 598 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 91 output pins
    Info (21061): Implemented 496 logic cells
    Info (21064): Implemented 9 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 274 warnings
    Info: Peak virtual memory: 4784 megabytes
    Info: Processing ended: Mon Dec 06 16:07:27 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/My Drive/Logic Design FA21/VGA/output_files/vga_xy_demo.map.smsg.


