<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2022.2 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="61" Path="/home/overman/dev/workspaces/vision/vision_system_hw_link/Hardware/binary_container_1.build/link/vivado/vpl/prj/prj.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="a807f95d60a74dd9b024353ecec7e1cd"/>
    <Option Name="Part" Val="xczu9eg-ffvb1156-2-e"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorGccInstallDirModelSim" Val=""/>
    <Option Name="SimulatorGccInstallDirQuesta" Val=""/>
    <Option Name="SimulatorGccInstallDirXcelium" Val=""/>
    <Option Name="SimulatorGccInstallDirVCS" Val=""/>
    <Option Name="SimulatorGccInstallDirRiviera" Val=""/>
    <Option Name="SimulatorGccInstallDirActiveHdl" Val=""/>
    <Option Name="SimulatorVersionXsim" Val="2022.2"/>
    <Option Name="SimulatorVersionModelSim" Val="2022.2"/>
    <Option Name="SimulatorVersionQuesta" Val="2022.2"/>
    <Option Name="SimulatorVersionXcelium" Val="21.09.009"/>
    <Option Name="SimulatorVersionVCS" Val="S-2021.09"/>
    <Option Name="SimulatorVersionRiviera" Val="2022.04"/>
    <Option Name="SimulatorVersionActiveHdl" Val="13.0"/>
    <Option Name="SimulatorGccVersionXsim" Val="6.2.0"/>
    <Option Name="SimulatorGccVersionModelSim" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionQuesta" Val="7.4.0"/>
    <Option Name="SimulatorGccVersionXcelium" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionVCS" Val="9.2.0"/>
    <Option Name="SimulatorGccVersionRiviera" Val="9.3.0"/>
    <Option Name="SimulatorGccVersionActiveHdl" Val="9.3.0"/>
    <Option Name="PreferredSimModel" Val="tlm"/>
    <Option Name="BoardPart" Val="xilinx.com:zcu102:part0:3.4"/>
    <Option Name="BoardPartRepoPaths" Val="$PPRDIR/../.local/hw_platform/board"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_image_thresholding_kernel01_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_image_thresholding_kernel00_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_gaussian_filter_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_remap_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_canny_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_threshold_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_fast_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../int/xo/ip_repo/xilinx_com_hls_sobel_accel_1_0"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../../../../../../tools/Xilinx/Vitis/2022.2/data/cache/xilinx"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../.local/hw_platform/ipcache"/>
    <Option Name="IPRepoPath" Val="$PPRDIR/../../../../../../../../../../../../tools/Xilinx/Vitis/2022.2/data/ip"/>
    <Option Name="IPOutputRepo" Val="/home/overman/dev/workspaces/vision/vision_system_hw_link/Hardware/.ipcache"/>
    <Option Name="IPDefaultOutputPath" Val="$PGENDIR/sources_1"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="EnableResourceEstimation" Val="FALSE"/>
    <Option Name="XPMLibraries" Val="XPM_CDC"/>
    <Option Name="XPMLibraries" Val="XPM_MEMORY"/>
    <Option Name="SimCompileState" Val="TRUE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSAVendor" Val="xilinx.com"/>
    <Option Name="DSABoardId" Val="xd"/>
    <Option Name="DSAName" Val="xilinx_zcu102_base_202220_1"/>
    <Option Name="DSAVersion" Val="202220.1"/>
    <Option Name="DSADefaultOutputType" Val="sd_card"/>
    <Option Name="DSADesignIntentServerManaged" Val="false"/>
    <Option Name="DSADesignIntentExternalHost" Val="false"/>
    <Option Name="DSADesignIntentEmbedded" Val="true"/>
    <Option Name="DSADesignIntentDatacenter" Val="false"/>
    <Option Name="WTXSimLaunchSim" Val="3"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="0"/>
    <Option Name="WTModelSimExportSim" Val="0"/>
    <Option Name="WTQuestaExportSim" Val="0"/>
    <Option Name="WTIesExportSim" Val="0"/>
    <Option Name="WTVcsExportSim" Val="0"/>
    <Option Name="WTRivieraExportSim" Val="0"/>
    <Option Name="WTActivehdlExportSim" Val="0"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="ToolFlow" Val="SDx"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
    <Option Name="DSAExtensible" Val="TRUE"/>
    <Option Name="ClassicSocBoot" Val="FALSE"/>
    <Option Name="LocalIPRepoLeafDirName" Val="ip_repo"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/bd/vitis_design/vitis_design.bd">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../.local/hw_platform/prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd"/>
          <Attr Name="ImportTime" Val="1677738168"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
        <CompFileExtendedInfo CompFileName="vitis_design.bd" FileRelPathName="ip/vitis_design_canny_accel_1_0/vitis_design_canny_accel_1_0.xci">
          <Proxy FileSetName="vitis_design_canny_accel_1_0"/>
        </CompFileExtendedInfo>
        <CompFileExtendedInfo CompFileName="vitis_design.bd" FileRelPathName="ip/vitis_design_gaussian_filter_accel_1_0/vitis_design_gaussian_filter_accel_1_0.xci">
          <Proxy FileSetName="vitis_design_gaussian_filter_accel_1_0"/>
        </CompFileExtendedInfo>
      </File>
      <File Path="$PGENDIR/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="vitis_design_wrapper"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PPRDIR/../output/vitis_design_ooc_copy.xdc">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="out_of_context"/>
          <Attr Name="ProcessingOrder" Val="EARLY"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1" RelGenDir="$PGENDIR/sim_1">
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="vitis_design_wrapper"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
      <Filter Type="Utils"/>
      <File Path="$PPRDIR/../scripts/impl_1/_full_init_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_init_pre.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;INIT_DESIGN;TCL.PRE"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_opt_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;OPT_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_opt_pre.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;OPT_DESIGN;TCL.PRE"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_place_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;PLACE_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_place_pre.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;PLACE_DESIGN;TCL.PRE"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_post_route_phys_opt_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;POST_ROUTE_PHYS_OPT_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_route_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;ROUTE_DESIGN;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_write_bitstream_post.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.POST"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/../scripts/impl_1/_full_write_bitstream_pre.tcl">
        <FileInfo>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
          <Attr Name="UsedInSteps" Val="impl_1;WRITE_BITSTREAM;TCL.PRE"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="vitis_design_canny_accel_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vitis_design_canny_accel_1_0" RelGenDir="$PGENDIR/vitis_design_canny_accel_1_0">
      <Config>
        <Option Name="TopModule" Val="vitis_design_canny_accel_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="vitis_design_gaussian_filter_accel_1_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/vitis_design_gaussian_filter_accel_1_0" RelGenDir="$PGENDIR/vitis_design_gaussian_filter_accel_1_0">
      <Config>
        <Option Name="TopModule" Val="vitis_design_gaussian_filter_accel_1_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="19">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="true" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022" CtrlBit="true">
        <ReportConfig DisplayName="synthesis_report" Name="synth_1_synth_synthesis_report_0" Spec="" RunStep="synth_design" ReportFile="vitis_design_wrapper.vds">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
      </ReportStrategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vitis_design_canny_accel_1_0_synth_1" Type="Ft3:Synth" SrcSet="vitis_design_canny_accel_1_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="vitis_design_canny_accel_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vitis_design_canny_accel_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vitis_design_canny_accel_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vitis_design_canny_accel_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-directive sdx_optimization_effort_high]]></Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vitis_design_gaussian_filter_accel_1_0_synth_1" Type="Ft3:Synth" SrcSet="vitis_design_gaussian_filter_accel_1_0" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="vitis_design_gaussian_filter_accel_1_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/vitis_design_gaussian_filter_accel_1_0_synth_1" IncludeInArchive="true" IsChild="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vitis_design_gaussian_filter_accel_1_0_synth_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vitis_design_gaussian_filter_accel_1_0_synth_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2022">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design">
          <Option Id="MoreOptsStr"><![CDATA[-directive sdx_optimization_effort_high]]></Option>
        </Step>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_1" SynthRun="synth_1" IncludeInArchive="true" IsChild="false" GenFullBitstream="false" AutoIncrementalDir="$PSRCDIR/utils_1/imports/impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design" PreStepTclHook="$PPRDIR/../scripts/impl_1/_full_init_pre.tcl" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_init_post.tcl"/>
        <Step Id="opt_design" PreStepTclHook="$PPRDIR/../scripts/impl_1/_full_opt_pre.tcl" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_opt_post.tcl"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design" PreStepTclHook="$PPRDIR/../scripts/impl_1/_full_place_pre.tcl" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_place_post.tcl"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_route_post.tcl"/>
        <Step Id="post_route_phys_opt_design" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_post_route_phys_opt_post.tcl"/>
        <Step Id="write_bitstream" PreStepTclHook="$PPRDIR/../scripts/impl_1/_full_write_bitstream_pre.tcl" PostStepTclHook="$PPRDIR/../scripts/impl_1/_full_write_bitstream_post.tcl"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022" CtrlBit="true">
        <ReportConfig DisplayName="implementation_log" Name="impl_1_route_implementation_log_0" Spec="" RunStep="route_design" ReportFile="vitis_design_wrapper.vdi">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_report_timing_summary_route_design_summary" Name="impl_report_timing_summary_route_design_summary" Spec="report_timing_summary" RunStep="route_design" ReportFile="vitis_design_wrapper_timing_summary_routed.rpt" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value="vitis_design_wrapper_timing_summary_routed.pb"/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value="vitis_design_wrapper_timing_summary_routed.rpx"/>
        </ReportConfig>
        <ReportConfig DisplayName="impl_report_timing_summary_post_route_phys_opt_design_summary" Name="impl_report_timing_summary_post_route_phys_opt_design_summary" Spec="report_timing_summary" RunStep="post_route_phys_opt_design" Version="1" Minor="0">
          <ReportConfigOption Name="dummy_option" Type="string"/>
          <ReportConfigOutputOption Name="pb" Type="string" Value=""/>
          <ReportConfigOutputOption Name="rpx" Type="string" Value=""/>
        </ReportConfig>
        <ReportConfig DisplayName="report_webtalk" Name="impl_1_bitstream_report_webtalk_0" Spec="" RunStep="write_bitstream" ReportFile="usage_statistics_webtalk.html">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
        <ReportConfig DisplayName="implementation_log" Name="impl_1_bitstream_implementation_log_0" Spec="" RunStep="write_bitstream" ReportFile="vitis_design_wrapper.vdi">
          <ReportConfigOption Name="dummy_option" Type="string"/>
        </ReportConfig>
      </ReportStrategy>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vitis_design_canny_accel_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="vitis_design_canny_accel_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vitis_design_canny_accel_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vitis_design_canny_accel_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vitis_design_canny_accel_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="vitis_design_gaussian_filter_accel_1_0_impl_1" Type="Ft2:EntireDesign" Part="xczu9eg-ffvb1156-2-e" ConstrsSet="vitis_design_gaussian_filter_accel_1_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="vitis_design_gaussian_filter_accel_1_0_synth_1" IncludeInArchive="false" IsChild="false" GenFullBitstream="true" AutoIncrementalDir="$PSRCDIR/utils_1/imports/vitis_design_gaussian_filter_accel_1_0_impl_1" AutoRQSDir="$PSRCDIR/utils_1/imports/vitis_design_gaussian_filter_accel_1_0_impl_1">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2022">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2022"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0"/>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1"/>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0"/>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1"/>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1"/>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
