
*** Running vivado
    with args -log Fulladder_Display.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Fulladder_Display.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Fulladder_Display.tcl -notrace
Command: synth_design -top Fulladder_Display -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 361.566 ; gain = 99.750
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fulladder_Display' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/Fulladder_Display.vhd:46]
INFO: [Synth 8-638] synthesizing module 'fourbits_adder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:46]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:28' bound to instance 'FA0' of component 'fulladder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:59]
INFO: [Synth 8-638] synthesizing module 'fulladder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fulladder' (1#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:36]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:28' bound to instance 'FA1' of component 'fulladder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:66]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:28' bound to instance 'FA2' of component 'fulladder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:73]
INFO: [Synth 8-3491] module 'fulladder' declared at 'C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fulladder.vhd:28' bound to instance 'FA3' of component 'fulladder' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'fourbits_adder' (2#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/imports/new/fourbits_adder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'BintoBCD' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/BINtoBCD.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'BintoBCD' (3#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/BINtoBCD.vhd:47]
INFO: [Synth 8-638] synthesizing module 'BCDto7SEG' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/BCDto7SEG.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'BCDto7SEG' (4#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/BCDto7SEG.vhd:53]
INFO: [Synth 8-638] synthesizing module 'DisplayDriver' [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/DisplayDriver.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/DisplayDriver.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'DisplayDriver' (5#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/DisplayDriver.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Fulladder_Display' (6#1) [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/Fulladder_Display.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.742 ; gain = 151.926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 413.742 ; gain = 151.926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/constrs_1/new/fulladder_display.xdc]
Finished Parsing XDC File [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/constrs_1/new/fulladder_display.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/constrs_1/new/fulladder_display.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Fulladder_Display_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Fulladder_Display_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 742.789 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element [13].Bin_Temp_reg was removed.  [C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.srcs/sources_1/new/BINtoBCD.vhd:56]
INFO: [Synth 8-5546] ROM "CLK" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 48    
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 13    
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 12    
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 36    
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fulladder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module BintoBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 48    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 13    
	               14 Bit    Registers := 13    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 36    
Module BCDto7SEG 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module DisplayDriver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Display_D/CLK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[0]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[6]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[7]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[7]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[8]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[9]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[10]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[0].BCD_reg[0]' (FD) to 'BtoBCD/[1].BCD_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[7]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[1]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[8]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[9]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[10]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[1].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].Bin_Temp_reg[13]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[0]' (FD) to 'BtoBCD/[1].BCD_reg[2]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[3]' (FD) to 'BtoBCD/[1].BCD_reg[2]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[2]' (FD) to 'BtoBCD/[1].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[5]' (FD) to 'BtoBCD/[1].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[4]' (FD) to 'BtoBCD/[1].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[7]' (FD) to 'BtoBCD/[1].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[6]' (FD) to 'BtoBCD/[1].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[9]' (FD) to 'BtoBCD/[1].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[8]' (FD) to 'BtoBCD/[1].BCD_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[11]' (FD) to 'BtoBCD/[1].BCD_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[10]' (FD) to 'BtoBCD/[1].BCD_reg[12]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[13]' (FD) to 'BtoBCD/[1].BCD_reg[12]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[12]' (FD) to 'BtoBCD/[1].BCD_reg[14]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[15]' (FD) to 'BtoBCD/[1].BCD_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[1].BCD_reg[14] )
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[2]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[8]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[9]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[9]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[10]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[11]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[12]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[2].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[9]' (FD) to 'BtoBCD/[3].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[3]' (FD) to 'BtoBCD/[3].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[10]' (FD) to 'BtoBCD/[3].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[3].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[3].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].Bin_Temp_reg[10]' (FD) to 'BtoBCD/[4].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].Bin_Temp_reg[4]' (FD) to 'BtoBCD/[4].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[4].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[4].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[5].Bin_Temp_reg[11]' (FD) to 'BtoBCD/[5].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[5].Bin_Temp_reg[5]' (FD) to 'BtoBCD/[5].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[5].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[5].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[6].Bin_Temp_reg[12]' (FD) to 'BtoBCD/[6].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[6].Bin_Temp_reg[6]' (FD) to 'BtoBCD/[6].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[7].Bin_Temp_reg[7]' (FD) to 'BtoBCD/[7].Bin_Temp_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[14]' (FD) to 'BtoBCD/[1].BCD_reg[1]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[1].BCD_reg[1]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[13]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[12]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[15]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[14]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].Bin_Temp_reg[13]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[1]' (FD) to 'BtoBCD/[2].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[0]' (FD) to 'BtoBCD/[2].BCD_reg[3]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[3]' (FD) to 'BtoBCD/[2].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[5]' (FD) to 'BtoBCD/[2].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[4]' (FD) to 'BtoBCD/[2].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[7]' (FD) to 'BtoBCD/[2].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[6]' (FD) to 'BtoBCD/[2].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[9]' (FD) to 'BtoBCD/[2].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[8]' (FD) to 'BtoBCD/[2].BCD_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[11]' (FD) to 'BtoBCD/[2].BCD_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[2].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[10]' (FD) to 'BtoBCD/[2].BCD_reg[2]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[2].BCD_reg[2]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[13]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[12]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[15]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[14]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].Bin_Temp_reg[13]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[1]' (FD) to 'BtoBCD/[3].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[0]' (FD) to 'BtoBCD/[3].BCD_reg[2]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[2]' (FD) to 'BtoBCD/[3].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[5]' (FD) to 'BtoBCD/[3].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[4]' (FD) to 'BtoBCD/[3].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[7]' (FD) to 'BtoBCD/[3].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[6]' (FD) to 'BtoBCD/[3].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[9]' (FD) to 'BtoBCD/[3].BCD_reg[8]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[8]' (FD) to 'BtoBCD/[3].BCD_reg[10]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[11]' (FD) to 'BtoBCD/[3].BCD_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[3].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[10]' (FD) to 'BtoBCD/[3].BCD_reg[3]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[3].BCD_reg[3]' (FD) to 'BtoBCD/[4].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[13]' (FD) to 'BtoBCD/[4].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[12]' (FD) to 'BtoBCD/[4].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[15]' (FD) to 'BtoBCD/[4].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[14]' (FD) to 'BtoBCD/[4].BCD_reg[0]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].Bin_Temp_reg[13]' (FD) to 'BtoBCD/[0].Bin_Temp_reg[13]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[1]' (FD) to 'BtoBCD/[4].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[0]' (FD) to 'BtoBCD/[4].BCD_reg[3]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[3]' (FD) to 'BtoBCD/[4].BCD_reg[5]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[2]' (FD) to 'BtoBCD/[4].BCD_reg[4]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[5]' (FD) to 'BtoBCD/[4].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[7]' (FD) to 'BtoBCD/[4].BCD_reg[6]'
INFO: [Synth 8-3886] merging instance 'BtoBCD/[4].BCD_reg[6]' (FD) to 'BtoBCD/[4].BCD_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[4].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[5].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[6].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[7].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[0].Bin_Temp_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[8].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[9].BCD_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[10].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[11].BCD_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[12].BCD_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[13].BCD_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BtoBCD/[13].BCD_reg[15] )
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[1].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[2].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[2].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[3].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[3].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[3].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[4].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[4].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[4].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[4].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[5].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[5].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[5].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[5].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[5].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[6].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[7].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[8]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[7]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[8].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[9]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[8]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[7]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[9].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[10]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[9]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[8]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[7]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[10].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[11]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[10]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[9]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[8]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[7]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[11].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[12]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[11]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[10]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[9]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[8]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[7]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[6]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[5]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[4]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[3]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[2]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[1]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[12].Bin_Temp_reg[0]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[0].Bin_Temp_reg[13]) is unused and will be removed from module Fulladder_Display.
WARNING: [Synth 8-3332] Sequential element (BtoBCD/[13].BCD_reg[15]) is unused and will be removed from module Fulladder_Display.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 742.789 ; gain = 480.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name       | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Fulladder_Display | BtoBCD/[11].BCD_reg[2] | 12     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|Fulladder_Display | BtoBCD/[12].BCD_reg[0] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Fulladder_Display | BtoBCD/[13].BCD_reg[0] | 14     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     7|
|5     |LUT3   |     7|
|6     |LUT4   |    10|
|7     |LUT5   |     6|
|8     |LUT6   |     8|
|9     |SRL16E |     5|
|10    |FDRE   |    40|
|11    |IBUF   |     9|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+------------+--------------+------+
|      |Instance    |Module        |Cells |
+------+------------+--------------+------+
|1     |top         |              |   108|
|2     |  BtoBCD    |BintoBCD      |    45|
|3     |  Display_D |DisplayDriver |    42|
+------+------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 757.520 ; gain = 166.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 757.520 ; gain = 495.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
154 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 757.520 ; gain = 507.926
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jorre/VivadoProjects/Fulladder_Display/Fulladder_Display.runs/synth_1/Fulladder_Display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Fulladder_Display_utilization_synth.rpt -pb Fulladder_Display_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 757.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Nov 22 16:07:31 2018...
