Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TestCPU_behav xil_defaultlib.TestCPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3823] variable 'a' might have multiple concurrent drivers [C:/Users/Joshua/Desktop/Programming/uni/es2e3/littlemancomputer/littlemancomputer.srcs/sim_1/new/TestCPU.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.TestCPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestCPU_behav
