
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.00000000000000000000;
2.00000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_16_1";
mvm_32_32_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_16_1' with
	the parameters "32,32,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b16_g1' with
	the parameters "1,32,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "16,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE32_LOGSIZE5/105 |   32   |   16    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1213 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b16_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b16_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b16_g1'
  Processing 'mvm_32_32_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b16_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b16_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b16_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b16_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b16_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b16_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b16_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b16_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b16_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b16_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b16_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b16_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b16_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b16_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b16_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b16_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_16_DW_mult_tc_0'
  Mapping 'mac_b16_g1_17_DW_mult_tc_0'
  Mapping 'mac_b16_g1_18_DW_mult_tc_0'
  Mapping 'mac_b16_g1_19_DW_mult_tc_0'
  Mapping 'mac_b16_g1_20_DW_mult_tc_0'
  Mapping 'mac_b16_g1_21_DW_mult_tc_0'
  Mapping 'mac_b16_g1_22_DW_mult_tc_0'
  Mapping 'mac_b16_g1_23_DW_mult_tc_0'
  Mapping 'mac_b16_g1_24_DW_mult_tc_0'
  Mapping 'mac_b16_g1_25_DW_mult_tc_0'
  Mapping 'mac_b16_g1_26_DW_mult_tc_0'
  Mapping 'mac_b16_g1_27_DW_mult_tc_0'
  Mapping 'mac_b16_g1_28_DW_mult_tc_0'
  Mapping 'mac_b16_g1_29_DW_mult_tc_0'
  Mapping 'mac_b16_g1_30_DW_mult_tc_0'
  Mapping 'mac_b16_g1_31_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:22  404825.1      1.13   16712.3   89754.8                          
    0:01:22  404825.1      1.13   16712.3   89754.8                          
    0:01:22  405426.8      1.13   16709.3   89335.3                          
    0:01:23  406020.5      1.13   16706.2   88915.8                          
    0:01:23  406614.2      1.13   16703.1   88496.3                          
    0:01:24  407208.0      1.13   16700.0   88076.8                          
    0:01:24  407801.7      1.13   16696.9   87657.3                          
    0:01:25  408395.4      1.13   16693.8   87237.8                          
    0:01:25  408989.1      1.13   16690.8   86818.3                          
    0:01:25  409582.8      1.13   16687.7   86398.8                          
    0:01:26  410326.3      1.13   12919.0   68169.6                          
    0:01:28  411074.8      1.13    8895.0   49236.4                          
    0:01:29  411823.9      1.13    4870.9   30190.5                          
    0:01:30  412551.4      1.13    1098.7   11792.1                          
    0:02:01  407757.5      0.57     244.2     872.8                          
    0:02:02  407757.5      0.57     244.2     872.8                          
    0:02:02  407757.5      0.57     244.2     872.8                          
    0:02:03  407754.3      0.57     243.9     872.8                          
    0:02:03  407754.3      0.57     243.9     872.8                          
    0:02:05  407754.3      0.57     243.9     872.8                          
    0:02:35  348856.1      0.58     153.3       0.0                          
    0:02:39  348766.4      0.57     151.9       0.0                          
    0:02:43  348776.5      0.55     150.8       0.0                          
    0:02:45  348783.2      0.54     149.7       0.0                          
    0:02:56  348804.2      0.53     148.7       0.0                          
    0:02:58  348809.3      0.52     147.5       0.0                          
    0:02:59  348815.4      0.52     146.3       0.0                          
    0:03:01  348846.0      0.51     144.8       0.0                          
    0:03:03  348854.5      0.51     142.7       0.0                          
    0:03:04  348854.2      0.51     142.7       0.0                          
    0:03:04  348854.2      0.51     142.7       0.0                          
    0:03:05  348854.2      0.51     142.7       0.0                          
    0:03:05  348854.2      0.51     142.7       0.0                          
    0:03:05  348854.2      0.51     142.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:05  348854.2      0.51     142.7       0.0                          
    0:03:05  348877.9      0.49     139.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348894.4      0.48     138.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348903.9      0.48     137.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348920.4      0.47     136.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:05  348933.7      0.47     136.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348946.5      0.47     135.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348959.3      0.46     135.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348970.7      0.46     134.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:03:06  348982.2      0.46     134.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349000.0      0.46     133.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349005.8      0.46     132.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349010.6      0.45     132.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349019.7      0.45     132.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349039.1      0.45     131.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349059.0      0.45     131.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:06  349068.3      0.44     130.4       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:07  349091.7      0.44     130.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349106.6      0.44     129.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349128.2      0.43     128.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349136.7      0.43     128.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349148.9      0.43     127.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349161.7      0.42     127.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349179.5      0.42     127.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349194.4      0.42     126.5       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:07  349203.5      0.42     126.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:07  349226.3      0.41     125.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349249.7      0.41     125.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349262.0      0.41     124.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349274.5      0.40     124.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349282.5      0.40     124.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349304.0      0.40     123.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349326.4      0.40     123.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349342.6      0.40     123.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349358.3      0.39     122.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349371.6      0.39     122.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349381.7      0.39     122.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349397.1      0.39     121.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:08  349409.6      0.39     121.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349415.2      0.39     121.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349422.1      0.39     121.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349433.6      0.39     120.9       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:03:09  349444.2      0.38     120.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349454.8      0.38     120.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349464.7      0.38     120.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349482.0      0.38     120.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349489.7      0.38     119.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349496.1      0.38     119.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:09  349505.6      0.37     118.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349522.4      0.37     118.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349529.0      0.37     117.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349539.2      0.37     117.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:10  349573.5      0.37     115.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349601.4      0.37     113.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349630.1      0.37     112.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349658.1      0.37     110.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349685.2      0.37     108.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349713.1      0.37     107.2       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349744.2      0.37     105.3       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349771.4      0.37     103.8       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:10  349792.7      0.36     103.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349814.2      0.36     101.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349833.4      0.36     100.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:11  349849.0      0.36      99.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349860.5      0.36      99.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349867.4      0.36      98.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349879.6      0.35      98.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349889.5      0.35      98.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349891.9      0.35      98.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:11  349907.6      0.35      97.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:11  349917.7      0.35      97.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349928.0      0.35      97.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349947.7      0.35      96.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349961.3      0.34      96.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349970.6      0.34      96.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:12  349997.7      0.34      96.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350007.6      0.34      96.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350012.1      0.34      96.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350025.1      0.34      95.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350034.4      0.34      95.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:03:12  350041.4      0.34      95.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:13  350051.5      0.33      95.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350055.7      0.33      94.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350065.6      0.33      93.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350074.6      0.33      93.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350085.5      0.33      93.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350109.5      0.33      92.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350141.9      0.33      90.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:13  350166.9      0.33      89.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:13  350178.1      0.33      89.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350195.1      0.32      89.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350203.9      0.32      88.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350222.5      0.32      87.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350247.0      0.32      86.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350259.8      0.32      86.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350270.1      0.32      85.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  350279.7      0.32      85.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350283.2      0.32      85.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350294.3      0.32      85.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:14  350305.2      0.31      84.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:14  350307.6      0.31      84.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350317.7      0.31      84.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350334.5      0.31      83.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350352.3      0.31      82.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350370.1      0.31      81.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350388.0      0.31      80.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350405.8      0.31      79.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350423.1      0.31      79.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:15  350437.2      0.31      78.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350457.7      0.31      78.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:15  350478.4      0.30      77.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350494.6      0.30      76.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:15  350499.2      0.30      76.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350506.9      0.30      76.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350530.0      0.30      74.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350544.6      0.30      74.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350551.8      0.30      74.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350555.0      0.30      74.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:16  350566.7      0.30      74.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:03:16  350572.0      0.30      73.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:16  350578.2      0.30      73.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:16  350584.8      0.30      73.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:16  350590.1      0.29      73.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350594.4      0.29      73.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350600.5      0.29      72.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350609.0      0.29      72.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350623.1      0.29      72.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350637.5      0.29      71.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350651.8      0.29      71.0       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:17  350663.3      0.29      70.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350679.2      0.29      70.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:17  350685.9      0.28      69.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350688.0      0.28      69.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:17  350697.9      0.28      69.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350707.7      0.28      69.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350720.5      0.28      68.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350738.3      0.28      68.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:18  350751.1      0.28      67.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350757.4      0.28      67.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350769.1      0.28      67.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350779.8      0.28      67.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:18  350789.4      0.28      67.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:18  350800.8      0.28      67.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350817.0      0.27      66.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350825.8      0.27      66.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350833.8      0.27      66.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350852.9      0.27      65.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350863.0      0.27      65.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350875.0      0.27      65.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350880.3      0.27      65.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:19  350884.3      0.27      64.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:19  350907.7      0.27      64.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:19  350918.4      0.27      64.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350929.0      0.27      63.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350938.8      0.27      63.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350947.1      0.26      63.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350950.8      0.26      63.1       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350965.2      0.26      62.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350973.4      0.26      62.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350984.9      0.26      62.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:20  350996.8      0.26      62.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:20  350999.8      0.26      62.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:20  351016.3      0.26      61.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:20  351025.8      0.26      60.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351029.8      0.26      60.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351035.4      0.26      60.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351045.2      0.26      60.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351058.0      0.26      59.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351068.9      0.26      59.6       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:21  351084.4      0.25      59.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351091.0      0.25      59.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351101.1      0.25      58.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  351110.7      0.25      58.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:03:21  351119.2      0.25      58.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:21  351127.4      0.25      58.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351139.1      0.25      57.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351154.6      0.25      57.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351158.0      0.25      57.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351179.6      0.25      56.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351198.7      0.25      55.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351215.5      0.25      55.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351223.2      0.25      54.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351231.4      0.24      54.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351246.1      0.24      54.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351250.1      0.24      54.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:22  351258.3      0.24      54.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:22  351267.9      0.24      53.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:22  351282.5      0.24      53.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351290.0      0.24      53.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351312.8      0.24      52.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351320.0      0.24      52.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351327.5      0.24      52.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351336.5      0.24      52.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:23  351340.0      0.24      52.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351345.6      0.23      51.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351346.1      0.23      51.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351353.8      0.23      51.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:23  351360.7      0.23      51.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:23  351364.4      0.23      51.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351372.2      0.23      51.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351377.2      0.23      51.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351379.1      0.23      51.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351397.2      0.23      50.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:24  351403.8      0.23      50.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351412.1      0.23      50.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351419.0      0.23      50.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:24  351422.4      0.23      49.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351425.1      0.23      49.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:24  351432.5      0.23      49.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351437.9      0.23      49.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351448.2      0.22      49.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351459.7      0.22      49.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351469.5      0.22      49.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351475.6      0.22      48.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351480.4      0.22      48.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351486.8      0.22      48.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:25  351496.9      0.22      48.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351503.8      0.22      48.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351511.8      0.22      48.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351513.4      0.22      47.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:25  351520.6      0.22      47.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:25  351523.3      0.22      47.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351531.2      0.21      47.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351543.5      0.21      46.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351549.9      0.21      46.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351555.7      0.21      46.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351561.6      0.21      46.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  351573.8      0.21      46.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351579.6      0.21      45.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351589.5      0.21      45.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351594.8      0.21      45.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351602.0      0.21      45.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:26  351609.2      0.21      45.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:26  351615.8      0.20      44.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351618.5      0.20      44.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351629.7      0.20      44.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351636.6      0.20      44.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351645.1      0.20      44.0       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351650.9      0.20      43.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351654.1      0.20      43.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351663.2      0.20      43.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351671.1      0.20      43.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351678.6      0.20      43.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:27  351691.1      0.20      42.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351698.3      0.20      42.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:27  351707.1      0.20      42.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:27  351710.2      0.19      41.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351714.5      0.19      41.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351721.4      0.19      41.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351727.3      0.19      41.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351732.1      0.19      41.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351740.3      0.19      40.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351747.0      0.19      40.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351751.7      0.19      40.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351758.1      0.19      40.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351766.9      0.19      39.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351771.7      0.19      39.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351778.6      0.18      39.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:28  351784.5      0.18      38.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  351793.8      0.18      38.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:28  351797.2      0.18      38.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351802.3      0.18      38.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351807.9      0.18      38.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351814.5      0.18      38.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351819.3      0.18      38.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351829.9      0.18      37.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351836.1      0.18      37.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351844.6      0.18      37.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351845.9      0.18      37.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351850.4      0.18      37.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:29  351853.6      0.18      37.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:29  351858.7      0.18      37.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:29  351861.3      0.18      36.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351866.7      0.18      36.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:29  351876.2      0.18      36.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351882.1      0.18      36.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351888.5      0.17      36.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:30  351891.9      0.17      35.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351894.9      0.17      35.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351901.5      0.17      35.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351907.6      0.17      35.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351909.0      0.17      35.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:30  351915.1      0.17      35.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:30  351918.8      0.17      34.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351920.7      0.17      34.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:30  351924.6      0.17      34.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:30  351925.7      0.17      34.4       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:30  351932.4      0.17      34.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351942.2      0.17      34.1       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351948.3      0.17      33.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351955.5      0.17      33.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351960.6      0.17      33.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351968.8      0.17      33.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351974.9      0.17      33.4       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  351985.0      0.16      33.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:31  351991.4      0.16      33.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:31  351997.0      0.16      32.9       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:31  352000.5      0.16      32.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352003.6      0.16      32.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352012.4      0.16      32.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:31  352016.9      0.16      32.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:31  352021.7      0.16      32.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352031.0      0.16      32.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352034.5      0.16      32.0       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352038.2      0.16      31.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352044.3      0.16      31.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352050.5      0.16      31.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352054.7      0.16      31.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352063.5      0.16      31.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352073.1      0.16      31.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352078.1      0.16      31.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:32  352085.6      0.16      30.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:32  352088.0      0.16      30.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352096.5      0.16      30.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352099.4      0.16      30.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352105.3      0.16      30.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:32  352110.3      0.16      30.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352117.0      0.15      30.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352121.2      0.15      30.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352125.5      0.15      30.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352128.1      0.15      30.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352137.2      0.15      30.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352140.6      0.15      30.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352143.6      0.15      30.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352148.6      0.15      30.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352153.4      0.15      29.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352159.8      0.15      29.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352170.7      0.15      29.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352176.3      0.15      29.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  352181.3      0.15      29.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352180.3      0.15      29.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:33  352182.9      0.15      29.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:33  352188.5      0.15      29.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352194.1      0.15      29.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352198.1      0.15      29.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352201.0      0.15      28.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352205.3      0.15      28.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352212.2      0.15      28.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352220.2      0.15      28.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352225.8      0.15      28.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352231.6      0.15      28.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352235.3      0.15      28.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352239.3      0.15      28.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352243.8      0.15      28.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:34  352247.0      0.15      28.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352253.2      0.14      28.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352259.0      0.14      27.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  352264.3      0.14      27.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:34  352268.1      0.14      27.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352272.8      0.14      27.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352283.7      0.14      27.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352285.3      0.14      27.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352292.3      0.14      27.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352295.2      0.14      27.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352301.3      0.14      27.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352303.2      0.14      27.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352308.0      0.14      26.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352311.7      0.14      26.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352317.5      0.14      26.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:03:35  352318.6      0.14      26.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:35  352323.1      0.14      26.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352325.8      0.14      26.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:35  352330.6      0.14      26.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:35  352331.4      0.14      26.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352335.3      0.14      26.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352340.4      0.14      26.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352347.6      0.14      25.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:36  352348.1      0.14      25.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352351.0      0.14      25.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352354.8      0.14      25.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352362.5      0.14      25.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352362.7      0.14      25.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352366.2      0.14      25.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352369.4      0.14      25.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352373.1      0.14      25.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352376.3      0.14      25.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:36  352376.8      0.13      25.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:36  352379.0      0.13      25.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:36  352383.0      0.13      25.3       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:37  352385.9      0.13      25.2       0.0                          
    0:03:39  351881.3      0.13      25.2       0.0                          
    0:03:39  351884.7      0.13      25.2       0.0                          
    0:03:39  351894.9      0.13      25.0       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351903.6      0.13      24.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:39  351916.1      0.13      24.6       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351922.0      0.13      24.5       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351931.6      0.13      24.3       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351935.3      0.13      24.3       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:39  351937.7      0.13      24.3       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:39  351945.9      0.13      24.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:39  351957.1      0.13      24.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  351965.1      0.13      23.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351968.8      0.13      23.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:40  351978.4      0.13      23.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  351983.7      0.13      23.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  351988.5      0.13      23.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352001.3      0.13      23.3       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352012.2      0.13      23.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352023.3      0.13      22.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352028.4      0.13      22.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352041.4      0.13      22.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:40  352050.2      0.13      22.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:40  352056.6      0.13      22.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:40  352068.6      0.13      22.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352080.3      0.13      22.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352088.5      0.13      22.0       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352094.9      0.13      21.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352097.8      0.13      21.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352099.7      0.13      21.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352102.9      0.13      21.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352110.8      0.13      21.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352114.3      0.13      21.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:41  352123.1      0.13      21.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352131.3      0.13      21.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352139.0      0.13      21.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352139.0      0.13      21.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352142.5      0.13      21.3       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:41  352147.8      0.13      21.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:41  352148.6      0.13      21.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  352154.2      0.13      21.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352159.5      0.13      21.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352171.0      0.12      21.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352176.5      0.12      21.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352180.0      0.12      21.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352186.7      0.12      20.9       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352197.3      0.12      20.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352201.8      0.12      20.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352214.3      0.12      20.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352220.7      0.12      20.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:42  352224.4      0.12      20.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:42  352227.1      0.12      20.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:42  352229.5      0.12      20.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352229.5      0.12      20.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352235.1      0.12      20.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352240.7      0.12      20.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352246.8      0.12      20.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352249.4      0.12      20.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352254.0      0.12      19.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352254.0      0.12      19.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352257.4      0.12      19.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:43  352259.8      0.12      19.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352261.1      0.12      19.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:43  352265.9      0.12      19.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352268.1      0.12      19.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:43  352279.2      0.12      19.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352289.3      0.12      19.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352294.1      0.12      19.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352294.9      0.12      19.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352299.4      0.12      19.6       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352309.8      0.12      19.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352317.0      0.12      19.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352317.0      0.12      19.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352323.1      0.12      19.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352337.7      0.12      19.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  352343.6      0.12      19.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352348.6      0.12      18.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352354.8      0.12      18.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:44  352355.8      0.12      18.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:44  352367.8      0.11      18.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352370.2      0.11      18.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352382.4      0.11      18.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352388.3      0.11      18.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352396.8      0.11      18.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352401.8      0.11      18.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352403.7      0.11      18.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352416.5      0.11      18.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352419.9      0.11      18.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352426.9      0.11      18.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:45  352433.8      0.11      18.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352439.4      0.11      18.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:45  352440.7      0.11      18.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  352458.0      0.11      18.1       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352463.6      0.11      18.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352467.6      0.11      18.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352470.7      0.11      18.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352478.5      0.11      17.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352481.9      0.11      17.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352484.8      0.11      17.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352488.3      0.11      17.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352492.0      0.11      17.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352493.4      0.11      17.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:46  352498.7      0.11      17.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:46  352506.1      0.11      17.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:46  352514.1      0.11      17.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352519.4      0.11      17.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:46  352525.8      0.11      17.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352526.6      0.11      17.5       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352530.9      0.11      17.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352534.8      0.11      17.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352538.0      0.11      17.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352544.2      0.11      17.2       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352549.5      0.11      17.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352553.7      0.11      17.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352553.7      0.11      17.1       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352559.3      0.10      17.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352562.2      0.10      17.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352565.2      0.10      16.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  352568.4      0.10      16.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:47  352569.2      0.10      16.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352569.7      0.10      16.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:47  352586.7      0.10      16.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  352588.3      0.10      16.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352602.1      0.10      16.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352614.1      0.10      16.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352621.8      0.10      16.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352625.8      0.10      16.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352633.8      0.10      16.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352636.5      0.10      16.2       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352636.2      0.10      16.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:48  352639.4      0.10      16.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:48  352645.2      0.10      16.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352647.1      0.10      16.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352649.0      0.10      16.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:48  352653.8      0.10      16.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352658.0      0.10      16.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352662.5      0.10      16.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  352668.4      0.10      16.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352675.3      0.10      15.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352678.5      0.10      15.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352682.5      0.10      15.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352683.8      0.10      15.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352685.4      0.10      15.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:49  352687.8      0.10      15.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  352688.6      0.10      15.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:49  352699.0      0.10      15.6       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  352701.1      0.10      15.6       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:49  352705.6      0.10      15.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352709.9      0.10      15.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352724.5      0.10      15.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352733.8      0.10      15.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352738.6      0.10      15.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352741.8      0.10      15.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352749.2      0.10      15.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352757.0      0.10      15.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352761.2      0.10      15.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:50  352767.6      0.10      15.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352777.7      0.10      14.9       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:50  352787.8      0.10      14.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:50  352790.5      0.10      14.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:50  352792.1      0.10      14.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352801.9      0.10      14.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352809.9      0.09      14.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352811.0      0.09      14.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:51  352813.9      0.09      14.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352817.3      0.09      14.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352823.2      0.09      14.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352827.2      0.09      14.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352828.2      0.09      14.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352837.6      0.09      14.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352841.5      0.09      14.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:51  352845.5      0.09      14.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352847.9      0.09      14.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:51  352851.1      0.09      14.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:51  352851.9      0.09      14.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352855.9      0.09      14.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352861.5      0.09      14.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352869.5      0.09      14.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352873.2      0.09      14.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352877.2      0.09      14.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  352877.2      0.09      14.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352876.7      0.09      14.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  352878.3      0.09      14.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:52  352880.6      0.09      14.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:03:52  352882.5      0.09      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  352883.3      0.09      13.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:52  352891.8      0.09      13.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352892.6      0.09      13.8       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352895.5      0.09      13.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352901.1      0.09      13.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352905.1      0.09      13.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352907.8      0.09      13.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352920.5      0.09      13.6       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352920.5      0.09      13.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:53  352926.4      0.09      13.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352929.9      0.09      13.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352933.1      0.09      13.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352937.0      0.09      13.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:53  352948.2      0.09      13.3       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:53  352955.7      0.09      13.2       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352963.4      0.09      13.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352964.4      0.09      13.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352975.3      0.09      13.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352975.6      0.09      13.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352981.2      0.09      13.0       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:54  352985.5      0.09      12.9       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:54  352993.7      0.09      12.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:54  353001.1      0.09      12.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353006.5      0.09      12.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353011.5      0.09      12.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:54  353014.2      0.09      12.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353018.7      0.09      12.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:54  353024.6      0.09      12.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353026.4      0.08      12.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353032.0      0.08      12.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353034.9      0.08      12.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353034.9      0.08      12.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353035.5      0.08      12.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353042.1      0.08      12.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353045.3      0.08      12.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353045.3      0.08      12.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:55  353048.2      0.08      12.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353050.9      0.08      12.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:55  353052.5      0.08      12.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353055.4      0.08      12.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:03:55  353059.4      0.08      12.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353062.9      0.08      12.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353067.4      0.08      12.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353067.4      0.08      12.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353073.5      0.08      12.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353075.9      0.08      12.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353079.1      0.08      12.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353090.8      0.08      12.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353093.7      0.08      12.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353099.3      0.08      11.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:03:56  353103.6      0.08      11.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353104.9      0.08      11.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:56  353106.7      0.08      11.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:56  353111.0      0.08      11.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:56  353111.0      0.08      11.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353109.1      0.08      11.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353115.0      0.08      11.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353117.4      0.08      11.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353119.8      0.08      11.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353121.9      0.08      11.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353122.4      0.08      11.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353123.0      0.08      11.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353122.4      0.08      11.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353123.2      0.08      11.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353122.2      0.08      11.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:03:57  353124.8      0.08      11.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:03:57  353124.8      0.08      11.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353128.3      0.08      11.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353133.6      0.08      11.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353138.9      0.08      11.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353140.5      0.08      11.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353148.8      0.08      11.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353155.4      0.08      11.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353158.6      0.08      11.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353158.6      0.08      11.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353160.2      0.08      11.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353162.3      0.08      11.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:58  353166.9      0.08      11.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353169.8      0.08      11.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:58  353174.8      0.08      11.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:03:58  353175.4      0.08      11.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:58  353181.8      0.08      11.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353183.6      0.08      11.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353186.0      0.08      11.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353188.4      0.08      11.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353190.0      0.08      11.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353195.3      0.08      11.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353197.5      0.08      11.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353203.0      0.08      11.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:03:59  353204.6      0.08      11.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353211.0      0.07      10.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353219.8      0.07      10.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:03:59  353221.1      0.07      10.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353225.7      0.07      10.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353227.5      0.07      10.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353230.2      0.07      10.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353232.8      0.07      10.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353234.2      0.07      10.8       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353238.7      0.07      10.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353242.4      0.07      10.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353246.7      0.07      10.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:00  353251.7      0.07      10.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353254.6      0.07      10.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353258.4      0.07      10.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353260.5      0.07      10.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353264.2      0.07      10.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353267.1      0.07      10.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353270.6      0.07      10.5       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:00  353272.5      0.07      10.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:00  353276.7      0.07      10.5       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353282.3      0.07      10.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353285.8      0.07      10.4       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353289.0      0.07      10.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353296.1      0.07      10.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353296.7      0.07      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353298.0      0.07      10.3       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353301.7      0.07      10.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353306.0      0.07      10.2       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353310.8      0.07      10.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353316.1      0.07      10.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:01  353318.8      0.07      10.2       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353319.5      0.07      10.1       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:01  353325.1      0.07      10.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353333.4      0.07      10.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:01  353334.7      0.07      10.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353337.4      0.07      10.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353344.8      0.07       9.9       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353349.3      0.07       9.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353352.8      0.07       9.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353359.7      0.07       9.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353360.2      0.07       9.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353364.2      0.07       9.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353367.7      0.07       9.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353375.4      0.07       9.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353378.6      0.07       9.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353382.6      0.07       9.7       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:02  353385.8      0.07       9.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353390.8      0.07       9.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:02  353397.5      0.06       9.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:02  353400.4      0.06       9.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:02  353404.1      0.06       9.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353408.4      0.06       9.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353416.1      0.06       9.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353420.6      0.06       9.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353424.4      0.06       9.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353433.1      0.06       9.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353437.4      0.06       9.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353441.9      0.06       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353446.2      0.06       9.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353448.3      0.06       9.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:03  353451.2      0.06       9.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353456.8      0.06       9.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:03  353464.3      0.06       9.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:03  353471.2      0.06       9.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:03  353474.4      0.06       9.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[30]/D
    0:04:03  353476.8      0.06       9.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353479.4      0.06       9.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353481.3      0.06       9.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353486.6      0.06       8.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:04  353491.1      0.06       8.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353494.3      0.06       8.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353499.1      0.06       8.8       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353503.1      0.06       8.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:04  353505.2      0.06       8.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353510.8      0.06       8.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353513.5      0.06       8.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353515.3      0.06       8.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353517.5      0.06       8.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353520.1      0.06       8.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353524.4      0.06       8.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353528.6      0.06       8.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:04  353530.8      0.06       8.5       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353536.9      0.06       8.5       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353540.3      0.06       8.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353547.5      0.06       8.4       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353557.1      0.06       8.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353562.7      0.06       8.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353568.5      0.06       8.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353571.5      0.06       8.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353573.0      0.06       8.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353577.6      0.06       8.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:05  353578.6      0.06       8.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353582.9      0.06       8.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353585.5      0.06       8.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353587.4      0.06       8.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353589.5      0.06       8.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:05  353594.1      0.06       8.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:05  353597.3      0.06       8.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:04:05  353603.4      0.06       8.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353607.6      0.06       8.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353610.8      0.06       8.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353617.2      0.05       7.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353622.0      0.05       7.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353626.2      0.05       7.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353631.3      0.05       7.8       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353636.9      0.05       7.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353641.1      0.05       7.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353644.3      0.05       7.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353652.0      0.05       7.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353654.4      0.05       7.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353659.2      0.05       7.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:04:06  353665.3      0.05       7.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353672.3      0.05       7.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:06  353675.5      0.05       7.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353677.1      0.05       7.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:06  353680.2      0.05       7.4       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353682.1      0.05       7.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353685.3      0.05       7.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353689.3      0.05       7.3       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353694.3      0.05       7.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353701.3      0.05       7.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353708.2      0.05       7.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353716.4      0.05       7.1       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353716.7      0.05       7.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353718.5      0.05       7.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353719.1      0.05       7.1       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353720.4      0.05       7.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353720.4      0.05       7.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353721.5      0.05       7.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:07  353722.3      0.05       7.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:07  353723.9      0.05       7.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:07  353723.9      0.05       7.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:08  353726.3      0.05       7.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:04:08  353727.1      0.05       7.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:04:08  353728.4      0.05       7.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:08  353728.4      0.05       7.1       0.0                          
    0:04:09  353728.4      0.05       7.1       0.0                          
    0:04:17  353194.5      0.12       7.3       0.0                          
    0:04:20  353121.6      0.12       7.3       0.0                          
    0:04:24  353068.2      0.12       7.3       0.0                          
    0:04:25  353051.2      0.12       7.3       0.0                          
    0:04:25  353045.3      0.12       7.3       0.0                          
    0:04:25  353045.3      0.12       7.3       0.0                          
    0:04:26  353051.7      0.05       7.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:26  353056.5      0.05       7.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:26  353082.5      0.05       6.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:27  353110.7      0.05       6.6       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:29  353136.5      0.05       6.3       0.0                          
    0:04:29  353006.2      0.06       6.4       0.0                          
    0:04:29  352989.4      0.06       6.5       0.0                          
    0:04:30  352989.4      0.06       6.5       0.0                          
    0:04:30  352989.4      0.06       6.5       0.0                          
    0:04:30  352989.4      0.06       6.5       0.0                          
    0:04:30  352989.4      0.06       6.5       0.0                          
    0:04:30  352989.4      0.06       6.5       0.0                          
    0:04:30  352994.0      0.05       6.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:31  352996.9      0.05       6.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353007.5      0.05       6.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353008.1      0.05       6.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353010.7      0.05       6.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353012.3      0.05       6.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353018.7      0.05       6.2       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353023.8      0.05       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:31  353023.8      0.05       6.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:31  353024.6      0.05       6.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:31  353026.4      0.05       6.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:32  353034.9      0.05       6.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353040.0      0.05       6.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:32  353044.0      0.05       6.0       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353045.3      0.05       6.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353046.4      0.05       6.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353052.8      0.05       5.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353053.3      0.05       5.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353055.7      0.05       5.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353059.4      0.05       5.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353059.4      0.05       5.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:32  353064.2      0.05       5.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353069.8      0.05       5.7       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353070.3      0.04       5.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:32  353077.0      0.04       5.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353081.2      0.04       5.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353085.2      0.04       5.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:33  353088.9      0.04       5.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[31]/D
    0:04:33  353091.9      0.04       5.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353100.4      0.04       5.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353101.2      0.04       5.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:33  353103.8      0.04       5.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:33  353106.0      0.04       5.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:33  353113.1      0.04       5.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:04:33  353113.9      0.04       5.1       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:33  353114.7      0.04       5.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:33  353116.1      0.04       5.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:33  353120.0      0.04       5.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:04:34  353121.9      0.04       5.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353123.8      0.04       5.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353126.4      0.04       5.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353136.0      0.04       4.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353138.9      0.04       4.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353145.6      0.04       4.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:34  353150.1      0.04       4.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:34  353153.3      0.04       4.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:34  353157.3      0.04       4.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353160.7      0.04       4.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353164.2      0.04       4.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:04:34  353169.3      0.04       4.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353170.3      0.04       4.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353175.9      0.04       4.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:34  353182.6      0.04       4.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353187.1      0.04       4.7       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353187.1      0.04       4.7       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353194.3      0.04       4.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353207.6      0.04       4.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353215.0      0.04       4.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353224.1      0.04       4.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353228.6      0.04       4.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353233.9      0.04       4.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353234.7      0.04       4.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[30]/D
    0:04:35  353237.9      0.04       4.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:35  353242.7      0.04       4.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:35  353247.7      0.04       4.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353249.6      0.04       4.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353256.2      0.04       4.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353258.1      0.04       4.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353260.0      0.04       4.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353260.8      0.04       4.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353261.6      0.04       4.0       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:36  353264.2      0.04       4.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353272.2      0.04       3.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:04:36  353272.5      0.04       3.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353271.9      0.04       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353273.0      0.04       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:36  353273.3      0.04       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:36  353273.0      0.04       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:04:36  353276.5      0.04       3.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:04:37  353276.5      0.04       3.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353277.5      0.04       3.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:37  353282.3      0.04       3.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353288.4      0.04       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353292.9      0.04       3.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353298.0      0.04       3.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353299.9      0.04       3.6       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353300.7      0.04       3.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353302.5      0.03       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:37  353302.5      0.03       3.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353307.6      0.03       3.6       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353309.4      0.03       3.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:04:37  353316.1      0.03       3.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353318.8      0.03       3.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353319.0      0.03       3.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  353323.3      0.03       3.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353327.5      0.03       3.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353332.6      0.03       3.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  353336.3      0.03       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353339.5      0.03       3.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:38  353345.1      0.03       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353346.4      0.03       3.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:38  353346.4      0.03       3.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353347.2      0.03       3.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:04:38  353347.2      0.03       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:39  353347.2      0.03       3.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:39  353349.9      0.03       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:04:39  353350.1      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:04:39  353350.9      0.03       3.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:04:39  353352.0      0.03       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:04:39  353354.7      0.03       3.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:04:40  353353.3      0.03       3.3       0.0                          
    0:04:50  353319.5      0.03       3.3       0.0                          
    0:04:50  353290.8      0.03       3.3       0.0                          
    0:04:51  353255.2      0.03       3.3       0.0                          
    0:04:51  353141.1      0.03       3.3       0.0                          
    0:04:52  353030.1      0.03       3.3       0.0                          
    0:04:52  352919.2      0.03       3.3       0.0                          
    0:04:53  352808.3      0.03       3.3       0.0                          
    0:04:53  352695.8      0.03       3.3       0.0                          
    0:04:54  352584.9      0.03       3.3       0.0                          
    0:04:54  352473.9      0.03       3.3       0.0                          
    0:04:54  352363.0      0.03       3.3       0.0                          
    0:04:55  352252.1      0.03       3.3       0.0                          
    0:04:55  352141.2      0.03       3.3       0.0                          
    0:04:56  352030.2      0.03       3.3       0.0                          
    0:04:56  351919.3      0.03       3.3       0.0                          
    0:04:57  351807.6      0.03       3.3       0.0                          
    0:04:57  351697.5      0.03       3.3       0.0                          
    0:04:58  351585.8      0.03       3.3       0.0                          
    0:04:58  351517.7      0.03       3.3       0.0                          
    0:04:58  351472.2      0.03       3.3       0.0                          
    0:04:59  351430.2      0.03       3.3       0.0                          
    0:04:59  351381.2      0.03       3.3       0.0                          
    0:04:59  351345.6      0.03       3.3       0.0                          
    0:05:00  351297.7      0.03       3.3       0.0                          
    0:05:00  351265.2      0.03       3.3       0.0                          
    0:05:00  351229.3      0.03       3.3       0.0                          
    0:05:01  351186.0      0.03       3.3       0.0                          
    0:05:01  351155.6      0.03       3.3       0.0                          
    0:05:01  351103.8      0.03       3.3       0.0                          
    0:05:02  351053.0      0.03       3.3       0.0                          
    0:05:02  351020.2      0.03       3.3       0.0                          
    0:05:02  350987.3      0.03       3.3       0.0                          
    0:05:03  350938.3      0.03       3.3       0.0                          
    0:05:03  350906.4      0.03       3.3       0.0                          
    0:05:03  350855.3      0.03       3.3       0.0                          
    0:05:03  350821.8      0.03       3.3       0.0                          
    0:05:04  350772.1      0.03       3.3       0.0                          
    0:05:04  350740.4      0.03       3.2       0.0                          
    0:05:04  350657.4      0.03       3.2       0.0                          
    0:05:05  350570.4      0.03       3.2       0.0                          
    0:05:06  350476.3      0.03       3.2       0.0                          
    0:05:06  350398.1      0.03       3.2       0.0                          
    0:05:07  350307.1      0.03       3.2       0.0                          
    0:05:08  350212.9      0.03       3.2       0.0                          
    0:05:08  350134.7      0.03       3.2       0.0                          
    0:05:09  350043.8      0.03       3.2       0.0                          
    0:05:10  349949.6      0.03       3.2       0.0                          
    0:05:10  349856.5      0.03       3.2       0.0                          
    0:05:10  349706.5      0.03       3.2       0.0                          
    0:05:11  349574.0      0.03       3.2       0.0                          
    0:05:11  349554.9      0.03       3.2       0.0                          
    0:05:11  349530.1      0.03       3.2       0.0                          
    0:05:11  349507.5      0.03       3.3       0.0                          
    0:05:12  349460.7      0.03       3.3       0.0                          
    0:05:13  349457.2      0.03       3.3       0.0                          
    0:05:13  349456.4      0.03       3.3       0.0                          
    0:05:13  349455.6      0.03       3.3       0.0                          
    0:05:13  349452.4      0.03       3.3       0.0                          
    0:05:14  349451.4      0.03       3.3       0.0                          
    0:05:14  349447.9      0.03       3.3       0.0                          
    0:05:14  349446.6      0.03       3.3       0.0                          
    0:05:15  349446.1      0.03       3.3       0.0                          
    0:05:15  349442.6      0.03       3.3       0.0                          
    0:05:19  349441.8      0.03       3.3       0.0                          
    0:05:20  349439.4      0.03       3.3       0.0                          
    0:05:22  349437.8      0.03       3.3       0.0                          
    0:05:22  349433.3      0.03       3.3       0.0                          
    0:05:22  349431.7      0.03       3.3       0.0                          
    0:05:23  349428.2      0.03       3.3       0.0                          
    0:05:24  349425.0      0.03       3.3       0.0                          
    0:05:25  349370.5      0.04       3.5       0.0                          
    0:05:25  349364.9      0.04       3.5       0.0                          
    0:05:25  349364.9      0.04       3.5       0.0                          
    0:05:25  349364.9      0.04       3.5       0.0                          
    0:05:25  349364.9      0.04       3.5       0.0                          
    0:05:25  349364.9      0.04       3.5       0.0                          
    0:05:26  349364.9      0.04       3.5       0.0                          
    0:05:26  349368.1      0.04       3.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:26  349373.2      0.04       3.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:05:26  349382.0      0.03       3.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349383.8      0.03       3.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349383.8      0.03       3.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349385.4      0.03       3.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349385.4      0.03       3.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349389.1      0.03       3.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:27  349391.3      0.03       3.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:27  349394.2      0.03       3.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[30]/D
    0:05:27  349399.2      0.03       3.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:27  349400.8      0.03       3.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:27  349403.0      0.03       3.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:27  349408.0      0.03       3.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349411.2      0.03       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:05:28  349411.2      0.03       3.2       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349413.3      0.03       3.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349420.5      0.03       3.1       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:28  349420.5      0.03       3.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349420.5      0.03       3.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349421.9      0.03       3.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349428.5      0.03       3.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:05:28  349437.0      0.03       3.0       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:28  349439.1      0.03       3.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:28  349444.5      0.03       3.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349446.9      0.03       2.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349452.2      0.03       2.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349453.0      0.03       2.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349460.4      0.03       2.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349460.4      0.03       2.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349464.9      0.03       2.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349468.7      0.03       2.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349469.5      0.03       2.8       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:29  349470.8      0.03       2.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349471.9      0.03       2.8       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:29  349479.8      0.03       2.7       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:29  349486.0      0.03       2.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349491.0      0.03       2.7       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349491.0      0.03       2.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349495.3      0.03       2.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349499.8      0.03       2.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349508.6      0.03       2.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349508.6      0.03       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349511.5      0.03       2.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:30  349518.1      0.03       2.5       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:30  349520.0      0.03       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349521.6      0.03       2.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349525.3      0.03       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:30  349528.0      0.03       2.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349531.2      0.03       2.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349534.4      0.03       2.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:31  349534.1      0.03       2.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349534.6      0.03       2.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:31  349535.2      0.03       2.4       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:31  349536.0      0.03       2.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349536.0      0.03       2.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:31  349541.6      0.03       2.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[30]/D
    0:05:31  349541.6      0.03       2.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349541.0      0.03       2.3       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349541.8      0.03       2.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349543.1      0.03       2.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349546.6      0.03       2.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349548.2      0.03       2.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349558.6      0.02       2.2       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349558.6      0.02       2.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349562.6      0.02       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[30]/D
    0:05:32  349566.3      0.02       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:32  349566.3      0.02       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349567.6      0.02       2.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:32  349570.3      0.02       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349570.8      0.02       2.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:33  349570.8      0.02       2.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349574.0      0.02       2.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349577.2      0.02       2.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349580.9      0.02       2.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349583.8      0.02       2.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:33  349586.5      0.02       2.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349586.5      0.02       2.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349593.7      0.02       2.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349599.5      0.02       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349601.4      0.02       2.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:33  349601.9      0.02       2.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349607.8      0.02       2.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349608.3      0.02       2.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349610.2      0.02       2.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349617.4      0.02       2.0       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349620.6      0.02       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349623.5      0.02       1.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349625.3      0.02       1.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:34  349625.3      0.02       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:34  349626.1      0.02       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:34  349626.1      0.02       1.9       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:34  349627.2      0.02       1.9       0.0                          
    0:05:35  349627.2      0.02       1.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349627.7      0.02       1.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349627.5      0.02       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349629.1      0.02       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349629.1      0.02       1.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349632.5      0.02       1.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  349631.5      0.02       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:35  349631.5      0.02       1.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  349632.3      0.02       1.8       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:35  349635.4      0.02       1.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349637.3      0.02       1.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349641.3      0.02       1.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349644.5      0.02       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349645.6      0.02       1.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349645.6      0.02       1.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349646.9      0.02       1.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349649.3      0.02       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349649.3      0.02       1.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:36  349653.5      0.02       1.7       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:37  349657.0      0.02       1.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349658.3      0.02       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349660.5      0.02       1.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349665.5      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349665.2      0.02       1.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349665.2      0.02       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349675.6      0.02       1.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:37  349677.5      0.02       1.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[30]/D
    0:05:37  349677.5      0.02       1.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349679.1      0.02       1.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:37  349681.7      0.02       1.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:37  349681.7      0.02       1.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:37  349684.4      0.02       1.5       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:38  349687.9      0.02       1.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349690.5      0.02       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:05:38  349694.5      0.02       1.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349696.9      0.02       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349701.9      0.02       1.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349703.3      0.02       1.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349708.3      0.02       1.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349708.9      0.02       1.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349709.1      0.02       1.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349712.6      0.02       1.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:38  349715.5      0.02       1.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:38  349719.0      0.02       1.4       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:39  349720.3      0.02       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349720.8      0.02       1.4       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:39  349720.8      0.02       1.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:39  349724.6      0.02       1.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349727.8      0.02       1.3       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:39  349733.9      0.02       1.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349733.9      0.02       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349736.8      0.02       1.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349736.8      0.02       1.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349737.3      0.02       1.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349737.3      0.02       1.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349739.7      0.02       1.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[31]/D
    0:05:39  349743.4      0.02       1.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:39  349747.7      0.02       1.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:40  349750.4      0.02       1.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[30]/D
    0:05:40  349752.0      0.02       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:40  349755.7      0.02       1.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349755.7      0.02       1.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349758.1      0.02       1.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349759.1      0.02       1.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349759.7      0.02       1.2       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:40  349760.7      0.02       1.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:40  349765.3      0.02       1.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349766.1      0.02       1.1       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:40  349770.0      0.02       1.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349773.0      0.02       1.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349775.4      0.02       1.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349779.1      0.02       1.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:41  349781.7      0.02       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349782.0      0.01       1.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349784.1      0.01       1.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[30]/D
    0:05:41  349787.1      0.01       1.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349789.2      0.01       1.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349790.8      0.01       1.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349793.7      0.01       1.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349798.5      0.01       1.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349800.9      0.01       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349804.6      0.01       1.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:41  349807.8      0.01       0.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:41  349813.4      0.01       0.9       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:42  349819.5      0.01       0.9       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349822.4      0.01       0.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349830.4      0.01       0.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349834.4      0.01       0.9       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:42  349837.1      0.01       0.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:42  349841.1      0.01       0.8       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:42  349842.9      0.01       0.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:05:42  349846.4      0.01       0.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349849.6      0.01       0.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349852.0      0.01       0.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349858.6      0.01       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349861.8      0.01       0.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349867.1      0.01       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:05:42  349871.4      0.01       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349872.5      0.01       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349875.4      0.01       0.7       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349876.7      0.01       0.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349882.3      0.01       0.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:43  349884.2      0.01       0.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:43  349887.4      0.01       0.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349892.4      0.01       0.7       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[30]/D
    0:05:43  349895.6      0.01       0.6       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349898.0      0.01       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349898.8      0.01       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349901.7      0.01       0.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349905.7      0.01       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349908.6      0.01       0.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[31]/D
    0:05:43  349912.4      0.01       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349915.8      0.01       0.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349919.3      0.01       0.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349923.8      0.01       0.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[30]/D
    0:05:44  349932.8      0.01       0.5       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:05:44  349935.8      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349938.2      0.01       0.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:44  349944.8      0.01       0.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349952.8      0.01       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349957.0      0.01       0.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349959.2      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:44  349959.7      0.01       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349961.6      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:44  349969.3      0.01       0.4       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349969.3      0.01       0.4       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[31]/D
    0:05:44  349971.7      0.01       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:05:46  349974.3      0.01       0.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1578 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 40713 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:36:20 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_16_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             161175.252938
Buf/Inv area:                     8266.215958
Noncombinational area:          188799.079419
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                349974.332358
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:36:35 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 105.3389 mW   (89%)
  Net Switching Power  =  13.0244 mW   (11%)
                         ---------
Total Dynamic Power    = 118.3633 mW  (100%)

Cell Leakage Power     =   7.2354 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       9.9979e+04        1.3192e+03        3.2088e+06        1.0451e+05  (  83.21%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  5.3603e+03        1.1705e+04        4.0266e+06        2.1091e+04  (  16.79%)
--------------------------------------------------------------------------------------------------
Total          1.0534e+05 uW     1.3024e+04 uW     7.2354e+06 nW     1.2560e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_16_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 02:36:35 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[27].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[27].path/path/genblk1.add_in_reg[30]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[27].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[27].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[27].path/Mat_a_Mem/Mem/data_out_tri[3]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[27].path/Mat_a_Mem/Mem/data_out[3] (memory_b16_SIZE32_LOGSIZE5_10)
                                                          0.00       0.22 f
  path/genblk1[27].path/Mat_a_Mem/data_out[3] (seqMemory_b16_SIZE32_10)
                                                          0.00       0.22 f
  path/genblk1[27].path/path/in0[3] (mac_b16_g1_5)        0.00       0.22 f
  path/genblk1[27].path/path/mult_21/a[3] (mac_b16_g1_5_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[27].path/path/mult_21/U716/ZN (XNOR2_X1)
                                                          0.07       0.29 r
  path/genblk1[27].path/path/mult_21/U861/ZN (NAND2_X2)
                                                          0.06       0.35 f
  path/genblk1[27].path/path/mult_21/U1301/ZN (OAI22_X1)
                                                          0.06       0.41 r
  path/genblk1[27].path/path/mult_21/U295/S (FA_X1)       0.13       0.54 f
  path/genblk1[27].path/path/mult_21/U293/S (FA_X1)       0.13       0.67 r
  path/genblk1[27].path/path/mult_21/U292/S (FA_X1)       0.11       0.79 f
  path/genblk1[27].path/path/mult_21/U851/ZN (AND2_X1)
                                                          0.04       0.83 f
  path/genblk1[27].path/path/mult_21/U928/ZN (AOI21_X1)
                                                          0.05       0.89 r
  path/genblk1[27].path/path/mult_21/U1216/ZN (OAI21_X1)
                                                          0.04       0.92 f
  path/genblk1[27].path/path/mult_21/U797/ZN (AOI21_X1)
                                                          0.04       0.96 r
  path/genblk1[27].path/path/mult_21/U1213/ZN (OAI21_X1)
                                                          0.03       1.00 f
  path/genblk1[27].path/path/mult_21/U931/ZN (AOI21_X1)
                                                          0.04       1.04 r
  path/genblk1[27].path/path/mult_21/U1212/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[27].path/path/mult_21/U918/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[27].path/path/mult_21/U920/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[27].path/path/mult_21/U856/ZN (AOI21_X1)
                                                          0.04       1.19 r
  path/genblk1[27].path/path/mult_21/U1282/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[27].path/path/mult_21/U1283/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[27].path/path/mult_21/U1287/ZN (OAI21_X1)
                                                          0.04       1.30 f
  path/genblk1[27].path/path/mult_21/U897/ZN (NAND2_X1)
                                                          0.04       1.34 r
  path/genblk1[27].path/path/mult_21/U879/ZN (NAND3_X1)
                                                          0.04       1.38 f
  path/genblk1[27].path/path/mult_21/U883/ZN (NAND2_X1)
                                                          0.04       1.41 r
  path/genblk1[27].path/path/mult_21/U857/ZN (NAND3_X1)
                                                          0.04       1.45 f
  path/genblk1[27].path/path/mult_21/U889/ZN (NAND2_X1)
                                                          0.04       1.48 r
  path/genblk1[27].path/path/mult_21/U713/ZN (NAND3_X1)
                                                          0.04       1.53 f
  path/genblk1[27].path/path/mult_21/U695/ZN (NAND2_X1)
                                                          0.04       1.56 r
  path/genblk1[27].path/path/mult_21/U868/ZN (NAND3_X1)
                                                          0.03       1.60 f
  path/genblk1[27].path/path/mult_21/U873/ZN (NAND2_X1)
                                                          0.03       1.63 r
  path/genblk1[27].path/path/mult_21/U706/ZN (NAND3_X1)
                                                          0.04       1.67 f
  path/genblk1[27].path/path/mult_21/U814/ZN (NAND2_X1)
                                                          0.04       1.71 r
  path/genblk1[27].path/path/mult_21/U817/ZN (NAND3_X1)
                                                          0.04       1.74 f
  path/genblk1[27].path/path/mult_21/U904/ZN (NAND2_X1)
                                                          0.04       1.78 r
  path/genblk1[27].path/path/mult_21/U906/ZN (NAND3_X1)
                                                          0.04       1.82 f
  path/genblk1[27].path/path/mult_21/U911/ZN (NAND2_X1)
                                                          0.04       1.85 r
  path/genblk1[27].path/path/mult_21/U671/ZN (AND3_X1)
                                                          0.06       1.91 r
  path/genblk1[27].path/path/mult_21/U670/ZN (XNOR2_X1)
                                                          0.05       1.96 r
  path/genblk1[27].path/path/mult_21/product[30] (mac_b16_g1_5_DW_mult_tc_1)
                                                          0.00       1.96 r
  path/genblk1[27].path/path/genblk1.add_in_reg[30]/D (DFF_X1)
                                                          0.01       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  path/genblk1[27].path/path/genblk1.add_in_reg[30]/CK (DFF_X1)
                                                          0.00       2.00 r
  library setup time                                     -0.03       1.97
  data required time                                                 1.97
  --------------------------------------------------------------------------
  data required time                                                 1.97
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
