Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jan 12 09:06:55 2025
| Host         : DESKTOP-PFRE25G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (752)
5. checking no_input_delay (22)
6. checking no_output_delay (14)
7. checking multiple_clock (11631)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (114)
--------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (752)
--------------------------------------------------
 There are 752 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (22)
-------------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (11631)
----------------------------------
 There are 11631 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.620        0.000                      0                23490        0.072        0.000                      0                23490        3.000        0.000                       0                 11641  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk                         {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0        {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0         {0.000 20.000}     40.000          25.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1      {0.000 5.000}      10.000          100.000         
  ov7670_xclk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_xclk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1       {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                           3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                          7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0              13.620        0.000                      0                23490        0.179        0.000                      0                23490       19.500        0.000                       0                 11633  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                        7.845        0.000                       0                     3  
  ov7670_xclk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_xclk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1            13.623        0.000                      0                23490        0.179        0.000                      0                23490       19.500        0.000                       0                 11633  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         13.620        0.000                      0                23490        0.072        0.000                      0                23490  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       13.620        0.000                      0                23490        0.072        0.000                      0                23490  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0
  To Clock:  ov7670_xclk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0
  To Clock:  ov7670_xclk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.248ns  (logic 6.179ns (23.541%)  route 20.069ns (76.459%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.481    25.289    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X26Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.289    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.245ns  (logic 6.179ns (23.544%)  route 20.066ns (76.456%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.478    25.286    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X28Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.286    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.640ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.226ns  (logic 6.179ns (23.560%)  route 20.047ns (76.440%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.460    25.267    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X28Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                 13.640    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.217ns  (logic 6.179ns (23.569%)  route 20.038ns (76.431%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.450    25.258    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X31Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 6.179ns (23.582%)  route 20.023ns (76.418%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.436    25.243    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.193ns  (logic 6.179ns (23.590%)  route 20.014ns (76.410%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.426    25.234    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.149ns  (logic 6.179ns (23.630%)  route 19.970ns (76.370%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.382    25.190    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X25Y127        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.190    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.133ns  (logic 6.179ns (23.645%)  route 19.954ns (76.355%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.366    25.174    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X25Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.174    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             13.743ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.124ns  (logic 6.179ns (23.653%)  route 19.945ns (76.347%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.357    25.165    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X24Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.165    
  -------------------------------------------------------------------
                         slack                                 13.743    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 6.179ns (23.669%)  route 19.927ns (76.331%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.340    25.147    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X29Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.147    
  -------------------------------------------------------------------
                         slack                                 13.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.564    -0.617    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X13Y93         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/Q
                         net (fo=3, routed)           0.346    -0.131    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[0][0][1]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091    -0.264    U_SAD_SSD_CENSUS/window_L_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.769%)  route 0.110ns (37.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X48Y41         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/Q
                         net (fo=3, routed)           0.110    -0.365    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.320 r  U_SAD_SSD_CENSUS/window_L[1][1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_SAD_SSD_CENSUS/mem_L__0[0]
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.835    -0.855    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.091    -0.512    U_SAD_SSD_CENSUS/window_L_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.095%)  route 0.134ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.549    -0.632    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X41Y76         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/Q
                         net (fo=3, routed)           0.134    -0.357    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.817    -0.873    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/C
                         clock pessimism              0.275    -0.598    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091    -0.507    U_SAD_SSD_CENSUS/window_L_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.637%)  route 0.384ns (67.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y70         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/Q
                         net (fo=3, routed)           0.384    -0.101    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][9]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 r  U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.813    -0.876    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.252    U_SAD_SSD_CENSUS/window_L_reg[2][1][9]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.151    -0.327    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.482    U_SAD_SSD_CENSUS/window_L_reg[0][2][7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y68         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/Q
                         net (fo=3, routed)           0.122    -0.364    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.822    -0.867    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091    -0.521    U_SAD_SSD_CENSUS/window_L_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.810%)  route 0.153ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.153    -0.325    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120    -0.483    U_SAD_SSD_CENSUS/window_L_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.368%)  route 0.151ns (51.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.634    -0.547    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y128        FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.151    -0.255    U_SAD_SSD_CENSUS/depth_reg[5]
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.903    -0.786    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X24Y126        FDCE (Hold_fdce_C_D)         0.072    -0.464    U_SAD_SSD_CENSUS/temp_mem_reg[63][5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.905%)  route 0.334ns (59.095%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.553    -0.628    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/Q
                         net (fo=3, routed)           0.252    -0.236    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[6]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2/O
                         net (fo=1, routed)           0.082    -0.109    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.064 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.818    -0.872    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.276    U_SAD_SSD_CENSUS/window_L_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.006%)  route 0.152ns (44.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.635    -0.546    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X23Y121        FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.152    -0.253    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X24Y121        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.208    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.906    -0.783    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.270    -0.513    
    SLICE_X24Y121        FDPE (Hold_fdpe_C_D)         0.092    -0.421    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y28     U_SAD_SSD_CENSUS/mem_L_reg[1][19][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y13     U_SAD_SSD_CENSUS/mem_R_reg[1][8][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y28     U_SAD_SSD_CENSUS/mem_L_reg[1][20][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     U_SAD_SSD_CENSUS/mem_L_reg[1][23][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     U_SAD_SSD_CENSUS/mem_L_reg[1][23][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][25][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     U_SAD_SSD_CENSUS/mem_L_reg[1][150][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y25      U_SAD_SSD_CENSUS/mem_L_reg[1][150][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y25      U_SAD_SSD_CENSUS/mem_L_reg[1][150][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      U_SAD_SSD_CENSUS/mem_L_reg[1][150][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      U_SAD_SSD_CENSUS/mem_L_reg[1][150][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y42     U_SAD_SSD_CENSUS/mem_L_reg[1][150][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y40     U_SAD_SSD_CENSUS/mem_L_reg[1][151][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_gene/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk1_clk_wiz_0_1
  To Clock:  ov7670_xclk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_gene/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_xclk2_clk_wiz_0_1
  To Clock:  ov7670_xclk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_xclk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_gene/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.623ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.248ns  (logic 6.179ns (23.541%)  route 20.069ns (76.459%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.481    25.289    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.104    38.992    
    SLICE_X26Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.911    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -25.289    
  -------------------------------------------------------------------
                         slack                                 13.623    

Slack (MET) :             13.623ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.245ns  (logic 6.179ns (23.544%)  route 20.066ns (76.456%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.478    25.286    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.104    38.990    
    SLICE_X28Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.286    
  -------------------------------------------------------------------
                         slack                                 13.623    

Slack (MET) :             13.643ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.226ns  (logic 6.179ns (23.560%)  route 20.047ns (76.440%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.460    25.267    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.104    38.991    
    SLICE_X28Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.910    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                 13.643    

Slack (MET) :             13.650ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.217ns  (logic 6.179ns (23.569%)  route 20.038ns (76.431%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.450    25.258    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.104    38.989    
    SLICE_X31Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                 13.650    

Slack (MET) :             13.665ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 6.179ns (23.582%)  route 20.023ns (76.418%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.436    25.243    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.104    38.989    
    SLICE_X32Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                 13.665    

Slack (MET) :             13.674ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.193ns  (logic 6.179ns (23.590%)  route 20.014ns (76.410%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.426    25.234    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.104    38.989    
    SLICE_X32Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                 13.674    

Slack (MET) :             13.719ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.149ns  (logic 6.179ns (23.630%)  route 19.970ns (76.370%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.382    25.190    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.104    38.989    
    SLICE_X25Y127        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.190    
  -------------------------------------------------------------------
                         slack                                 13.719    

Slack (MET) :             13.738ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.133ns  (logic 6.179ns (23.645%)  route 19.954ns (76.355%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.366    25.174    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.104    38.992    
    SLICE_X25Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.911    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                         -25.174    
  -------------------------------------------------------------------
                         slack                                 13.738    

Slack (MET) :             13.745ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.124ns  (logic 6.179ns (23.653%)  route 19.945ns (76.347%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.357    25.165    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.104    38.991    
    SLICE_X24Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.910    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.910    
                         arrival time                         -25.165    
  -------------------------------------------------------------------
                         slack                                 13.745    

Slack (MET) :             13.762ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 6.179ns (23.669%)  route 19.927ns (76.331%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.340    25.147    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.104    38.990    
    SLICE_X29Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.147    
  -------------------------------------------------------------------
                         slack                                 13.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.564    -0.617    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X13Y93         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/Q
                         net (fo=3, routed)           0.346    -0.131    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[0][0][1]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/C
                         clock pessimism              0.503    -0.355    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091    -0.264    U_SAD_SSD_CENSUS/window_L_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.769%)  route 0.110ns (37.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X48Y41         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/Q
                         net (fo=3, routed)           0.110    -0.365    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.320 r  U_SAD_SSD_CENSUS/window_L[1][1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_SAD_SSD_CENSUS/mem_L__0[0]
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.835    -0.855    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/C
                         clock pessimism              0.251    -0.603    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.091    -0.512    U_SAD_SSD_CENSUS/window_L_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.095%)  route 0.134ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.549    -0.632    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X41Y76         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/Q
                         net (fo=3, routed)           0.134    -0.357    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.817    -0.873    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/C
                         clock pessimism              0.275    -0.598    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091    -0.507    U_SAD_SSD_CENSUS/window_L_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.637%)  route 0.384ns (67.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y70         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/Q
                         net (fo=3, routed)           0.384    -0.101    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][9]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 r  U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.813    -0.876    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/C
                         clock pessimism              0.503    -0.372    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.252    U_SAD_SSD_CENSUS/window_L_reg[2][1][9]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.151    -0.327    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.482    U_SAD_SSD_CENSUS/window_L_reg[0][2][7]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y68         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/Q
                         net (fo=3, routed)           0.122    -0.364    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.822    -0.867    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/C
                         clock pessimism              0.255    -0.612    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091    -0.521    U_SAD_SSD_CENSUS/window_L_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.810%)  route 0.153ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.153    -0.325    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/C
                         clock pessimism              0.256    -0.603    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120    -0.483    U_SAD_SSD_CENSUS/window_L_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.368%)  route 0.151ns (51.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.634    -0.547    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y128        FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.151    -0.255    U_SAD_SSD_CENSUS/depth_reg[5]
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.903    -0.786    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/C
                         clock pessimism              0.250    -0.536    
    SLICE_X24Y126        FDCE (Hold_fdce_C_D)         0.072    -0.464    U_SAD_SSD_CENSUS/temp_mem_reg[63][5]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.905%)  route 0.334ns (59.095%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.553    -0.628    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/Q
                         net (fo=3, routed)           0.252    -0.236    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[6]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2/O
                         net (fo=1, routed)           0.082    -0.109    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.064 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.818    -0.872    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/C
                         clock pessimism              0.503    -0.368    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.276    U_SAD_SSD_CENSUS/window_L_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.006%)  route 0.152ns (44.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.635    -0.546    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X23Y121        FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.152    -0.253    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X24Y121        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.208    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.906    -0.783    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.270    -0.513    
    SLICE_X24Y121        FDPE (Hold_fdpe_C_D)         0.092    -0.421    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_gene/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y19     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y26     U_FrameBufferLeft/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y25     U_FrameBufferLeft/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y17     U_FrameBufferRight/mem_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y23     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y18     U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      U_FrameBufferRight/mem_reg_0_4/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y28     U_SAD_SSD_CENSUS/mem_L_reg[1][19][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y13     U_SAD_SSD_CENSUS/mem_R_reg[1][8][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y28     U_SAD_SSD_CENSUS/mem_L_reg[1][20][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X59Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][20][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     U_SAD_SSD_CENSUS/mem_L_reg[1][23][6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y23     U_SAD_SSD_CENSUS/mem_L_reg[1][23][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X61Y35     U_SAD_SSD_CENSUS/mem_L_reg[1][25][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y41     U_SAD_SSD_CENSUS/mem_L_reg[1][150][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y25      U_SAD_SSD_CENSUS/mem_L_reg[1][150][5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y25      U_SAD_SSD_CENSUS/mem_L_reg[1][150][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      U_SAD_SSD_CENSUS/mem_L_reg[1][150][7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y32      U_SAD_SSD_CENSUS/mem_L_reg[1][150][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y30      U_SAD_SSD_CENSUS/mem_L_reg[1][150][8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y42     U_SAD_SSD_CENSUS/mem_L_reg[1][150][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y40     U_SAD_SSD_CENSUS/mem_L_reg[1][151][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.248ns  (logic 6.179ns (23.541%)  route 20.069ns (76.459%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.481    25.289    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X26Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.289    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.245ns  (logic 6.179ns (23.544%)  route 20.066ns (76.456%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.478    25.286    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X28Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.286    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.640ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.226ns  (logic 6.179ns (23.560%)  route 20.047ns (76.440%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.460    25.267    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X28Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                 13.640    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.217ns  (logic 6.179ns (23.569%)  route 20.038ns (76.431%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.450    25.258    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X31Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 6.179ns (23.582%)  route 20.023ns (76.418%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.436    25.243    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.193ns  (logic 6.179ns (23.590%)  route 20.014ns (76.410%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.426    25.234    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.149ns  (logic 6.179ns (23.630%)  route 19.970ns (76.370%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.382    25.190    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X25Y127        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.190    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.133ns  (logic 6.179ns (23.645%)  route 19.954ns (76.355%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.366    25.174    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X25Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.174    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             13.743ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.124ns  (logic 6.179ns (23.653%)  route 19.945ns (76.347%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.357    25.165    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X24Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.165    
  -------------------------------------------------------------------
                         slack                                 13.743    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 6.179ns (23.669%)  route 19.927ns (76.331%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.340    25.147    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X29Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.147    
  -------------------------------------------------------------------
                         slack                                 13.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.564    -0.617    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X13Y93         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/Q
                         net (fo=3, routed)           0.346    -0.131    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[0][0][1]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.106    -0.249    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091    -0.158    U_SAD_SSD_CENSUS/window_L_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.769%)  route 0.110ns (37.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X48Y41         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/Q
                         net (fo=3, routed)           0.110    -0.365    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.320 r  U_SAD_SSD_CENSUS/window_L[1][1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_SAD_SSD_CENSUS/mem_L__0[0]
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.835    -0.855    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.091    -0.406    U_SAD_SSD_CENSUS/window_L_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.095%)  route 0.134ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.549    -0.632    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X41Y76         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/Q
                         net (fo=3, routed)           0.134    -0.357    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.817    -0.873    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/C
                         clock pessimism              0.275    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091    -0.401    U_SAD_SSD_CENSUS/window_L_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.637%)  route 0.384ns (67.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y70         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/Q
                         net (fo=3, routed)           0.384    -0.101    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][9]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 r  U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.813    -0.876    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/C
                         clock pessimism              0.503    -0.372    
                         clock uncertainty            0.106    -0.266    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.146    U_SAD_SSD_CENSUS/window_L_reg[2][1][9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.151    -0.327    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.376    U_SAD_SSD_CENSUS/window_L_reg[0][2][7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y68         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/Q
                         net (fo=3, routed)           0.122    -0.364    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.822    -0.867    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.106    -0.506    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091    -0.415    U_SAD_SSD_CENSUS/window_L_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.810%)  route 0.153ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.153    -0.325    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120    -0.377    U_SAD_SSD_CENSUS/window_L_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.368%)  route 0.151ns (51.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.634    -0.547    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y128        FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.151    -0.255    U_SAD_SSD_CENSUS/depth_reg[5]
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.903    -0.786    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.106    -0.430    
    SLICE_X24Y126        FDCE (Hold_fdce_C_D)         0.072    -0.358    U_SAD_SSD_CENSUS/temp_mem_reg[63][5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.905%)  route 0.334ns (59.095%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.553    -0.628    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/Q
                         net (fo=3, routed)           0.252    -0.236    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[6]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2/O
                         net (fo=1, routed)           0.082    -0.109    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.064 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.818    -0.872    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.106    -0.262    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.170    U_SAD_SSD_CENSUS/window_L_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.006%)  route 0.152ns (44.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.635    -0.546    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X23Y121        FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.152    -0.253    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X24Y121        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.208    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.906    -0.783    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.270    -0.513    
                         clock uncertainty            0.106    -0.407    
    SLICE_X24Y121        FDPE (Hold_fdpe_C_D)         0.092    -0.315    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.620ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.248ns  (logic 6.179ns (23.541%)  route 20.069ns (76.459%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.481    25.289    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X26Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X26Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[6][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.289    
  -------------------------------------------------------------------
                         slack                                 13.620    

Slack (MET) :             13.621ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.245ns  (logic 6.179ns (23.544%)  route 20.066ns (76.456%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.478    25.286    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X28Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[7][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.286    
  -------------------------------------------------------------------
                         slack                                 13.621    

Slack (MET) :             13.640ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.226ns  (logic 6.179ns (23.560%)  route 20.047ns (76.440%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.460    25.267    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X28Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X28Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[5][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.267    
  -------------------------------------------------------------------
                         slack                                 13.640    

Slack (MET) :             13.648ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.217ns  (logic 6.179ns (23.569%)  route 20.038ns (76.431%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.450    25.258    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X31Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[10][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.258    
  -------------------------------------------------------------------
                         slack                                 13.648    

Slack (MET) :             13.663ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 6.179ns (23.582%)  route 20.023ns (76.418%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.436    25.243    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[13][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.243    
  -------------------------------------------------------------------
                         slack                                 13.663    

Slack (MET) :             13.672ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.193ns  (logic 6.179ns (23.590%)  route 20.014ns (76.410%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.426    25.234    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X32Y130        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X32Y130        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[12][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.234    
  -------------------------------------------------------------------
                         slack                                 13.672    

Slack (MET) :             13.716ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.149ns  (logic 6.179ns (23.630%)  route 19.970ns (76.370%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns = ( 38.603 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.382    25.190    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.598    38.603    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y127        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]/C
                         clock pessimism              0.491    39.093    
                         clock uncertainty           -0.106    38.987    
    SLICE_X25Y127        FDPE (Setup_fdpe_C_D)       -0.081    38.906    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][1]
  -------------------------------------------------------------------
                         required time                         38.906    
                         arrival time                         -25.190    
  -------------------------------------------------------------------
                         slack                                 13.716    

Slack (MET) :             13.735ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.133ns  (logic 6.179ns (23.645%)  route 19.954ns (76.355%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns = ( 38.606 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.366    25.174    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.601    38.606    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y129        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]/C
                         clock pessimism              0.491    39.096    
                         clock uncertainty           -0.106    38.990    
    SLICE_X25Y129        FDPE (Setup_fdpe_C_D)       -0.081    38.909    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[4][1]
  -------------------------------------------------------------------
                         required time                         38.909    
                         arrival time                         -25.174    
  -------------------------------------------------------------------
                         slack                                 13.735    

Slack (MET) :             13.743ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.124ns  (logic 6.179ns (23.653%)  route 19.945ns (76.347%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 38.605 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.357    25.165    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.600    38.605    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]/C
                         clock pessimism              0.491    39.095    
                         clock uncertainty           -0.106    38.989    
    SLICE_X24Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.908    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[0][1]
  -------------------------------------------------------------------
                         required time                         38.908    
                         arrival time                         -25.165    
  -------------------------------------------------------------------
                         slack                                 13.743    

Slack (MET) :             13.760ns  (required time - arrival time)
  Source:                 U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        26.106ns  (logic 6.179ns (23.669%)  route 19.927ns (76.331%))
  Logic Levels:           23  (CARRY4=6 LUT3=5 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 38.604 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.553    -0.959    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y89         FDRE                                         r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.503 r  U_SAD_SSD_CENSUS/window_R_reg[0][0][2]/Q
                         net (fo=5, routed)           2.455     1.952    U_SAD_SSD_CENSUS/window_R_reg[0][0]_336[2]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.076 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459/O
                         net (fo=1, routed)           0.486     2.562    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_459_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     2.947 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411/CO[3]
                         net (fo=1, routed)           0.000     2.947    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_411_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.169 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_318/O[0]
                         net (fo=3, routed)           0.832     4.002    U_SAD_SSD_CENSUS_n_48
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.299     4.301 r  window_cost_census_reg[2][3]_i_312/O
                         net (fo=1, routed)           0.615     4.916    window_cost_census_reg[2][3]_i_312_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.423 r  window_cost_census_reg_reg[2][3]_i_225/CO[3]
                         net (fo=1, routed)           0.000     5.423    window_cost_census_reg_reg[2][3]_i_225_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.736 r  window_cost_census_reg_reg[2][3]_i_106/O[3]
                         net (fo=21, routed)          1.372     7.108    U_SAD_SSD_CENSUS/p_0_out[11]
    SLICE_X52Y55         LUT6 (Prop_lut6_I4_O)        0.306     7.414 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108/O
                         net (fo=22, routed)          0.938     8.352    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_108_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.476 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284/O
                         net (fo=1, routed)           0.670     9.146    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_284_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I4_O)        0.124     9.270 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214/O
                         net (fo=22, routed)          0.718     9.988    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_214_n_0
    SLICE_X55Y55         LUT3 (Prop_lut3_I2_O)        0.152    10.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289/O
                         net (fo=2, routed)           0.674    10.814    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_289_n_0
    SLICE_X54Y55         LUT6 (Prop_lut6_I3_O)        0.326    11.140 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216/O
                         net (fo=22, routed)          0.933    12.073    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_216_n_0
    SLICE_X51Y55         LUT6 (Prop_lut6_I5_O)        0.124    12.197 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215/O
                         net (fo=22, routed)          1.076    13.273    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_215_n_0
    SLICE_X49Y51         LUT3 (Prop_lut3_I2_O)        0.150    13.423 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293/O
                         net (fo=2, routed)           0.668    14.091    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_293_n_0
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.326    14.417 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217/O
                         net (fo=20, routed)          0.667    15.083    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_217_n_0
    SLICE_X51Y52         LUT3 (Prop_lut3_I2_O)        0.150    15.233 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299/O
                         net (fo=1, routed)           0.652    15.885    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_299_n_0
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.326    16.211 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219/O
                         net (fo=16, routed)          0.786    16.998    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_219_n_0
    SLICE_X45Y52         LUT4 (Prop_lut4_I0_O)        0.124    17.122 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188/O
                         net (fo=1, routed)           0.000    17.122    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_188_n_0
    SLICE_X45Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.654 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79/CO[3]
                         net (fo=1, routed)           0.000    17.654    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_79_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.882 r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[2][3]_i_22/CO[2]
                         net (fo=5, routed)           1.775    19.657    U_SAD_SSD_CENSUS/p_15_in
    SLICE_X52Y67         LUT6 (Prop_lut6_I0_O)        0.313    19.970 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10/O
                         net (fo=3, routed)           0.437    20.407    U_SAD_SSD_CENSUS/window_cost_census_reg[2][3]_i_10_n_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.116    20.523 f  U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2/O
                         net (fo=2, routed)           1.182    21.704    U_SAD_SSD_CENSUS/window_cost_census_reg[2][0]_i_2_n_0
    SLICE_X47Y67         LUT5 (Prop_lut5_I4_O)        0.328    22.032 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2/O
                         net (fo=1, routed)           0.651    22.684    U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_2_n_0
    SLICE_X51Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.808 r  U_SAD_SSD_CENSUS/window_cost_census_reg[2][1]_i_1/O
                         net (fo=16, routed)          2.340    25.147    U_SAD_SSD_CENSUS/window_cost_census_return[1]
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       1.599    38.604    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X29Y128        FDPE                                         r  U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]/C
                         clock pessimism              0.491    39.094    
                         clock uncertainty           -0.106    38.988    
    SLICE_X29Y128        FDPE (Setup_fdpe_C_D)       -0.081    38.907    U_SAD_SSD_CENSUS/window_cost_census_reg_reg[9][1]
  -------------------------------------------------------------------
                         required time                         38.907    
                         arrival time                         -25.147    
  -------------------------------------------------------------------
                         slack                                 13.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.990%)  route 0.346ns (65.010%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.564    -0.617    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X13Y93         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  U_SAD_SSD_CENSUS/mem_L_reg[0][0][1]/Q
                         net (fo=3, routed)           0.346    -0.131    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[0][0][1]
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.045    -0.086 r  U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.086    U_SAD_SSD_CENSUS/window_L[0][1][1]_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X39Y97         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][1]/C
                         clock pessimism              0.503    -0.355    
                         clock uncertainty            0.106    -0.249    
    SLICE_X39Y97         FDRE (Hold_fdre_C_D)         0.091    -0.158    U_SAD_SSD_CENSUS/window_L_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.769%)  route 0.110ns (37.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.565    -0.616    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X48Y41         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][0]/Q
                         net (fo=3, routed)           0.110    -0.365    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[0]
    SLICE_X49Y41         LUT6 (Prop_lut6_I0_O)        0.045    -0.320 r  U_SAD_SSD_CENSUS/window_L[1][1][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.320    U_SAD_SSD_CENSUS/mem_L__0[0]
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.835    -0.855    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X49Y41         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][1][0]/C
                         clock pessimism              0.251    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.091    -0.406    U_SAD_SSD_CENSUS/window_L_reg[1][1][0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.095%)  route 0.134ns (41.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.549    -0.632    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X41Y76         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][2]/Q
                         net (fo=3, routed)           0.134    -0.357    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.312 r  U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.312    U_SAD_SSD_CENSUS/window_L[2][1][2]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.817    -0.873    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X45Y76         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][2]/C
                         clock pessimism              0.275    -0.598    
                         clock uncertainty            0.106    -0.492    
    SLICE_X45Y76         FDRE (Hold_fdre_C_D)         0.091    -0.401    U_SAD_SSD_CENSUS/window_L_reg[2][1][2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.637%)  route 0.384ns (67.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.876ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X15Y70         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][9]/Q
                         net (fo=3, routed)           0.384    -0.101    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][9]
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.045    -0.056 r  U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    U_SAD_SSD_CENSUS/window_L[2][1][9]_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.813    -0.876    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X38Y75         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][9]/C
                         clock pessimism              0.503    -0.372    
                         clock uncertainty            0.106    -0.266    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.146    U_SAD_SSD_CENSUS/window_L_reg[2][1][9]
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.135%)  route 0.151ns (44.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.151    -0.327    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT5 (Prop_lut5_I1_O)        0.045    -0.282 r  U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    U_SAD_SSD_CENSUS/window_L[0][2][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][2][7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.121    -0.376    U_SAD_SSD_CENSUS/window_L_reg[0][2][7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.473%)  route 0.122ns (39.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.555    -0.626    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X44Y68         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  U_SAD_SSD_CENSUS/mem_L_reg[2][0][7]/Q
                         net (fo=3, routed)           0.122    -0.364    U_SAD_SSD_CENSUS/mem_L_reg_n_0_[2][0][7]
    SLICE_X47Y68         LUT6 (Prop_lut6_I0_O)        0.045    -0.319 r  U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.319    U_SAD_SSD_CENSUS/window_L[2][1][7]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.822    -0.867    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X47Y68         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[2][1][7]/C
                         clock pessimism              0.255    -0.612    
                         clock uncertainty            0.106    -0.506    
    SLICE_X47Y68         FDRE (Hold_fdre_C_D)         0.091    -0.415    U_SAD_SSD_CENSUS/window_L_reg[2][1][7]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/j_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.810%)  route 0.153ns (45.190%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.562    -0.619    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X31Y99         FDCE                                         r  U_SAD_SSD_CENSUS/j_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_SAD_SSD_CENSUS/j_reg[7]/Q
                         net (fo=171, routed)         0.153    -0.325    U_SAD_SSD_CENSUS/j[7]
    SLICE_X30Y98         LUT6 (Prop_lut6_I2_O)        0.045    -0.280 r  U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    U_SAD_SSD_CENSUS/window_L[0][1][7]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.830    -0.859    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X30Y98         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[0][1][7]/C
                         clock pessimism              0.256    -0.603    
                         clock uncertainty            0.106    -0.497    
    SLICE_X30Y98         FDRE (Hold_fdre_C_D)         0.120    -0.377    U_SAD_SSD_CENSUS/window_L_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.368%)  route 0.151ns (51.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.634    -0.547    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X25Y128        FDCE                                         r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y128        FDCE (Prop_fdce_C_Q)         0.141    -0.406 r  U_SAD_SSD_CENSUS/depth_reg_reg[5]/Q
                         net (fo=160, routed)         0.151    -0.255    U_SAD_SSD_CENSUS/depth_reg[5]
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.903    -0.786    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y126        FDCE                                         r  U_SAD_SSD_CENSUS/temp_mem_reg[63][5]/C
                         clock pessimism              0.250    -0.536    
                         clock uncertainty            0.106    -0.430    
    SLICE_X24Y126        FDCE (Hold_fdce_C_D)         0.072    -0.358    U_SAD_SSD_CENSUS/temp_mem_reg[63][5]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.905%)  route 0.334ns (59.095%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.553    -0.628    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X43Y28         FDRE                                         r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  U_SAD_SSD_CENSUS/mem_L_reg[1][0][6]/Q
                         net (fo=3, routed)           0.252    -0.236    U_SAD_SSD_CENSUS/mem_L_reg[1][0]_337[6]
    SLICE_X35Y27         LUT6 (Prop_lut6_I1_O)        0.045    -0.191 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2/O
                         net (fo=1, routed)           0.082    -0.109    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_2_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I0_O)        0.045    -0.064 r  U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1/O
                         net (fo=1, routed)           0.000    -0.064    U_SAD_SSD_CENSUS/window_L[1][2][6]_i_1_n_0
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.818    -0.872    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X35Y27         FDRE                                         r  U_SAD_SSD_CENSUS/window_L_reg[1][2][6]/C
                         clock pessimism              0.503    -0.368    
                         clock uncertainty            0.106    -0.262    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.092    -0.170    U_SAD_SSD_CENSUS/window_L_reg[1][2][6]
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_SAD_SSD_CENSUS/read_en_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.006%)  route 0.152ns (44.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.635    -0.546    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X23Y121        FDPE                                         r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y121        FDPE (Prop_fdpe_C_Q)         0.141    -0.405 r  U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=5, routed)           0.152    -0.253    U_SAD_SSD_CENSUS/FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X24Y121        LUT5 (Prop_lut5_I1_O)        0.045    -0.208 r  U_SAD_SSD_CENSUS/read_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.208    U_SAD_SSD_CENSUS/read_en_reg_i_1_n_0
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_gene/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_gene/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_gene/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_gene/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_gene/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_gene/inst/clkout1_buf/O
                         net (fo=11631, routed)       0.906    -0.783    U_SAD_SSD_CENSUS/vga_clk
    SLICE_X24Y121        FDPE                                         r  U_SAD_SSD_CENSUS/read_en_reg_reg/C
                         clock pessimism              0.270    -0.513    
                         clock uncertainty            0.106    -0.407    
    SLICE_X24Y121        FDPE (Hold_fdpe_C_D)         0.092    -0.315    U_SAD_SSD_CENSUS/read_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.107    





