<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2148" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2148{left:403px;bottom:68px;letter-spacing:0.1px;}
#t2_2148{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_2148{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_2148{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_2148{left:69px;bottom:1083px;letter-spacing:0.16px;}
#t6_2148{left:359px;bottom:901px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_2148{left:69px;bottom:817px;letter-spacing:-0.13px;}
#t8_2148{left:69px;bottom:794px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t9_2148{left:69px;bottom:778px;letter-spacing:-0.15px;word-spacing:-1.05px;}
#ta_2148{left:649px;bottom:778px;letter-spacing:-0.13px;word-spacing:-1.07px;}
#tb_2148{left:69px;bottom:761px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_2148{left:69px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_2148{left:69px;bottom:721px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_2148{left:69px;bottom:704px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tf_2148{left:69px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_2148{left:69px;bottom:664px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#th_2148{left:69px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_2148{left:69px;bottom:625px;letter-spacing:-0.16px;word-spacing:-0.5px;}
#tj_2148{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_2148{left:69px;bottom:585px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tl_2148{left:69px;bottom:568px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#tm_2148{left:69px;bottom:551px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tn_2148{left:69px;bottom:528px;letter-spacing:-0.15px;word-spacing:-0.91px;}
#to_2148{left:69px;bottom:512px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_2148{left:69px;bottom:495px;letter-spacing:-0.14px;}
#tq_2148{left:69px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tr_2148{left:69px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ts_2148{left:95px;bottom:402px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tt_2148{left:195px;bottom:408px;letter-spacing:-0.05px;}
#tu_2148{left:210px;bottom:402px;letter-spacing:-0.18px;}
#tv_2148{left:349px;bottom:408px;}
#tw_2148{left:359px;bottom:402px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#tx_2148{left:95px;bottom:377px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#ty_2148{left:95px;bottom:353px;letter-spacing:-0.17px;}
#tz_2148{left:69px;bottom:330px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_2148{left:211px;bottom:337px;}
#t11_2148{left:225px;bottom:330px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_2148{left:69px;bottom:307px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t13_2148{left:69px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t14_2148{left:95px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_2148{left:95px;bottom:241px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t16_2148{left:69px;bottom:199px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#t17_2148{left:69px;bottom:182px;letter-spacing:-0.27px;word-spacing:-0.35px;}
#t18_2148{left:69px;bottom:159px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t19_2148{left:78px;bottom:1065px;letter-spacing:-0.14px;}
#t1a_2148{left:78px;bottom:1050px;letter-spacing:-0.12px;}
#t1b_2148{left:315px;bottom:1065px;letter-spacing:-0.05px;word-spacing:-1.37px;}
#t1c_2148{left:315px;bottom:1050px;letter-spacing:-0.09px;}
#t1d_2148{left:360px;bottom:1065px;letter-spacing:-0.14px;}
#t1e_2148{left:360px;bottom:1050px;letter-spacing:-0.11px;word-spacing:-0.5px;}
#t1f_2148{left:360px;bottom:1034px;letter-spacing:-0.14px;}
#t1g_2148{left:434px;bottom:1065px;letter-spacing:-0.12px;}
#t1h_2148{left:434px;bottom:1050px;letter-spacing:-0.11px;}
#t1i_2148{left:434px;bottom:1034px;letter-spacing:-0.12px;}
#t1j_2148{left:512px;bottom:1065px;letter-spacing:-0.13px;}
#t1k_2148{left:78px;bottom:1011px;letter-spacing:-0.12px;}
#t1l_2148{left:78px;bottom:995px;letter-spacing:-0.13px;}
#t1m_2148{left:78px;bottom:978px;letter-spacing:-0.14px;}
#t1n_2148{left:315px;bottom:1011px;}
#t1o_2148{left:360px;bottom:1011px;letter-spacing:-0.18px;}
#t1p_2148{left:434px;bottom:1011px;letter-spacing:-0.16px;}
#t1q_2148{left:512px;bottom:1011px;letter-spacing:-0.11px;}
#t1r_2148{left:512px;bottom:995px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1s_2148{left:512px;bottom:978px;letter-spacing:-0.11px;}
#t1t_2148{left:512px;bottom:961px;letter-spacing:-0.13px;}
#t1u_2148{left:80px;bottom:880px;letter-spacing:-0.14px;}
#t1v_2148{left:143px;bottom:880px;letter-spacing:-0.15px;word-spacing:-0.02px;}
#t1w_2148{left:273px;bottom:880px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1x_2148{left:429px;bottom:880px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t1y_2148{left:584px;bottom:880px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1z_2148{left:741px;bottom:880px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t20_2148{left:94px;bottom:855px;}
#t21_2148{left:138px;bottom:855px;letter-spacing:-0.12px;}
#t22_2148{left:262px;bottom:855px;letter-spacing:-0.13px;}
#t23_2148{left:422px;bottom:855px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t24_2148{left:576px;bottom:855px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t25_2148{left:762px;bottom:855px;letter-spacing:-0.17px;}

.s1_2148{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2148{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2148{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2148{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2148{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s6_2148{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s7_2148{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s8_2148{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_2148{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2148" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2148Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2148" style="-webkit-user-select: none;"><object width="935" height="1210" data="2148/2148.svg" type="image/svg+xml" id="pdf2148" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2148" class="t s1_2148">VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of Fraction Bits </span>
<span id="t2_2148" class="t s2_2148">INSTRUCTION SET REFERENCE, V </span>
<span id="t3_2148" class="t s1_2148">5-672 </span><span id="t4_2148" class="t s1_2148">Vol. 2C </span>
<span id="t5_2148" class="t s3_2148">VRNDSCALESS—Round Scalar Float32 Value to Include a Given Number of Fraction Bits </span>
<span id="t6_2148" class="t s4_2148">Instruction Operand Encoding </span>
<span id="t7_2148" class="t s5_2148">Description </span>
<span id="t8_2148" class="t s6_2148">Rounds the single-precision floating-point value in the low doubleword element of the second source operand (the </span>
<span id="t9_2148" class="t s6_2148">third operand) by the rounding mode specified in the immediate operand (see Figure </span><span id="ta_2148" class="t s6_2148">5-29) and places the result in </span>
<span id="tb_2148" class="t s6_2148">the corresponding element of the destination operand (the first operand) according to the writemask. The double- </span>
<span id="tc_2148" class="t s6_2148">word elements at bits 127:32 of the destination are copied from the first source operand (the second operand). </span>
<span id="td_2148" class="t s6_2148">The destination and first source operands are XMM registers, the 2nd source operand can be an XMM register or </span>
<span id="te_2148" class="t s6_2148">memory location. Bits MAXVL-1:128 of the destination register are cleared. </span>
<span id="tf_2148" class="t s6_2148">The rounding process rounds the input to an integral value, plus number bits of fraction that are specified by </span>
<span id="tg_2148" class="t s6_2148">imm8[7:4] (to be included in the result) and returns the result as a single-precision floating-point value. </span>
<span id="th_2148" class="t s6_2148">It should be noticed that no overflow is induced while executing this instruction (although the source is scaled by </span>
<span id="ti_2148" class="t s6_2148">the imm8[7:4] value). </span>
<span id="tj_2148" class="t s6_2148">The immediate operand also specifies control fields for the rounding operation, three bit fields are defined and </span>
<span id="tk_2148" class="t s6_2148">shown in the “Immediate Control Description” figure below. Bit 3 of the immediate byte controls the processor </span>
<span id="tl_2148" class="t s6_2148">behavior for a precision exception, bit 2 selects the source of rounding mode control. Bits 1:0 specify a non-sticky </span>
<span id="tm_2148" class="t s6_2148">rounding-mode value (immediate control tables below lists the encoded values for rounding-mode field). </span>
<span id="tn_2148" class="t s6_2148">The Precision Floating-Point Exception is signaled according to the immediate operand. If any source operand is an </span>
<span id="to_2148" class="t s6_2148">SNaN then it will be converted to a QNaN. If DAZ is set to ‘1 then denormals will be converted to zero before </span>
<span id="tp_2148" class="t s6_2148">rounding. </span>
<span id="tq_2148" class="t s6_2148">The sign of the result of this instruction is preserved, including the sign of zero. </span>
<span id="tr_2148" class="t s6_2148">The formula of the operation for VRNDSCALESS is </span>
<span id="ts_2148" class="t s6_2148">ROUND(x) = 2 </span>
<span id="tt_2148" class="t s7_2148">-M </span>
<span id="tu_2148" class="t s6_2148">*Round_to_INT(x*2 </span>
<span id="tv_2148" class="t s7_2148">M </span>
<span id="tw_2148" class="t s6_2148">, round_ctrl), </span>
<span id="tx_2148" class="t s6_2148">round_ctrl = imm[3:0]; </span>
<span id="ty_2148" class="t s6_2148">M=imm[7:4]; </span>
<span id="tz_2148" class="t s6_2148">The operation of x*2 </span>
<span id="t10_2148" class="t s7_2148">M </span>
<span id="t11_2148" class="t s6_2148">is computed as if the exponent range is unlimited (i.e., no overflow ever occurs). </span>
<span id="t12_2148" class="t s6_2148">VRNDSCALESS is a more general form of the VEX-encoded VROUNDSS instruction. In VROUNDSS, the formula of </span>
<span id="t13_2148" class="t s6_2148">the operation on each element is </span>
<span id="t14_2148" class="t s6_2148">ROUND(x) = Round_to_INT(x, round_ctrl), </span>
<span id="t15_2148" class="t s6_2148">round_ctrl = imm[3:0]; </span>
<span id="t16_2148" class="t s6_2148">EVEX encoded version: The source operand is a XMM register or a 32-bit memory location. The destination operand </span>
<span id="t17_2148" class="t s6_2148">is a XMM register. </span>
<span id="t18_2148" class="t s6_2148">Handling of special case of input values are listed in Table 5-21. </span>
<span id="t19_2148" class="t s8_2148">Opcode/ </span>
<span id="t1a_2148" class="t s8_2148">Instruction </span>
<span id="t1b_2148" class="t s8_2148">Op / </span>
<span id="t1c_2148" class="t s8_2148">En </span>
<span id="t1d_2148" class="t s8_2148">64/32 </span>
<span id="t1e_2148" class="t s8_2148">bit Mode </span>
<span id="t1f_2148" class="t s8_2148">Support </span>
<span id="t1g_2148" class="t s8_2148">CPUID </span>
<span id="t1h_2148" class="t s8_2148">Feature </span>
<span id="t1i_2148" class="t s8_2148">Flag </span>
<span id="t1j_2148" class="t s8_2148">Description </span>
<span id="t1k_2148" class="t s9_2148">EVEX.LLIG.66.0F3A.W0 0A /r ib </span>
<span id="t1l_2148" class="t s9_2148">VRNDSCALESS xmm1 {k1}{z}, xmm2, </span>
<span id="t1m_2148" class="t s9_2148">xmm3/m32{sae}, imm8 </span>
<span id="t1n_2148" class="t s9_2148">A </span><span id="t1o_2148" class="t s9_2148">V/V </span><span id="t1p_2148" class="t s9_2148">AVX512F </span><span id="t1q_2148" class="t s9_2148">Rounds scalar single-precision floating-point value in </span>
<span id="t1r_2148" class="t s9_2148">xmm3/m32 to a number of fraction bits specified by the </span>
<span id="t1s_2148" class="t s9_2148">imm8 field. Stores the result in xmm1 register under </span>
<span id="t1t_2148" class="t s9_2148">writemask. </span>
<span id="t1u_2148" class="t s8_2148">Op/En </span><span id="t1v_2148" class="t s8_2148">Tuple Type </span><span id="t1w_2148" class="t s8_2148">Operand 1 </span><span id="t1x_2148" class="t s8_2148">Operand 2 </span><span id="t1y_2148" class="t s8_2148">Operand 3 </span><span id="t1z_2148" class="t s8_2148">Operand 4 </span>
<span id="t20_2148" class="t s9_2148">A </span><span id="t21_2148" class="t s9_2148">Tuple1 Scalar </span><span id="t22_2148" class="t s9_2148">ModRM:reg (w) </span><span id="t23_2148" class="t s9_2148">EVEX.vvvv (r) </span><span id="t24_2148" class="t s9_2148">ModRM:r/m (r) </span><span id="t25_2148" class="t s9_2148">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
