// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SFUexe(	// ventus/src/pipeline/execution.scala:793:7
  input         clock,	// ventus/src/pipeline/execution.scala:793:7
                reset,	// ventus/src/pipeline/execution.scala:793:7
  output        io_in_ready,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_valid,	// ventus/src/pipeline/execution.scala:794:14
  input  [31:0] io_in_bits_in1_0,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_1,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_3,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_4,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_5,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_6,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in1_7,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_0,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_1,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_3,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_4,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_5,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_6,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in2_7,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_0,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_1,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_3,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_4,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_5,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_6,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_in3_7,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_mask_0,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_1,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_3,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_4,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_5,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_6,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_mask_7,	// ventus/src/pipeline/execution.scala:794:14
  input  [31:0] io_in_bits_ctrl_inst,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_wid,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_fp,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_branch,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_simt_stack,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_simt_stack_op,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_barrier,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_csr,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_reverse,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_sel_alu2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_sel_alu1,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_isvec,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_sel_alu3,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_mask,	// ventus/src/pipeline/execution.scala:794:14
  input  [3:0]  io_in_bits_ctrl_sel_imm,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_mem_whb,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_mem_unsigned,	// ventus/src/pipeline/execution.scala:794:14
  input  [5:0]  io_in_bits_ctrl_alu_fn,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_force_rm_rtz,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_is_vls12,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_mem,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_mul,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_tc,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_disable_mask,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_custom_signal_0,	// ventus/src/pipeline/execution.scala:794:14
  input  [1:0]  io_in_bits_ctrl_mem_cmd,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_mop,	// ventus/src/pipeline/execution.scala:794:14
  input  [7:0]  io_in_bits_ctrl_reg_idx1,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_reg_idx2,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_reg_idx3,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_reg_idxw,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_wvd,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_fence,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_sfu,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_readmask,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_writemask,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_wxd,	// ventus/src/pipeline/execution.scala:794:14
  input  [31:0] io_in_bits_ctrl_pc,	// ventus/src/pipeline/execution.scala:794:14
  input  [6:0]  io_in_bits_ctrl_imm_ext,	// ventus/src/pipeline/execution.scala:794:14
  input  [7:0]  io_in_bits_ctrl_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:794:14
  input  [31:0] io_in_bits_ctrl_spike_info_pc,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_spike_info_inst,	// ventus/src/pipeline/execution.scala:794:14
  input         io_in_bits_ctrl_atomic,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_aq,	// ventus/src/pipeline/execution.scala:794:14
                io_in_bits_ctrl_rl,	// ventus/src/pipeline/execution.scala:794:14
  input  [2:0]  io_rm,	// ventus/src/pipeline/execution.scala:794:14
  input         io_out_x_ready,	// ventus/src/pipeline/execution.scala:794:14
  output        io_out_x_valid,	// ventus/src/pipeline/execution.scala:794:14
  output [31:0] io_out_x_bits_wb_wxd_rd,	// ventus/src/pipeline/execution.scala:794:14
  output        io_out_x_bits_wxd,	// ventus/src/pipeline/execution.scala:794:14
  output [7:0]  io_out_x_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:794:14
  output [1:0]  io_out_x_bits_warp_id,	// ventus/src/pipeline/execution.scala:794:14
  output [7:0]  io_out_x_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:794:14
  output [31:0] io_out_x_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:794:14
                io_out_x_bits_spike_info_inst,	// ventus/src/pipeline/execution.scala:794:14
  input         io_out_v_ready,	// ventus/src/pipeline/execution.scala:794:14
  output        io_out_v_valid,	// ventus/src/pipeline/execution.scala:794:14
  output [31:0] io_out_v_bits_wb_wvd_rd_0,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_1,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_2,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_3,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_4,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_5,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_6,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wb_wvd_rd_7,	// ventus/src/pipeline/execution.scala:794:14
  output        io_out_v_bits_wvd_mask_0,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_1,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_2,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_3,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_4,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_5,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_6,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd_mask_7,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_wvd,	// ventus/src/pipeline/execution.scala:794:14
  output [7:0]  io_out_v_bits_reg_idxw,	// ventus/src/pipeline/execution.scala:794:14
  output [1:0]  io_out_v_bits_warp_id,	// ventus/src/pipeline/execution.scala:794:14
  output [7:0]  io_out_v_bits_spike_info_sm_id,	// ventus/src/pipeline/execution.scala:794:14
  output [31:0] io_out_v_bits_spike_info_pc,	// ventus/src/pipeline/execution.scala:794:14
                io_out_v_bits_spike_info_inst	// ventus/src/pipeline/execution.scala:794:14
);

  wire             _Arbiter2_UInt32_1_io_in_0_ready;	// ventus/src/pipeline/execution.scala:835:55
  wire             _Arbiter2_UInt32_1_io_in_1_ready;	// ventus/src/pipeline/execution.scala:835:55
  wire             _Arbiter2_UInt32_1_io_out_valid;	// ventus/src/pipeline/execution.scala:835:55
  wire [31:0]      _Arbiter2_UInt32_1_io_out_bits;	// ventus/src/pipeline/execution.scala:835:55
  wire             _Arbiter2_UInt32_io_in_0_ready;	// ventus/src/pipeline/execution.scala:835:55
  wire             _Arbiter2_UInt32_io_in_1_ready;	// ventus/src/pipeline/execution.scala:835:55
  wire             _Arbiter2_UInt32_io_out_valid;	// ventus/src/pipeline/execution.scala:835:55
  wire [31:0]      _Arbiter2_UInt32_io_out_bits;	// ventus/src/pipeline/execution.scala:835:55
  wire             _FloatDivSqrt_1_io_out_valid;	// ventus/src/pipeline/execution.scala:834:48
  wire [31:0]      _FloatDivSqrt_1_io_out_bits_result;	// ventus/src/pipeline/execution.scala:834:48
  wire             _FloatDivSqrt_io_in_ready;	// ventus/src/pipeline/execution.scala:834:48
  wire             _FloatDivSqrt_io_out_valid;	// ventus/src/pipeline/execution.scala:834:48
  wire [31:0]      _FloatDivSqrt_io_out_bits_result;	// ventus/src/pipeline/execution.scala:834:48
  wire             _IntDivMod_1_io_out_valid;	// ventus/src/pipeline/execution.scala:833:46
  wire [31:0]      _IntDivMod_1_io_out_bits_q;	// ventus/src/pipeline/execution.scala:833:46
  wire [31:0]      _IntDivMod_1_io_out_bits_r;	// ventus/src/pipeline/execution.scala:833:46
  wire             _IntDivMod_io_in_ready;	// ventus/src/pipeline/execution.scala:833:46
  wire             _IntDivMod_io_out_valid;	// ventus/src/pipeline/execution.scala:833:46
  wire [31:0]      _IntDivMod_io_out_bits_q;	// ventus/src/pipeline/execution.scala:833:46
  wire [31:0]      _IntDivMod_io_out_bits_r;	// ventus/src/pipeline/execution.scala:833:46
  wire             _data_buffer_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_0;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_1;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_2;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_3;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_4;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_5;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_6;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in1_7;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_0;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_1;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_2;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_3;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_4;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_5;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_6;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_in2_7;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_0;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_1;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_2;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_3;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_4;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_5;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_6;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_mask_7;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [1:0]       _data_buffer_q_io_deq_bits_ctrl_wid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_ctrl_fp;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_ctrl_reverse;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_ctrl_isvec;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [5:0]       _data_buffer_q_io_deq_bits_ctrl_alu_fn;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _data_buffer_q_io_deq_bits_ctrl_reg_idxw;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_ctrl_wvd;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _data_buffer_q_io_deq_bits_ctrl_wxd;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [7:0]       _data_buffer_q_io_deq_bits_ctrl_spike_info_sm_id;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_ctrl_spike_info_pc;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire [31:0]      _data_buffer_q_io_deq_bits_ctrl_spike_info_inst;	// src/main/scala/chisel3/util/Decoupled.scala:362:21
  wire             _result_v_io_enq_ready;	// ventus/src/pipeline/execution.scala:801:22
  wire             _result_x_io_enq_ready;	// ventus/src/pipeline/execution.scala:800:22
  reg  [1:0]       state;	// ventus/src/pipeline/execution.scala:803:20
  reg  [7:0]       mask;	// ventus/src/pipeline/execution.scala:806:19
  reg  [31:0]      out_data_0;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_1;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_2;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_3;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_4;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_5;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_6;	// ventus/src/pipeline/execution.scala:813:23
  reg  [31:0]      out_data_7;	// ventus/src/pipeline/execution.scala:813:23
  wire [1:0]       i_cnt =
    (|(mask[1:0])) ? 2'h0 : (|(mask[3:2])) ? 2'h1 : {1'h1, mask[5:4] == 2'h0};	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20, :806:19, :809:{47,86}, :890:14
  reg              i_valid;	// ventus/src/pipeline/execution.scala:817:24
  wire             _GEN = i_cnt == 2'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20, :824:18
  wire             _GEN_0 = i_cnt == 2'h1;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:824:18, :890:14
  wire             _GEN_1 = i_cnt == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:824:18
  wire [3:0][31:0] _GEN_2 =
    {{_data_buffer_q_io_deq_bits_in2_6},
     {_data_buffer_q_io_deq_bits_in2_4},
     {_data_buffer_q_io_deq_bits_in2_2},
     {_data_buffer_q_io_deq_bits_in2_0}};	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:827:19
  wire [3:0][31:0] _GEN_3 =
    {{_data_buffer_q_io_deq_bits_in1_6},
     {_data_buffer_q_io_deq_bits_in1_4},
     {_data_buffer_q_io_deq_bits_in1_2},
     {_data_buffer_q_io_deq_bits_in1_0}};	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:827:19
  wire [3:0][31:0] _GEN_4 = _data_buffer_q_io_deq_bits_ctrl_reverse ? _GEN_2 : _GEN_3;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:{14,19}
  wire [3:0][31:0] _GEN_5 =
    {{_data_buffer_q_io_deq_bits_in2_7},
     {_data_buffer_q_io_deq_bits_in2_5},
     {_data_buffer_q_io_deq_bits_in2_3},
     {_data_buffer_q_io_deq_bits_in2_1}};	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:827:19
  wire [3:0][31:0] _GEN_6 =
    {{_data_buffer_q_io_deq_bits_in1_7},
     {_data_buffer_q_io_deq_bits_in1_5},
     {_data_buffer_q_io_deq_bits_in1_3},
     {_data_buffer_q_io_deq_bits_in1_1}};	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:827:19
  wire [3:0][31:0] _GEN_7 = _data_buffer_q_io_deq_bits_ctrl_reverse ? _GEN_5 : _GEN_6;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:{14,19}
  wire [3:0][31:0] _GEN_8 = _data_buffer_q_io_deq_bits_ctrl_reverse ? _GEN_3 : _GEN_2;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :827:19, :828:14
  wire [3:0][31:0] _GEN_9 = _data_buffer_q_io_deq_bits_ctrl_reverse ? _GEN_6 : _GEN_5;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :827:19, :828:14
  wire [3:0]       _GEN_10 = {{mask[6]}, {mask[4]}, {mask[2]}, {_GEN & mask[0]}};	// ventus/src/pipeline/execution.scala:806:19, :809:47, :822:24, :824:{18,27}, :830:{13,51}
  wire [3:0]       _GEN_11 = {{mask[7]}, {mask[5]}, {mask[3]}, {_GEN & mask[1]}};	// ventus/src/pipeline/execution.scala:806:19, :809:47, :822:24, :824:{18,27}, :830:{13,51}
  wire             alu_out_arbiter_1_out_ready =
    _Arbiter2_UInt32_io_out_valid & _Arbiter2_UInt32_1_io_out_valid;	// ventus/src/pipeline/execution.scala:835:55, :836:87
  wire             _q_io_deq_ready_T = state == 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20, :852:31
  wire             o_ready =
    _data_buffer_q_io_deq_bits_ctrl_isvec & _result_v_io_enq_ready
    | ~_data_buffer_q_io_deq_bits_ctrl_isvec & _result_x_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:800:22, :801:22, :854:{28,51,53,67}
  wire             _GEN_12 =
    (&i_cnt) & _GEN_10[i_cnt] | _GEN_1 & _GEN_10[i_cnt] | _GEN_0 & _GEN_10[i_cnt] | _GEN
    & _GEN_10[i_cnt];	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:824:{18,27}, :830:13, :864:25, :870:{29,41}, :871:25
  wire             floatDiv_1_in_valid = _data_buffer_q_io_deq_bits_ctrl_fp & i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:817:24, :881:39
  wire             _GEN_13 =
    (&i_cnt) & _GEN_11[i_cnt] | _GEN_1 & _GEN_11[i_cnt] | _GEN_0 & _GEN_11[i_cnt] | _GEN
    & _GEN_11[i_cnt];	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:824:{18,27}, :830:13, :864:25, :870:{29,41}, :871:25
  always @(posedge clock) begin	// ventus/src/pipeline/execution.scala:793:7
    if (reset) begin	// ventus/src/pipeline/execution.scala:793:7
      state <= 2'h0;	// ventus/src/pipeline/execution.scala:803:20
      mask <= 8'h0;	// ventus/src/pipeline/execution.scala:806:19
      out_data_0 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_1 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_2 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_3 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_4 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_5 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_6 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      out_data_7 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      i_valid <= 1'h0;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:817:24
    end
    else if (state == 2'h0) begin	// ventus/src/pipeline/execution.scala:803:20, :887:16
      automatic logic _GEN_14 = _data_buffer_q_io_enq_ready & io_in_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21
      if (_GEN_14) begin	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        state <= 2'h1;	// ventus/src/pipeline/execution.scala:803:20, :890:14
        mask <=
          {io_in_bits_mask_7,
           io_in_bits_mask_6,
           io_in_bits_mask_5,
           io_in_bits_mask_4,
           io_in_bits_mask_3,
           io_in_bits_mask_2,
           io_in_bits_mask_1,
           io_in_bits_mask_0};	// ventus/src/pipeline/execution.scala:806:19, :891:31
      end
      i_valid <= _GEN_14 | i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/execution.scala:817:24, :889:23, :892:16
    end
    else begin	// ventus/src/pipeline/execution.scala:887:16
      automatic logic alu_out_fire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _GEN_15;	// ventus/src/pipeline/execution.scala:887:16
      automatic logic _GEN_16;	// ventus/src/pipeline/execution.scala:899:40
      alu_out_fire = alu_out_arbiter_1_out_ready & _Arbiter2_UInt32_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/execution.scala:835:55, :836:87
      _GEN_15 = state == 2'h1;	// ventus/src/pipeline/execution.scala:803:20, :887:16, :890:14
      _GEN_16 = _data_buffer_q_io_deq_bits_ctrl_isvec & alu_out_fire;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21, ventus/src/pipeline/execution.scala:899:40
      if (_GEN_15) begin	// ventus/src/pipeline/execution.scala:887:16
        automatic logic [5:0] _GEN_17;	// ventus/src/pipeline/execution.scala:902:32
        automatic logic       _GEN_18;	// ventus/src/pipeline/execution.scala:803:20, :901:33, :906:33, :907:21
        automatic logic [5:0] _GEN_19;	// ventus/src/pipeline/execution.scala:902:32
        automatic logic       _GEN_20;	// ventus/src/pipeline/execution.scala:901:33, :906:33, :907:21
        _GEN_17 = {mask[7:4], mask[1:0]};	// ventus/src/pipeline/execution.scala:806:19, :902:32
        _GEN_18 = _GEN_0 & ~(|_GEN_17) | _GEN & ~(|(mask[7:2]));	// ventus/src/pipeline/execution.scala:803:20, :806:19, :824:18, :901:33, :902:32, :906:{18,29,33}, :907:21
        _GEN_19 = {mask[7:6], mask[3:0]};	// ventus/src/pipeline/execution.scala:806:19, :902:32
        _GEN_20 = _GEN_1 & ~(|_GEN_19);	// ventus/src/pipeline/execution.scala:824:18, :901:33, :902:32, :906:{18,29,33}, :907:21
        if (_GEN_16
              ? ((&i_cnt) ? ~(|(mask[5:0])) | _GEN_20 | _GEN_18 : _GEN_20 | _GEN_18)
              : alu_out_fire)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20, :806:19, :824:18, :899:{40,56}, :901:33, :902:32, :906:{18,29,33}, :907:21, :914:32, :916:15
          state <= 2'h2;	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20
        if (_GEN_16 ? _GEN : alu_out_fire)	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/pipeline/execution.scala:813:23, :824:18, :899:{40,56}, :901:33, :905:61, :914:32, :915:21
          out_data_0 <= _Arbiter2_UInt32_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
        if (_GEN_16 & _GEN)	// ventus/src/pipeline/execution.scala:813:23, :824:18, :899:{40,56}, :901:33, :905:61
          out_data_1 <= _Arbiter2_UInt32_1_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
        if (_GEN_16 & _GEN_0) begin	// ventus/src/pipeline/execution.scala:813:23, :824:18, :899:{40,56}, :901:33, :905:61
          out_data_2 <= _Arbiter2_UInt32_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
          out_data_3 <= _Arbiter2_UInt32_1_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
        end
        if (_GEN_16 & _GEN_1) begin	// ventus/src/pipeline/execution.scala:813:23, :824:18, :899:{40,56}, :901:33, :905:61
          out_data_4 <= _Arbiter2_UInt32_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
          out_data_5 <= _Arbiter2_UInt32_1_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
        end
        if (_GEN_16 & (&i_cnt)) begin	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:813:23, :824:18, :899:{40,56}, :901:33, :905:61
          out_data_6 <= _Arbiter2_UInt32_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
          out_data_7 <= _Arbiter2_UInt32_1_io_out_bits;	// ventus/src/pipeline/execution.scala:813:23, :835:55
        end
        if (_GEN_16) begin	// ventus/src/pipeline/execution.scala:899:40
          automatic logic [3:0] _GEN_21;	// ventus/src/pipeline/execution.scala:824:18, :896:30, :901:33, :906:33
          _GEN_21 = {{|(mask[5:0])}, {|_GEN_19}, {|_GEN_17}, {|(mask[7:2])}};	// ventus/src/pipeline/execution.scala:806:19, :824:18, :896:30, :901:33, :902:32, :906:{29,33}
          i_valid <= _GEN_21[i_cnt];	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:817:24, :824:18, :896:30, :901:33, :906:33
        end
        else	// ventus/src/pipeline/execution.scala:899:40
          i_valid <=
            ~(alu_out_fire | i_valid
              & (_data_buffer_q_io_deq_bits_ctrl_fp
                   ? _FloatDivSqrt_io_in_ready
                   : _IntDivMod_io_in_ready)) & i_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, :362:21, ventus/src/pipeline/execution.scala:817:24, :833:46, :834:48, :883:22, :896:{20,30}, :897:16, :914:32, :917:16
      end
      else if (state == 2'h2 & o_ready) begin	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:803:20, :854:51, :887:16, :922:20, :923:14
        state <= 2'h0;	// ventus/src/pipeline/execution.scala:803:20
        out_data_0 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_1 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_2 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_3 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_4 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_5 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_6 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
        out_data_7 <= 32'h0;	// ventus/src/pipeline/execution.scala:813:{23,31}
      end
      if (_GEN_15 & _GEN_16) begin	// ventus/src/pipeline/execution.scala:806:19, :887:16, :899:{40,56}, :901:33
        automatic logic [3:0][7:0] _GEN_22;	// ventus/src/pipeline/execution.scala:824:18, :901:33, :903:18
        _GEN_22 =
          {{mask & 8'h3F}, {mask & 8'hCF}, {mask & 8'hF3}, {({8{~_GEN}} | 8'hFC) & mask}};	// ventus/src/pipeline/execution.scala:806:19, :824:18, :901:33, :902:32, :903:18
        mask <= _GEN_22[i_cnt];	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:806:19, :824:18, :901:33, :903:18
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/pipeline/execution.scala:793:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/execution.scala:793:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/pipeline/execution.scala:793:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/pipeline/execution.scala:793:7
      automatic logic [31:0] _RANDOM[0:8];	// ventus/src/pipeline/execution.scala:793:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/pipeline/execution.scala:793:7
        `INIT_RANDOM_PROLOG_	// ventus/src/pipeline/execution.scala:793:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/pipeline/execution.scala:793:7
        for (logic [3:0] i = 4'h0; i < 4'h9; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// ventus/src/pipeline/execution.scala:793:7
        end	// ventus/src/pipeline/execution.scala:793:7
        state = _RANDOM[4'h0][1:0];	// ventus/src/pipeline/execution.scala:793:7, :803:20
        mask = _RANDOM[4'h0][9:2];	// ventus/src/pipeline/execution.scala:793:7, :803:20, :806:19
        out_data_0 = {_RANDOM[4'h0][31:10], _RANDOM[4'h1][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :803:20, :813:23
        out_data_1 = {_RANDOM[4'h1][31:10], _RANDOM[4'h2][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_2 = {_RANDOM[4'h2][31:10], _RANDOM[4'h3][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_3 = {_RANDOM[4'h3][31:10], _RANDOM[4'h4][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_4 = {_RANDOM[4'h4][31:10], _RANDOM[4'h5][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_5 = {_RANDOM[4'h5][31:10], _RANDOM[4'h6][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_6 = {_RANDOM[4'h6][31:10], _RANDOM[4'h7][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        out_data_7 = {_RANDOM[4'h7][31:10], _RANDOM[4'h8][9:0]};	// ventus/src/pipeline/execution.scala:793:7, :813:23
        i_valid = _RANDOM[4'h8][10];	// ventus/src/pipeline/execution.scala:793:7, :813:23, :817:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/execution.scala:793:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/pipeline/execution.scala:793:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue1_WriteScalarCtrl result_x (	// ventus/src/pipeline/execution.scala:800:22
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_result_x_io_enq_ready),
    .io_enq_valid
      (_q_io_deq_ready_T & _data_buffer_q_io_deq_bits_ctrl_wxd),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:852:{31,42}
    .io_enq_bits_wb_wxd_rd        (out_data_0),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wxd              (_data_buffer_q_io_deq_bits_ctrl_wxd),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_reg_idxw         (_data_buffer_q_io_deq_bits_ctrl_reg_idxw),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_warp_id          (_data_buffer_q_io_deq_bits_ctrl_wid),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_sm_id (_data_buffer_q_io_deq_bits_ctrl_spike_info_sm_id),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_pc    (_data_buffer_q_io_deq_bits_ctrl_spike_info_pc),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_inst  (_data_buffer_q_io_deq_bits_ctrl_spike_info_inst),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready                 (io_out_x_ready),
    .io_deq_valid                 (io_out_x_valid),
    .io_deq_bits_wb_wxd_rd        (io_out_x_bits_wb_wxd_rd),
    .io_deq_bits_wxd              (io_out_x_bits_wxd),
    .io_deq_bits_reg_idxw         (io_out_x_bits_reg_idxw),
    .io_deq_bits_warp_id          (io_out_x_bits_warp_id),
    .io_deq_bits_spike_info_sm_id (io_out_x_bits_spike_info_sm_id),
    .io_deq_bits_spike_info_pc    (io_out_x_bits_spike_info_pc),
    .io_deq_bits_spike_info_inst  (io_out_x_bits_spike_info_inst)
  );
  Queue1_WriteVecCtrl result_v (	// ventus/src/pipeline/execution.scala:801:22
    .clock                        (clock),
    .reset                        (reset),
    .io_enq_ready                 (_result_v_io_enq_ready),
    .io_enq_valid
      (_q_io_deq_ready_T & _data_buffer_q_io_deq_bits_ctrl_wvd),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:852:31, :853:42
    .io_enq_bits_wb_wvd_rd_0      (out_data_0),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_1      (out_data_1),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_2      (out_data_2),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_3      (out_data_3),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_4      (out_data_4),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_5      (out_data_5),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_6      (out_data_6),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wb_wvd_rd_7      (out_data_7),	// ventus/src/pipeline/execution.scala:813:23
    .io_enq_bits_wvd_mask_0       (_data_buffer_q_io_deq_bits_mask_0),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_1       (_data_buffer_q_io_deq_bits_mask_1),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_2       (_data_buffer_q_io_deq_bits_mask_2),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_3       (_data_buffer_q_io_deq_bits_mask_3),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_4       (_data_buffer_q_io_deq_bits_mask_4),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_5       (_data_buffer_q_io_deq_bits_mask_5),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_6       (_data_buffer_q_io_deq_bits_mask_6),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd_mask_7       (_data_buffer_q_io_deq_bits_mask_7),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_wvd              (_data_buffer_q_io_deq_bits_ctrl_wvd),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_reg_idxw         (_data_buffer_q_io_deq_bits_ctrl_reg_idxw),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_warp_id          (_data_buffer_q_io_deq_bits_ctrl_wid),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_sm_id (_data_buffer_q_io_deq_bits_ctrl_spike_info_sm_id),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_pc    (_data_buffer_q_io_deq_bits_ctrl_spike_info_pc),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_enq_bits_spike_info_inst  (_data_buffer_q_io_deq_bits_ctrl_spike_info_inst),	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .io_deq_ready                 (io_out_v_ready),
    .io_deq_valid                 (io_out_v_valid),
    .io_deq_bits_wb_wvd_rd_0      (io_out_v_bits_wb_wvd_rd_0),
    .io_deq_bits_wb_wvd_rd_1      (io_out_v_bits_wb_wvd_rd_1),
    .io_deq_bits_wb_wvd_rd_2      (io_out_v_bits_wb_wvd_rd_2),
    .io_deq_bits_wb_wvd_rd_3      (io_out_v_bits_wb_wvd_rd_3),
    .io_deq_bits_wb_wvd_rd_4      (io_out_v_bits_wb_wvd_rd_4),
    .io_deq_bits_wb_wvd_rd_5      (io_out_v_bits_wb_wvd_rd_5),
    .io_deq_bits_wb_wvd_rd_6      (io_out_v_bits_wb_wvd_rd_6),
    .io_deq_bits_wb_wvd_rd_7      (io_out_v_bits_wb_wvd_rd_7),
    .io_deq_bits_wvd_mask_0       (io_out_v_bits_wvd_mask_0),
    .io_deq_bits_wvd_mask_1       (io_out_v_bits_wvd_mask_1),
    .io_deq_bits_wvd_mask_2       (io_out_v_bits_wvd_mask_2),
    .io_deq_bits_wvd_mask_3       (io_out_v_bits_wvd_mask_3),
    .io_deq_bits_wvd_mask_4       (io_out_v_bits_wvd_mask_4),
    .io_deq_bits_wvd_mask_5       (io_out_v_bits_wvd_mask_5),
    .io_deq_bits_wvd_mask_6       (io_out_v_bits_wvd_mask_6),
    .io_deq_bits_wvd_mask_7       (io_out_v_bits_wvd_mask_7),
    .io_deq_bits_wvd              (io_out_v_bits_wvd),
    .io_deq_bits_reg_idxw         (io_out_v_bits_reg_idxw),
    .io_deq_bits_warp_id          (io_out_v_bits_warp_id),
    .io_deq_bits_spike_info_sm_id (io_out_v_bits_spike_info_sm_id),
    .io_deq_bits_spike_info_pc    (io_out_v_bits_spike_info_pc),
    .io_deq_bits_spike_info_inst  (io_out_v_bits_spike_info_inst)
  );
  Queue1_vExeData_1 data_buffer_q (	// src/main/scala/chisel3/util/Decoupled.scala:362:21
    .clock                             (clock),
    .reset                             (reset),
    .io_enq_ready                      (_data_buffer_q_io_enq_ready),
    .io_enq_valid                      (io_in_valid),
    .io_enq_bits_in1_0                 (io_in_bits_in1_0),
    .io_enq_bits_in1_1                 (io_in_bits_in1_1),
    .io_enq_bits_in1_2                 (io_in_bits_in1_2),
    .io_enq_bits_in1_3                 (io_in_bits_in1_3),
    .io_enq_bits_in1_4                 (io_in_bits_in1_4),
    .io_enq_bits_in1_5                 (io_in_bits_in1_5),
    .io_enq_bits_in1_6                 (io_in_bits_in1_6),
    .io_enq_bits_in1_7                 (io_in_bits_in1_7),
    .io_enq_bits_in2_0                 (io_in_bits_in2_0),
    .io_enq_bits_in2_1                 (io_in_bits_in2_1),
    .io_enq_bits_in2_2                 (io_in_bits_in2_2),
    .io_enq_bits_in2_3                 (io_in_bits_in2_3),
    .io_enq_bits_in2_4                 (io_in_bits_in2_4),
    .io_enq_bits_in2_5                 (io_in_bits_in2_5),
    .io_enq_bits_in2_6                 (io_in_bits_in2_6),
    .io_enq_bits_in2_7                 (io_in_bits_in2_7),
    .io_enq_bits_in3_0                 (io_in_bits_in3_0),
    .io_enq_bits_in3_1                 (io_in_bits_in3_1),
    .io_enq_bits_in3_2                 (io_in_bits_in3_2),
    .io_enq_bits_in3_3                 (io_in_bits_in3_3),
    .io_enq_bits_in3_4                 (io_in_bits_in3_4),
    .io_enq_bits_in3_5                 (io_in_bits_in3_5),
    .io_enq_bits_in3_6                 (io_in_bits_in3_6),
    .io_enq_bits_in3_7                 (io_in_bits_in3_7),
    .io_enq_bits_mask_0                (io_in_bits_mask_0),
    .io_enq_bits_mask_1                (io_in_bits_mask_1),
    .io_enq_bits_mask_2                (io_in_bits_mask_2),
    .io_enq_bits_mask_3                (io_in_bits_mask_3),
    .io_enq_bits_mask_4                (io_in_bits_mask_4),
    .io_enq_bits_mask_5                (io_in_bits_mask_5),
    .io_enq_bits_mask_6                (io_in_bits_mask_6),
    .io_enq_bits_mask_7                (io_in_bits_mask_7),
    .io_enq_bits_ctrl_inst             (io_in_bits_ctrl_inst),
    .io_enq_bits_ctrl_wid              (io_in_bits_ctrl_wid),
    .io_enq_bits_ctrl_fp               (io_in_bits_ctrl_fp),
    .io_enq_bits_ctrl_branch           (io_in_bits_ctrl_branch),
    .io_enq_bits_ctrl_simt_stack       (io_in_bits_ctrl_simt_stack),
    .io_enq_bits_ctrl_simt_stack_op    (io_in_bits_ctrl_simt_stack_op),
    .io_enq_bits_ctrl_barrier          (io_in_bits_ctrl_barrier),
    .io_enq_bits_ctrl_csr              (io_in_bits_ctrl_csr),
    .io_enq_bits_ctrl_reverse          (io_in_bits_ctrl_reverse),
    .io_enq_bits_ctrl_sel_alu2         (io_in_bits_ctrl_sel_alu2),
    .io_enq_bits_ctrl_sel_alu1         (io_in_bits_ctrl_sel_alu1),
    .io_enq_bits_ctrl_isvec            (io_in_bits_ctrl_isvec),
    .io_enq_bits_ctrl_sel_alu3         (io_in_bits_ctrl_sel_alu3),
    .io_enq_bits_ctrl_mask             (io_in_bits_ctrl_mask),
    .io_enq_bits_ctrl_sel_imm          (io_in_bits_ctrl_sel_imm),
    .io_enq_bits_ctrl_mem_whb          (io_in_bits_ctrl_mem_whb),
    .io_enq_bits_ctrl_mem_unsigned     (io_in_bits_ctrl_mem_unsigned),
    .io_enq_bits_ctrl_alu_fn           (io_in_bits_ctrl_alu_fn),
    .io_enq_bits_ctrl_force_rm_rtz     (io_in_bits_ctrl_force_rm_rtz),
    .io_enq_bits_ctrl_is_vls12         (io_in_bits_ctrl_is_vls12),
    .io_enq_bits_ctrl_mem              (io_in_bits_ctrl_mem),
    .io_enq_bits_ctrl_mul              (io_in_bits_ctrl_mul),
    .io_enq_bits_ctrl_tc               (io_in_bits_ctrl_tc),
    .io_enq_bits_ctrl_disable_mask     (io_in_bits_ctrl_disable_mask),
    .io_enq_bits_ctrl_custom_signal_0  (io_in_bits_ctrl_custom_signal_0),
    .io_enq_bits_ctrl_mem_cmd          (io_in_bits_ctrl_mem_cmd),
    .io_enq_bits_ctrl_mop              (io_in_bits_ctrl_mop),
    .io_enq_bits_ctrl_reg_idx1         (io_in_bits_ctrl_reg_idx1),
    .io_enq_bits_ctrl_reg_idx2         (io_in_bits_ctrl_reg_idx2),
    .io_enq_bits_ctrl_reg_idx3         (io_in_bits_ctrl_reg_idx3),
    .io_enq_bits_ctrl_reg_idxw         (io_in_bits_ctrl_reg_idxw),
    .io_enq_bits_ctrl_wvd              (io_in_bits_ctrl_wvd),
    .io_enq_bits_ctrl_fence            (io_in_bits_ctrl_fence),
    .io_enq_bits_ctrl_sfu              (io_in_bits_ctrl_sfu),
    .io_enq_bits_ctrl_readmask         (io_in_bits_ctrl_readmask),
    .io_enq_bits_ctrl_writemask        (io_in_bits_ctrl_writemask),
    .io_enq_bits_ctrl_wxd              (io_in_bits_ctrl_wxd),
    .io_enq_bits_ctrl_pc               (io_in_bits_ctrl_pc),
    .io_enq_bits_ctrl_imm_ext          (io_in_bits_ctrl_imm_ext),
    .io_enq_bits_ctrl_spike_info_sm_id (io_in_bits_ctrl_spike_info_sm_id),
    .io_enq_bits_ctrl_spike_info_pc    (io_in_bits_ctrl_spike_info_pc),
    .io_enq_bits_ctrl_spike_info_inst  (io_in_bits_ctrl_spike_info_inst),
    .io_enq_bits_ctrl_atomic           (io_in_bits_ctrl_atomic),
    .io_enq_bits_ctrl_aq               (io_in_bits_ctrl_aq),
    .io_enq_bits_ctrl_rl               (io_in_bits_ctrl_rl),
    .io_deq_ready                      (_q_io_deq_ready_T & o_ready),	// ventus/src/pipeline/execution.scala:852:31, :854:51, :884:38
    .io_deq_bits_in1_0                 (_data_buffer_q_io_deq_bits_in1_0),
    .io_deq_bits_in1_1                 (_data_buffer_q_io_deq_bits_in1_1),
    .io_deq_bits_in1_2                 (_data_buffer_q_io_deq_bits_in1_2),
    .io_deq_bits_in1_3                 (_data_buffer_q_io_deq_bits_in1_3),
    .io_deq_bits_in1_4                 (_data_buffer_q_io_deq_bits_in1_4),
    .io_deq_bits_in1_5                 (_data_buffer_q_io_deq_bits_in1_5),
    .io_deq_bits_in1_6                 (_data_buffer_q_io_deq_bits_in1_6),
    .io_deq_bits_in1_7                 (_data_buffer_q_io_deq_bits_in1_7),
    .io_deq_bits_in2_0                 (_data_buffer_q_io_deq_bits_in2_0),
    .io_deq_bits_in2_1                 (_data_buffer_q_io_deq_bits_in2_1),
    .io_deq_bits_in2_2                 (_data_buffer_q_io_deq_bits_in2_2),
    .io_deq_bits_in2_3                 (_data_buffer_q_io_deq_bits_in2_3),
    .io_deq_bits_in2_4                 (_data_buffer_q_io_deq_bits_in2_4),
    .io_deq_bits_in2_5                 (_data_buffer_q_io_deq_bits_in2_5),
    .io_deq_bits_in2_6                 (_data_buffer_q_io_deq_bits_in2_6),
    .io_deq_bits_in2_7                 (_data_buffer_q_io_deq_bits_in2_7),
    .io_deq_bits_mask_0                (_data_buffer_q_io_deq_bits_mask_0),
    .io_deq_bits_mask_1                (_data_buffer_q_io_deq_bits_mask_1),
    .io_deq_bits_mask_2                (_data_buffer_q_io_deq_bits_mask_2),
    .io_deq_bits_mask_3                (_data_buffer_q_io_deq_bits_mask_3),
    .io_deq_bits_mask_4                (_data_buffer_q_io_deq_bits_mask_4),
    .io_deq_bits_mask_5                (_data_buffer_q_io_deq_bits_mask_5),
    .io_deq_bits_mask_6                (_data_buffer_q_io_deq_bits_mask_6),
    .io_deq_bits_mask_7                (_data_buffer_q_io_deq_bits_mask_7),
    .io_deq_bits_ctrl_wid              (_data_buffer_q_io_deq_bits_ctrl_wid),
    .io_deq_bits_ctrl_fp               (_data_buffer_q_io_deq_bits_ctrl_fp),
    .io_deq_bits_ctrl_reverse          (_data_buffer_q_io_deq_bits_ctrl_reverse),
    .io_deq_bits_ctrl_isvec            (_data_buffer_q_io_deq_bits_ctrl_isvec),
    .io_deq_bits_ctrl_alu_fn           (_data_buffer_q_io_deq_bits_ctrl_alu_fn),
    .io_deq_bits_ctrl_reg_idxw         (_data_buffer_q_io_deq_bits_ctrl_reg_idxw),
    .io_deq_bits_ctrl_wvd              (_data_buffer_q_io_deq_bits_ctrl_wvd),
    .io_deq_bits_ctrl_wxd              (_data_buffer_q_io_deq_bits_ctrl_wxd),
    .io_deq_bits_ctrl_spike_info_sm_id (_data_buffer_q_io_deq_bits_ctrl_spike_info_sm_id),
    .io_deq_bits_ctrl_spike_info_pc    (_data_buffer_q_io_deq_bits_ctrl_spike_info_pc),
    .io_deq_bits_ctrl_spike_info_inst  (_data_buffer_q_io_deq_bits_ctrl_spike_info_inst)
  );
  IntDivMod IntDivMod (	// ventus/src/pipeline/execution.scala:833:46
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (_IntDivMod_io_in_ready),
    .io_in_valid       (~_data_buffer_q_io_deq_bits_ctrl_fp & i_valid),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:817:24, :880:{27,38}
    .io_in_bits_a      (_GEN_12 ? _GEN_4[i_cnt] : 32'h1),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:14, :864:25, :870:41, :871:25
    .io_in_bits_d      (_GEN_12 ? _GEN_8[i_cnt] : 32'h1),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :828:14, :864:25, :865:25, :870:41, :871:25, :872:25
    .io_in_bits_signed (~(_data_buffer_q_io_deq_bits_ctrl_alu_fn[1])),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:876:{33,47}
    .io_out_ready      (_Arbiter2_UInt32_io_in_0_ready),	// ventus/src/pipeline/execution.scala:835:55
    .io_out_valid      (_IntDivMod_io_out_valid),
    .io_out_bits_q     (_IntDivMod_io_out_bits_q),
    .io_out_bits_r     (_IntDivMod_io_out_bits_r)
  );
  IntDivMod IntDivMod_1 (	// ventus/src/pipeline/execution.scala:833:46
    .clock             (clock),
    .reset             (reset),
    .io_in_ready       (/* unused */),
    .io_in_valid       (~_data_buffer_q_io_deq_bits_ctrl_fp & i_valid),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:817:24, :880:{27,38}
    .io_in_bits_a      (_GEN_13 ? _GEN_7[i_cnt] : 32'h1),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:14, :864:25, :870:41, :871:25
    .io_in_bits_d      (_GEN_13 ? _GEN_9[i_cnt] : 32'h1),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :828:14, :864:25, :865:25, :870:41, :871:25, :872:25
    .io_in_bits_signed (~(_data_buffer_q_io_deq_bits_ctrl_alu_fn[1])),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:876:{33,47}
    .io_out_ready      (_Arbiter2_UInt32_1_io_in_0_ready),	// ventus/src/pipeline/execution.scala:835:55
    .io_out_valid      (_IntDivMod_1_io_out_valid),
    .io_out_bits_q     (_IntDivMod_1_io_out_bits_q),
    .io_out_bits_r     (_IntDivMod_1_io_out_bits_r)
  );
  FloatDivSqrt FloatDivSqrt (	// ventus/src/pipeline/execution.scala:834:48
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (_FloatDivSqrt_io_in_ready),
    .io_in_valid        (floatDiv_1_in_valid),	// ventus/src/pipeline/execution.scala:881:39
    .io_in_bits_op      (_data_buffer_q_io_deq_bits_ctrl_alu_fn[2:0]),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:878:44
    .io_in_bits_a       (_GEN_12 ? _GEN_4[i_cnt] : 32'h3F800000),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:14, :864:25, :866:27, :870:41, :871:25, :873:27
    .io_in_bits_b       (_GEN_12 ? _GEN_8[i_cnt] : 32'h3F800000),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :828:14, :864:25, :866:27, :867:27, :870:41, :871:25, :874:27
    .io_in_bits_rm      (io_rm),
    .io_out_ready       (_Arbiter2_UInt32_io_in_1_ready),	// ventus/src/pipeline/execution.scala:835:55
    .io_out_valid       (_FloatDivSqrt_io_out_valid),
    .io_out_bits_result (_FloatDivSqrt_io_out_bits_result)
  );
  FloatDivSqrt FloatDivSqrt_1 (	// ventus/src/pipeline/execution.scala:834:48
    .clock              (clock),
    .reset              (reset),
    .io_in_ready        (/* unused */),
    .io_in_valid        (floatDiv_1_in_valid),	// ventus/src/pipeline/execution.scala:881:39
    .io_in_bits_op      (_data_buffer_q_io_deq_bits_ctrl_alu_fn[2:0]),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:878:44
    .io_in_bits_a       (_GEN_13 ? _GEN_7[i_cnt] : 32'h3F800000),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:819:25, :824:{18,27}, :827:14, :864:25, :866:27, :870:41, :871:25, :873:27
    .io_in_bits_b       (_GEN_13 ? _GEN_9[i_cnt] : 32'h3F800000),	// src/main/scala/chisel3/util/Mux.scala:50:70, ventus/src/pipeline/execution.scala:820:25, :824:{18,27}, :828:14, :864:25, :866:27, :867:27, :870:41, :871:25, :874:27
    .io_in_bits_rm      (io_rm),
    .io_out_ready       (_Arbiter2_UInt32_1_io_in_1_ready),	// ventus/src/pipeline/execution.scala:835:55
    .io_out_valid       (_FloatDivSqrt_1_io_out_valid),
    .io_out_bits_result (_FloatDivSqrt_1_io_out_bits_result)
  );
  Arbiter2_UInt32 Arbiter2_UInt32 (	// ventus/src/pipeline/execution.scala:835:55
    .io_in_0_ready (_Arbiter2_UInt32_io_in_0_ready),
    .io_in_0_valid (_IntDivMod_io_out_valid),	// ventus/src/pipeline/execution.scala:833:46
    .io_in_0_bits
      (_data_buffer_q_io_deq_bits_ctrl_alu_fn[0]
         ? _IntDivMod_io_out_bits_r
         : _IntDivMod_io_out_bits_q),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:833:46, :857:{41,55}
    .io_in_1_ready (_Arbiter2_UInt32_io_in_1_ready),
    .io_in_1_valid (_FloatDivSqrt_io_out_valid),	// ventus/src/pipeline/execution.scala:834:48
    .io_in_1_bits  (_FloatDivSqrt_io_out_bits_result),	// ventus/src/pipeline/execution.scala:834:48
    .io_out_ready  (alu_out_arbiter_1_out_ready),	// ventus/src/pipeline/execution.scala:836:87
    .io_out_valid  (_Arbiter2_UInt32_io_out_valid),
    .io_out_bits   (_Arbiter2_UInt32_io_out_bits)
  );
  Arbiter2_UInt32 Arbiter2_UInt32_1 (	// ventus/src/pipeline/execution.scala:835:55
    .io_in_0_ready (_Arbiter2_UInt32_1_io_in_0_ready),
    .io_in_0_valid (_IntDivMod_1_io_out_valid),	// ventus/src/pipeline/execution.scala:833:46
    .io_in_0_bits
      (_data_buffer_q_io_deq_bits_ctrl_alu_fn[0]
         ? _IntDivMod_1_io_out_bits_r
         : _IntDivMod_1_io_out_bits_q),	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:833:46, :857:{41,55}
    .io_in_1_ready (_Arbiter2_UInt32_1_io_in_1_ready),
    .io_in_1_valid (_FloatDivSqrt_1_io_out_valid),	// ventus/src/pipeline/execution.scala:834:48
    .io_in_1_bits  (_FloatDivSqrt_1_io_out_bits_result),	// ventus/src/pipeline/execution.scala:834:48
    .io_out_ready  (alu_out_arbiter_1_out_ready),	// ventus/src/pipeline/execution.scala:836:87
    .io_out_valid  (_Arbiter2_UInt32_1_io_out_valid),
    .io_out_bits   (_Arbiter2_UInt32_1_io_out_bits)
  );
  assign io_in_ready = _data_buffer_q_io_enq_ready;	// src/main/scala/chisel3/util/Decoupled.scala:362:21, ventus/src/pipeline/execution.scala:793:7
endmodule

