|DE10_Standard
CLOCK2_50 => CLOCK2_50.IN3
CLOCK3_50 => CLOCK3_50.IN3
CLOCK4_50 => CLOCK4_50.IN3
CLOCK_50 => CLOCK_50.IN2
KEY[0] => KEY[0].IN1
KEY[1] => KEY[1].IN1
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN1
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] << device_state_Mem:device_state_mem.q_b
LEDR[1] << device_state_Mem:device_state_mem.q_b
LEDR[2] << device_state_Mem:device_state_mem.q_b
LEDR[3] << device_state_Mem:device_state_mem.q_b
LEDR[4] << device_state_Mem:device_state_mem.q_b
LEDR[5] << device_state_Mem:device_state_mem.q_b
LEDR[6] << device_state_Mem:device_state_mem.q_b
LEDR[7] << device_state_Mem:device_state_mem.q_b
LEDR[8] << device_state_Mem:device_state_mem.q_b
LEDR[9] << device_state_Mem:device_state_mem.q_b
HEX0[0] << digital_tube:comb_15.port2
HEX0[1] << digital_tube:comb_15.port2
HEX0[2] << digital_tube:comb_15.port2
HEX0[3] << digital_tube:comb_15.port2
HEX0[4] << digital_tube:comb_15.port2
HEX0[5] << digital_tube:comb_15.port2
HEX0[6] << digital_tube:comb_15.port2
HEX1[0] << digital_tube:comb_16.port2
HEX1[1] << digital_tube:comb_16.port2
HEX1[2] << digital_tube:comb_16.port2
HEX1[3] << digital_tube:comb_16.port2
HEX1[4] << digital_tube:comb_16.port2
HEX1[5] << digital_tube:comb_16.port2
HEX1[6] << digital_tube:comb_16.port2
HEX2[0] << digital_tube:comb_17.port2
HEX2[1] << digital_tube:comb_17.port2
HEX2[2] << digital_tube:comb_17.port2
HEX2[3] << digital_tube:comb_17.port2
HEX2[4] << digital_tube:comb_17.port2
HEX2[5] << digital_tube:comb_17.port2
HEX2[6] << digital_tube:comb_17.port2
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
VGA_BLANK_N << VGA:VGA_model.VGA_BLANK_N
VGA_B[0] << VGA:VGA_model.VGA_B
VGA_B[1] << VGA:VGA_model.VGA_B
VGA_B[2] << VGA:VGA_model.VGA_B
VGA_B[3] << VGA:VGA_model.VGA_B
VGA_B[4] << VGA:VGA_model.VGA_B
VGA_B[5] << VGA:VGA_model.VGA_B
VGA_B[6] << VGA:VGA_model.VGA_B
VGA_B[7] << VGA:VGA_model.VGA_B
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << VGA:VGA_model.VGA_G
VGA_G[1] << VGA:VGA_model.VGA_G
VGA_G[2] << VGA:VGA_model.VGA_G
VGA_G[3] << VGA:VGA_model.VGA_G
VGA_G[4] << VGA:VGA_model.VGA_G
VGA_G[5] << VGA:VGA_model.VGA_G
VGA_G[6] << VGA:VGA_model.VGA_G
VGA_G[7] << VGA:VGA_model.VGA_G
VGA_HS << VGA:VGA_model.VGA_HS
VGA_R[0] << VGA:VGA_model.VGA_R
VGA_R[1] << VGA:VGA_model.VGA_R
VGA_R[2] << VGA:VGA_model.VGA_R
VGA_R[3] << VGA:VGA_model.VGA_R
VGA_R[4] << VGA:VGA_model.VGA_R
VGA_R[5] << VGA:VGA_model.VGA_R
VGA_R[6] << VGA:VGA_model.VGA_R
VGA_R[7] << VGA:VGA_model.VGA_R
VGA_SYNC_N << VGA:VGA_model.VGA_SYNC_N
VGA_VS << VGA:VGA_model.VGA_VS
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> Sound:sound_model.AUD_ADCLRCK
AUD_BCLK <> Sound:sound_model.AUD_BCLK
AUD_DACDAT << Sound:sound_model.AUD_DACDAT
AUD_DACLRCK <> Sound:sound_model.AUD_DACLRCK
AUD_XCK << Sound:sound_model.AUD_XCK
PS2_CLK <> Keyboard:Keyboard_model.PS2_CLK
PS2_CLK2 <> Keyboard:Keyboard_model.PS2_CLK2
PS2_DAT <> Keyboard:Keyboard_model.PS2_DAT
PS2_DAT2 <> Keyboard:Keyboard_model.PS2_DAT2
FPGA_I2C_SCLK << Sound:sound_model.FPGA_I2C_SCLK
FPGA_I2C_SDAT <> Sound:sound_model.FPGA_I2C_SDAT


|DE10_Standard|VGA:VGA_model
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN2
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= <GND>
LEDR[1] <= <GND>
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
VGA_BLANK_N <= Screen:Sc.port7
VGA_B[0] <= Screen:Sc.port4
VGA_B[1] <= Screen:Sc.port4
VGA_B[2] <= Screen:Sc.port4
VGA_B[3] <= Screen:Sc.port4
VGA_B[4] <= Screen:Sc.port4
VGA_B[5] <= Screen:Sc.port4
VGA_B[6] <= Screen:Sc.port4
VGA_B[7] <= Screen:Sc.port4
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= Screen:Sc.port3
VGA_G[1] <= Screen:Sc.port3
VGA_G[2] <= Screen:Sc.port3
VGA_G[3] <= Screen:Sc.port3
VGA_G[4] <= Screen:Sc.port3
VGA_G[5] <= Screen:Sc.port3
VGA_G[6] <= Screen:Sc.port3
VGA_G[7] <= Screen:Sc.port3
VGA_HS <= Screen:Sc.port9
VGA_R[0] <= Screen:Sc.port2
VGA_R[1] <= Screen:Sc.port2
VGA_R[2] <= Screen:Sc.port2
VGA_R[3] <= Screen:Sc.port2
VGA_R[4] <= Screen:Sc.port2
VGA_R[5] <= Screen:Sc.port2
VGA_R[6] <= Screen:Sc.port2
VGA_R[7] <= Screen:Sc.port2
VGA_SYNC_N <= Screen:Sc.port6
VGA_VS <= Screen:Sc.port8
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
show_model[0] => always2.IN1
show_model[0] => always2.IN1
show_model[0] => always2.IN1
show_model[0] => always2.IN1
show_model[1] => ~NO_FANOUT~
show_model[2] => ~NO_FANOUT~
background[0] => Mux21.IN6
background[0] => Mux22.IN6
background[0] => Mux23.IN6
background[0] => Mux24.IN6
background[0] => Mux25.IN6
background[0] => Mux26.IN6
background[0] => Mux27.IN6
background[0] => Mux28.IN6
background[0] => Mux29.IN6
background[0] => Mux30.IN6
background[0] => Mux31.IN6
background[0] => Mux32.IN6
background[1] => Mux21.IN5
background[1] => Mux22.IN5
background[1] => Mux23.IN5
background[1] => Mux24.IN5
background[1] => Mux25.IN5
background[1] => Mux26.IN5
background[1] => Mux27.IN5
background[1] => Mux28.IN5
background[1] => Mux29.IN5
background[1] => Mux30.IN5
background[1] => Mux31.IN5
background[1] => Mux32.IN5
background[2] => Mux21.IN4
background[2] => Mux22.IN4
background[2] => Mux23.IN4
background[2] => Mux24.IN4
background[2] => Mux25.IN4
background[2] => Mux26.IN4
background[2] => Mux27.IN4
background[2] => Mux28.IN4
background[2] => Mux29.IN4
background[2] => Mux30.IN4
background[2] => Mux31.IN4
background[2] => Mux32.IN4
move_model[0] => Equal6.IN5
move_model[0] => Equal7.IN5
move_model[1] => Equal6.IN4
move_model[1] => Equal7.IN4
move_model[2] => Equal6.IN3
move_model[2] => Equal7.IN3
font_model[0] => Mux9.IN8
font_model[0] => Mux10.IN8
font_model[0] => Mux11.IN8
font_model[0] => Mux12.IN8
font_model[0] => Mux13.IN8
font_model[0] => Mux14.IN8
font_model[0] => Mux15.IN8
font_model[0] => Mux16.IN8
font_model[0] => Mux17.IN8
font_model[0] => Mux18.IN8
font_model[0] => Mux19.IN8
font_model[0] => Mux20.IN8
font_model[1] => Mux9.IN7
font_model[1] => Mux10.IN7
font_model[1] => Mux11.IN7
font_model[1] => Mux12.IN7
font_model[1] => Mux13.IN7
font_model[1] => Mux14.IN7
font_model[1] => Mux15.IN7
font_model[1] => Mux16.IN7
font_model[1] => Mux17.IN7
font_model[1] => Mux18.IN7
font_model[1] => Mux19.IN7
font_model[1] => Mux20.IN7
font_model[2] => Mux9.IN6
font_model[2] => Mux10.IN6
font_model[2] => Mux11.IN6
font_model[2] => Mux12.IN6
font_model[2] => Mux13.IN6
font_model[2] => Mux14.IN6
font_model[2] => Mux15.IN6
font_model[2] => Mux16.IN6
font_model[2] => Mux17.IN6
font_model[2] => Mux18.IN6
font_model[2] => Mux19.IN6
font_model[2] => Mux20.IN6
font_color[0] => Mux20.IN9
font_color[1] => Mux19.IN9
font_color[2] => Mux18.IN9
font_color[3] => Mux17.IN9
font_color[4] => Mux16.IN9
font_color[5] => Mux15.IN9
font_color[6] => Mux14.IN9
font_color[7] => Mux13.IN9
font_color[8] => Mux12.IN9
font_color[9] => Mux11.IN9
font_color[10] => Mux10.IN9
font_color[11] => Mux9.IN9
choose_icon[0] => Equal0.IN31
choose_icon[0] => Equal1.IN0
choose_icon[0] => Equal2.IN31
choose_icon[0] => Equal3.IN1
choose_icon[1] => Equal0.IN30
choose_icon[1] => Equal1.IN31
choose_icon[1] => Equal2.IN0
choose_icon[1] => Equal3.IN0
choose_icon[2] => Equal0.IN29
choose_icon[2] => Equal1.IN30
choose_icon[2] => Equal2.IN30
choose_icon[2] => Equal3.IN31
font_address[0] <= Line:L.port2
font_address[1] <= Line:L.port2
font_address[2] <= Line:L.port2
font_address[3] <= Line:L.port2
font_address[4] <= Line:L.port2
font_address[5] <= Line:L.port2
font_address[6] <= Line:L.port2
font_address[7] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
font_address[8] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
font_address[9] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
font_address[10] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
font_address[11] <= Add7.DB_MAX_OUTPUT_PORT_TYPE
char[0] => Mux7.IN3
char[1] => Mux6.IN3
char[2] => Mux5.IN3
char[3] => Mux4.IN3
char[4] => Mux3.IN3
char[5] => Mux2.IN3
char[6] => Mux1.IN3
char[7] => Mux0.IN3
char[8] => Mux7.IN2
char[9] => Mux6.IN2
char[10] => Mux5.IN2
char[11] => Mux4.IN2
char[12] => Mux3.IN2
char[13] => Mux2.IN2
char[14] => Mux1.IN2
char[15] => Mux0.IN2
char[16] => Mux7.IN1
char[17] => Mux6.IN1
char[18] => Mux5.IN1
char[19] => Mux4.IN1
char[20] => Mux3.IN1
char[21] => Mux2.IN1
char[22] => Mux1.IN1
char[23] => Mux0.IN1
char[24] => Mux7.IN0
char[25] => Mux6.IN0
char[26] => Mux5.IN0
char[27] => Mux4.IN0
char[28] => Mux3.IN0
char[29] => Mux2.IN0
char[30] => Mux1.IN0
char[31] => Mux0.IN0


|DE10_Standard|VGA:VGA_model|Line:L
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Line:L|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_sdg1:auto_generated.address_a[0]
address_a[1] => altsyncram_sdg1:auto_generated.address_a[1]
address_a[2] => altsyncram_sdg1:auto_generated.address_a[2]
address_a[3] => altsyncram_sdg1:auto_generated.address_a[3]
address_a[4] => altsyncram_sdg1:auto_generated.address_a[4]
address_a[5] => altsyncram_sdg1:auto_generated.address_a[5]
address_a[6] => altsyncram_sdg1:auto_generated.address_a[6]
address_a[7] => altsyncram_sdg1:auto_generated.address_a[7]
address_a[8] => altsyncram_sdg1:auto_generated.address_a[8]
address_a[9] => altsyncram_sdg1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_sdg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_sdg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_sdg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_sdg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_sdg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_sdg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_sdg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_sdg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_sdg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_sdg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_sdg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_sdg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_sdg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Line:L|altsyncram:altsyncram_component|altsyncram_sdg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Font:F
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a
q[64] <= altsyncram:altsyncram_component.q_a
q[65] <= altsyncram:altsyncram_component.q_a
q[66] <= altsyncram:altsyncram_component.q_a
q[67] <= altsyncram:altsyncram_component.q_a
q[68] <= altsyncram:altsyncram_component.q_a
q[69] <= altsyncram:altsyncram_component.q_a
q[70] <= altsyncram:altsyncram_component.q_a
q[71] <= altsyncram:altsyncram_component.q_a
q[72] <= altsyncram:altsyncram_component.q_a
q[73] <= altsyncram:altsyncram_component.q_a
q[74] <= altsyncram:altsyncram_component.q_a
q[75] <= altsyncram:altsyncram_component.q_a
q[76] <= altsyncram:altsyncram_component.q_a
q[77] <= altsyncram:altsyncram_component.q_a
q[78] <= altsyncram:altsyncram_component.q_a
q[79] <= altsyncram:altsyncram_component.q_a
q[80] <= altsyncram:altsyncram_component.q_a
q[81] <= altsyncram:altsyncram_component.q_a
q[82] <= altsyncram:altsyncram_component.q_a
q[83] <= altsyncram:altsyncram_component.q_a
q[84] <= altsyncram:altsyncram_component.q_a
q[85] <= altsyncram:altsyncram_component.q_a
q[86] <= altsyncram:altsyncram_component.q_a
q[87] <= altsyncram:altsyncram_component.q_a
q[88] <= altsyncram:altsyncram_component.q_a
q[89] <= altsyncram:altsyncram_component.q_a
q[90] <= altsyncram:altsyncram_component.q_a
q[91] <= altsyncram:altsyncram_component.q_a
q[92] <= altsyncram:altsyncram_component.q_a
q[93] <= altsyncram:altsyncram_component.q_a
q[94] <= altsyncram:altsyncram_component.q_a
q[95] <= altsyncram:altsyncram_component.q_a
q[96] <= altsyncram:altsyncram_component.q_a
q[97] <= altsyncram:altsyncram_component.q_a
q[98] <= altsyncram:altsyncram_component.q_a
q[99] <= altsyncram:altsyncram_component.q_a
q[100] <= altsyncram:altsyncram_component.q_a
q[101] <= altsyncram:altsyncram_component.q_a
q[102] <= altsyncram:altsyncram_component.q_a
q[103] <= altsyncram:altsyncram_component.q_a
q[104] <= altsyncram:altsyncram_component.q_a
q[105] <= altsyncram:altsyncram_component.q_a
q[106] <= altsyncram:altsyncram_component.q_a
q[107] <= altsyncram:altsyncram_component.q_a
q[108] <= altsyncram:altsyncram_component.q_a
q[109] <= altsyncram:altsyncram_component.q_a
q[110] <= altsyncram:altsyncram_component.q_a
q[111] <= altsyncram:altsyncram_component.q_a
q[112] <= altsyncram:altsyncram_component.q_a
q[113] <= altsyncram:altsyncram_component.q_a
q[114] <= altsyncram:altsyncram_component.q_a
q[115] <= altsyncram:altsyncram_component.q_a
q[116] <= altsyncram:altsyncram_component.q_a
q[117] <= altsyncram:altsyncram_component.q_a
q[118] <= altsyncram:altsyncram_component.q_a
q[119] <= altsyncram:altsyncram_component.q_a
q[120] <= altsyncram:altsyncram_component.q_a
q[121] <= altsyncram:altsyncram_component.q_a
q[122] <= altsyncram:altsyncram_component.q_a
q[123] <= altsyncram:altsyncram_component.q_a
q[124] <= altsyncram:altsyncram_component.q_a
q[125] <= altsyncram:altsyncram_component.q_a
q[126] <= altsyncram:altsyncram_component.q_a
q[127] <= altsyncram:altsyncram_component.q_a
q[128] <= altsyncram:altsyncram_component.q_a
q[129] <= altsyncram:altsyncram_component.q_a
q[130] <= altsyncram:altsyncram_component.q_a
q[131] <= altsyncram:altsyncram_component.q_a
q[132] <= altsyncram:altsyncram_component.q_a
q[133] <= altsyncram:altsyncram_component.q_a
q[134] <= altsyncram:altsyncram_component.q_a
q[135] <= altsyncram:altsyncram_component.q_a
q[136] <= altsyncram:altsyncram_component.q_a
q[137] <= altsyncram:altsyncram_component.q_a
q[138] <= altsyncram:altsyncram_component.q_a
q[139] <= altsyncram:altsyncram_component.q_a
q[140] <= altsyncram:altsyncram_component.q_a
q[141] <= altsyncram:altsyncram_component.q_a
q[142] <= altsyncram:altsyncram_component.q_a
q[143] <= altsyncram:altsyncram_component.q_a
q[144] <= altsyncram:altsyncram_component.q_a
q[145] <= altsyncram:altsyncram_component.q_a
q[146] <= altsyncram:altsyncram_component.q_a
q[147] <= altsyncram:altsyncram_component.q_a
q[148] <= altsyncram:altsyncram_component.q_a
q[149] <= altsyncram:altsyncram_component.q_a
q[150] <= altsyncram:altsyncram_component.q_a
q[151] <= altsyncram:altsyncram_component.q_a
q[152] <= altsyncram:altsyncram_component.q_a
q[153] <= altsyncram:altsyncram_component.q_a
q[154] <= altsyncram:altsyncram_component.q_a
q[155] <= altsyncram:altsyncram_component.q_a
q[156] <= altsyncram:altsyncram_component.q_a
q[157] <= altsyncram:altsyncram_component.q_a
q[158] <= altsyncram:altsyncram_component.q_a
q[159] <= altsyncram:altsyncram_component.q_a
q[160] <= altsyncram:altsyncram_component.q_a
q[161] <= altsyncram:altsyncram_component.q_a
q[162] <= altsyncram:altsyncram_component.q_a
q[163] <= altsyncram:altsyncram_component.q_a
q[164] <= altsyncram:altsyncram_component.q_a
q[165] <= altsyncram:altsyncram_component.q_a
q[166] <= altsyncram:altsyncram_component.q_a
q[167] <= altsyncram:altsyncram_component.q_a
q[168] <= altsyncram:altsyncram_component.q_a
q[169] <= altsyncram:altsyncram_component.q_a
q[170] <= altsyncram:altsyncram_component.q_a
q[171] <= altsyncram:altsyncram_component.q_a
q[172] <= altsyncram:altsyncram_component.q_a
q[173] <= altsyncram:altsyncram_component.q_a
q[174] <= altsyncram:altsyncram_component.q_a
q[175] <= altsyncram:altsyncram_component.q_a
q[176] <= altsyncram:altsyncram_component.q_a
q[177] <= altsyncram:altsyncram_component.q_a
q[178] <= altsyncram:altsyncram_component.q_a
q[179] <= altsyncram:altsyncram_component.q_a
q[180] <= altsyncram:altsyncram_component.q_a
q[181] <= altsyncram:altsyncram_component.q_a
q[182] <= altsyncram:altsyncram_component.q_a
q[183] <= altsyncram:altsyncram_component.q_a
q[184] <= altsyncram:altsyncram_component.q_a
q[185] <= altsyncram:altsyncram_component.q_a
q[186] <= altsyncram:altsyncram_component.q_a
q[187] <= altsyncram:altsyncram_component.q_a
q[188] <= altsyncram:altsyncram_component.q_a
q[189] <= altsyncram:altsyncram_component.q_a
q[190] <= altsyncram:altsyncram_component.q_a
q[191] <= altsyncram:altsyncram_component.q_a
q[192] <= altsyncram:altsyncram_component.q_a
q[193] <= altsyncram:altsyncram_component.q_a
q[194] <= altsyncram:altsyncram_component.q_a
q[195] <= altsyncram:altsyncram_component.q_a
q[196] <= altsyncram:altsyncram_component.q_a
q[197] <= altsyncram:altsyncram_component.q_a
q[198] <= altsyncram:altsyncram_component.q_a
q[199] <= altsyncram:altsyncram_component.q_a
q[200] <= altsyncram:altsyncram_component.q_a
q[201] <= altsyncram:altsyncram_component.q_a
q[202] <= altsyncram:altsyncram_component.q_a
q[203] <= altsyncram:altsyncram_component.q_a
q[204] <= altsyncram:altsyncram_component.q_a
q[205] <= altsyncram:altsyncram_component.q_a
q[206] <= altsyncram:altsyncram_component.q_a
q[207] <= altsyncram:altsyncram_component.q_a
q[208] <= altsyncram:altsyncram_component.q_a
q[209] <= altsyncram:altsyncram_component.q_a
q[210] <= altsyncram:altsyncram_component.q_a
q[211] <= altsyncram:altsyncram_component.q_a
q[212] <= altsyncram:altsyncram_component.q_a
q[213] <= altsyncram:altsyncram_component.q_a
q[214] <= altsyncram:altsyncram_component.q_a
q[215] <= altsyncram:altsyncram_component.q_a
q[216] <= altsyncram:altsyncram_component.q_a
q[217] <= altsyncram:altsyncram_component.q_a
q[218] <= altsyncram:altsyncram_component.q_a
q[219] <= altsyncram:altsyncram_component.q_a
q[220] <= altsyncram:altsyncram_component.q_a
q[221] <= altsyncram:altsyncram_component.q_a
q[222] <= altsyncram:altsyncram_component.q_a
q[223] <= altsyncram:altsyncram_component.q_a
q[224] <= altsyncram:altsyncram_component.q_a
q[225] <= altsyncram:altsyncram_component.q_a
q[226] <= altsyncram:altsyncram_component.q_a
q[227] <= altsyncram:altsyncram_component.q_a
q[228] <= altsyncram:altsyncram_component.q_a
q[229] <= altsyncram:altsyncram_component.q_a
q[230] <= altsyncram:altsyncram_component.q_a
q[231] <= altsyncram:altsyncram_component.q_a
q[232] <= altsyncram:altsyncram_component.q_a
q[233] <= altsyncram:altsyncram_component.q_a
q[234] <= altsyncram:altsyncram_component.q_a
q[235] <= altsyncram:altsyncram_component.q_a
q[236] <= altsyncram:altsyncram_component.q_a
q[237] <= altsyncram:altsyncram_component.q_a
q[238] <= altsyncram:altsyncram_component.q_a
q[239] <= altsyncram:altsyncram_component.q_a
q[240] <= altsyncram:altsyncram_component.q_a
q[241] <= altsyncram:altsyncram_component.q_a
q[242] <= altsyncram:altsyncram_component.q_a
q[243] <= altsyncram:altsyncram_component.q_a
q[244] <= altsyncram:altsyncram_component.q_a
q[245] <= altsyncram:altsyncram_component.q_a
q[246] <= altsyncram:altsyncram_component.q_a
q[247] <= altsyncram:altsyncram_component.q_a
q[248] <= altsyncram:altsyncram_component.q_a
q[249] <= altsyncram:altsyncram_component.q_a
q[250] <= altsyncram:altsyncram_component.q_a
q[251] <= altsyncram:altsyncram_component.q_a
q[252] <= altsyncram:altsyncram_component.q_a
q[253] <= altsyncram:altsyncram_component.q_a
q[254] <= altsyncram:altsyncram_component.q_a
q[255] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Font:F|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_a[64] => ~NO_FANOUT~
data_a[65] => ~NO_FANOUT~
data_a[66] => ~NO_FANOUT~
data_a[67] => ~NO_FANOUT~
data_a[68] => ~NO_FANOUT~
data_a[69] => ~NO_FANOUT~
data_a[70] => ~NO_FANOUT~
data_a[71] => ~NO_FANOUT~
data_a[72] => ~NO_FANOUT~
data_a[73] => ~NO_FANOUT~
data_a[74] => ~NO_FANOUT~
data_a[75] => ~NO_FANOUT~
data_a[76] => ~NO_FANOUT~
data_a[77] => ~NO_FANOUT~
data_a[78] => ~NO_FANOUT~
data_a[79] => ~NO_FANOUT~
data_a[80] => ~NO_FANOUT~
data_a[81] => ~NO_FANOUT~
data_a[82] => ~NO_FANOUT~
data_a[83] => ~NO_FANOUT~
data_a[84] => ~NO_FANOUT~
data_a[85] => ~NO_FANOUT~
data_a[86] => ~NO_FANOUT~
data_a[87] => ~NO_FANOUT~
data_a[88] => ~NO_FANOUT~
data_a[89] => ~NO_FANOUT~
data_a[90] => ~NO_FANOUT~
data_a[91] => ~NO_FANOUT~
data_a[92] => ~NO_FANOUT~
data_a[93] => ~NO_FANOUT~
data_a[94] => ~NO_FANOUT~
data_a[95] => ~NO_FANOUT~
data_a[96] => ~NO_FANOUT~
data_a[97] => ~NO_FANOUT~
data_a[98] => ~NO_FANOUT~
data_a[99] => ~NO_FANOUT~
data_a[100] => ~NO_FANOUT~
data_a[101] => ~NO_FANOUT~
data_a[102] => ~NO_FANOUT~
data_a[103] => ~NO_FANOUT~
data_a[104] => ~NO_FANOUT~
data_a[105] => ~NO_FANOUT~
data_a[106] => ~NO_FANOUT~
data_a[107] => ~NO_FANOUT~
data_a[108] => ~NO_FANOUT~
data_a[109] => ~NO_FANOUT~
data_a[110] => ~NO_FANOUT~
data_a[111] => ~NO_FANOUT~
data_a[112] => ~NO_FANOUT~
data_a[113] => ~NO_FANOUT~
data_a[114] => ~NO_FANOUT~
data_a[115] => ~NO_FANOUT~
data_a[116] => ~NO_FANOUT~
data_a[117] => ~NO_FANOUT~
data_a[118] => ~NO_FANOUT~
data_a[119] => ~NO_FANOUT~
data_a[120] => ~NO_FANOUT~
data_a[121] => ~NO_FANOUT~
data_a[122] => ~NO_FANOUT~
data_a[123] => ~NO_FANOUT~
data_a[124] => ~NO_FANOUT~
data_a[125] => ~NO_FANOUT~
data_a[126] => ~NO_FANOUT~
data_a[127] => ~NO_FANOUT~
data_a[128] => ~NO_FANOUT~
data_a[129] => ~NO_FANOUT~
data_a[130] => ~NO_FANOUT~
data_a[131] => ~NO_FANOUT~
data_a[132] => ~NO_FANOUT~
data_a[133] => ~NO_FANOUT~
data_a[134] => ~NO_FANOUT~
data_a[135] => ~NO_FANOUT~
data_a[136] => ~NO_FANOUT~
data_a[137] => ~NO_FANOUT~
data_a[138] => ~NO_FANOUT~
data_a[139] => ~NO_FANOUT~
data_a[140] => ~NO_FANOUT~
data_a[141] => ~NO_FANOUT~
data_a[142] => ~NO_FANOUT~
data_a[143] => ~NO_FANOUT~
data_a[144] => ~NO_FANOUT~
data_a[145] => ~NO_FANOUT~
data_a[146] => ~NO_FANOUT~
data_a[147] => ~NO_FANOUT~
data_a[148] => ~NO_FANOUT~
data_a[149] => ~NO_FANOUT~
data_a[150] => ~NO_FANOUT~
data_a[151] => ~NO_FANOUT~
data_a[152] => ~NO_FANOUT~
data_a[153] => ~NO_FANOUT~
data_a[154] => ~NO_FANOUT~
data_a[155] => ~NO_FANOUT~
data_a[156] => ~NO_FANOUT~
data_a[157] => ~NO_FANOUT~
data_a[158] => ~NO_FANOUT~
data_a[159] => ~NO_FANOUT~
data_a[160] => ~NO_FANOUT~
data_a[161] => ~NO_FANOUT~
data_a[162] => ~NO_FANOUT~
data_a[163] => ~NO_FANOUT~
data_a[164] => ~NO_FANOUT~
data_a[165] => ~NO_FANOUT~
data_a[166] => ~NO_FANOUT~
data_a[167] => ~NO_FANOUT~
data_a[168] => ~NO_FANOUT~
data_a[169] => ~NO_FANOUT~
data_a[170] => ~NO_FANOUT~
data_a[171] => ~NO_FANOUT~
data_a[172] => ~NO_FANOUT~
data_a[173] => ~NO_FANOUT~
data_a[174] => ~NO_FANOUT~
data_a[175] => ~NO_FANOUT~
data_a[176] => ~NO_FANOUT~
data_a[177] => ~NO_FANOUT~
data_a[178] => ~NO_FANOUT~
data_a[179] => ~NO_FANOUT~
data_a[180] => ~NO_FANOUT~
data_a[181] => ~NO_FANOUT~
data_a[182] => ~NO_FANOUT~
data_a[183] => ~NO_FANOUT~
data_a[184] => ~NO_FANOUT~
data_a[185] => ~NO_FANOUT~
data_a[186] => ~NO_FANOUT~
data_a[187] => ~NO_FANOUT~
data_a[188] => ~NO_FANOUT~
data_a[189] => ~NO_FANOUT~
data_a[190] => ~NO_FANOUT~
data_a[191] => ~NO_FANOUT~
data_a[192] => ~NO_FANOUT~
data_a[193] => ~NO_FANOUT~
data_a[194] => ~NO_FANOUT~
data_a[195] => ~NO_FANOUT~
data_a[196] => ~NO_FANOUT~
data_a[197] => ~NO_FANOUT~
data_a[198] => ~NO_FANOUT~
data_a[199] => ~NO_FANOUT~
data_a[200] => ~NO_FANOUT~
data_a[201] => ~NO_FANOUT~
data_a[202] => ~NO_FANOUT~
data_a[203] => ~NO_FANOUT~
data_a[204] => ~NO_FANOUT~
data_a[205] => ~NO_FANOUT~
data_a[206] => ~NO_FANOUT~
data_a[207] => ~NO_FANOUT~
data_a[208] => ~NO_FANOUT~
data_a[209] => ~NO_FANOUT~
data_a[210] => ~NO_FANOUT~
data_a[211] => ~NO_FANOUT~
data_a[212] => ~NO_FANOUT~
data_a[213] => ~NO_FANOUT~
data_a[214] => ~NO_FANOUT~
data_a[215] => ~NO_FANOUT~
data_a[216] => ~NO_FANOUT~
data_a[217] => ~NO_FANOUT~
data_a[218] => ~NO_FANOUT~
data_a[219] => ~NO_FANOUT~
data_a[220] => ~NO_FANOUT~
data_a[221] => ~NO_FANOUT~
data_a[222] => ~NO_FANOUT~
data_a[223] => ~NO_FANOUT~
data_a[224] => ~NO_FANOUT~
data_a[225] => ~NO_FANOUT~
data_a[226] => ~NO_FANOUT~
data_a[227] => ~NO_FANOUT~
data_a[228] => ~NO_FANOUT~
data_a[229] => ~NO_FANOUT~
data_a[230] => ~NO_FANOUT~
data_a[231] => ~NO_FANOUT~
data_a[232] => ~NO_FANOUT~
data_a[233] => ~NO_FANOUT~
data_a[234] => ~NO_FANOUT~
data_a[235] => ~NO_FANOUT~
data_a[236] => ~NO_FANOUT~
data_a[237] => ~NO_FANOUT~
data_a[238] => ~NO_FANOUT~
data_a[239] => ~NO_FANOUT~
data_a[240] => ~NO_FANOUT~
data_a[241] => ~NO_FANOUT~
data_a[242] => ~NO_FANOUT~
data_a[243] => ~NO_FANOUT~
data_a[244] => ~NO_FANOUT~
data_a[245] => ~NO_FANOUT~
data_a[246] => ~NO_FANOUT~
data_a[247] => ~NO_FANOUT~
data_a[248] => ~NO_FANOUT~
data_a[249] => ~NO_FANOUT~
data_a[250] => ~NO_FANOUT~
data_a[251] => ~NO_FANOUT~
data_a[252] => ~NO_FANOUT~
data_a[253] => ~NO_FANOUT~
data_a[254] => ~NO_FANOUT~
data_a[255] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_12g1:auto_generated.address_a[0]
address_a[1] => altsyncram_12g1:auto_generated.address_a[1]
address_a[2] => altsyncram_12g1:auto_generated.address_a[2]
address_a[3] => altsyncram_12g1:auto_generated.address_a[3]
address_a[4] => altsyncram_12g1:auto_generated.address_a[4]
address_a[5] => altsyncram_12g1:auto_generated.address_a[5]
address_a[6] => altsyncram_12g1:auto_generated.address_a[6]
address_a[7] => altsyncram_12g1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_12g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_12g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_12g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_12g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_12g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_12g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_12g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_12g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_12g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_12g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_12g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_12g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_12g1:auto_generated.q_a[11]
q_a[12] <= altsyncram_12g1:auto_generated.q_a[12]
q_a[13] <= altsyncram_12g1:auto_generated.q_a[13]
q_a[14] <= altsyncram_12g1:auto_generated.q_a[14]
q_a[15] <= altsyncram_12g1:auto_generated.q_a[15]
q_a[16] <= altsyncram_12g1:auto_generated.q_a[16]
q_a[17] <= altsyncram_12g1:auto_generated.q_a[17]
q_a[18] <= altsyncram_12g1:auto_generated.q_a[18]
q_a[19] <= altsyncram_12g1:auto_generated.q_a[19]
q_a[20] <= altsyncram_12g1:auto_generated.q_a[20]
q_a[21] <= altsyncram_12g1:auto_generated.q_a[21]
q_a[22] <= altsyncram_12g1:auto_generated.q_a[22]
q_a[23] <= altsyncram_12g1:auto_generated.q_a[23]
q_a[24] <= altsyncram_12g1:auto_generated.q_a[24]
q_a[25] <= altsyncram_12g1:auto_generated.q_a[25]
q_a[26] <= altsyncram_12g1:auto_generated.q_a[26]
q_a[27] <= altsyncram_12g1:auto_generated.q_a[27]
q_a[28] <= altsyncram_12g1:auto_generated.q_a[28]
q_a[29] <= altsyncram_12g1:auto_generated.q_a[29]
q_a[30] <= altsyncram_12g1:auto_generated.q_a[30]
q_a[31] <= altsyncram_12g1:auto_generated.q_a[31]
q_a[32] <= altsyncram_12g1:auto_generated.q_a[32]
q_a[33] <= altsyncram_12g1:auto_generated.q_a[33]
q_a[34] <= altsyncram_12g1:auto_generated.q_a[34]
q_a[35] <= altsyncram_12g1:auto_generated.q_a[35]
q_a[36] <= altsyncram_12g1:auto_generated.q_a[36]
q_a[37] <= altsyncram_12g1:auto_generated.q_a[37]
q_a[38] <= altsyncram_12g1:auto_generated.q_a[38]
q_a[39] <= altsyncram_12g1:auto_generated.q_a[39]
q_a[40] <= altsyncram_12g1:auto_generated.q_a[40]
q_a[41] <= altsyncram_12g1:auto_generated.q_a[41]
q_a[42] <= altsyncram_12g1:auto_generated.q_a[42]
q_a[43] <= altsyncram_12g1:auto_generated.q_a[43]
q_a[44] <= altsyncram_12g1:auto_generated.q_a[44]
q_a[45] <= altsyncram_12g1:auto_generated.q_a[45]
q_a[46] <= altsyncram_12g1:auto_generated.q_a[46]
q_a[47] <= altsyncram_12g1:auto_generated.q_a[47]
q_a[48] <= altsyncram_12g1:auto_generated.q_a[48]
q_a[49] <= altsyncram_12g1:auto_generated.q_a[49]
q_a[50] <= altsyncram_12g1:auto_generated.q_a[50]
q_a[51] <= altsyncram_12g1:auto_generated.q_a[51]
q_a[52] <= altsyncram_12g1:auto_generated.q_a[52]
q_a[53] <= altsyncram_12g1:auto_generated.q_a[53]
q_a[54] <= altsyncram_12g1:auto_generated.q_a[54]
q_a[55] <= altsyncram_12g1:auto_generated.q_a[55]
q_a[56] <= altsyncram_12g1:auto_generated.q_a[56]
q_a[57] <= altsyncram_12g1:auto_generated.q_a[57]
q_a[58] <= altsyncram_12g1:auto_generated.q_a[58]
q_a[59] <= altsyncram_12g1:auto_generated.q_a[59]
q_a[60] <= altsyncram_12g1:auto_generated.q_a[60]
q_a[61] <= altsyncram_12g1:auto_generated.q_a[61]
q_a[62] <= altsyncram_12g1:auto_generated.q_a[62]
q_a[63] <= altsyncram_12g1:auto_generated.q_a[63]
q_a[64] <= altsyncram_12g1:auto_generated.q_a[64]
q_a[65] <= altsyncram_12g1:auto_generated.q_a[65]
q_a[66] <= altsyncram_12g1:auto_generated.q_a[66]
q_a[67] <= altsyncram_12g1:auto_generated.q_a[67]
q_a[68] <= altsyncram_12g1:auto_generated.q_a[68]
q_a[69] <= altsyncram_12g1:auto_generated.q_a[69]
q_a[70] <= altsyncram_12g1:auto_generated.q_a[70]
q_a[71] <= altsyncram_12g1:auto_generated.q_a[71]
q_a[72] <= altsyncram_12g1:auto_generated.q_a[72]
q_a[73] <= altsyncram_12g1:auto_generated.q_a[73]
q_a[74] <= altsyncram_12g1:auto_generated.q_a[74]
q_a[75] <= altsyncram_12g1:auto_generated.q_a[75]
q_a[76] <= altsyncram_12g1:auto_generated.q_a[76]
q_a[77] <= altsyncram_12g1:auto_generated.q_a[77]
q_a[78] <= altsyncram_12g1:auto_generated.q_a[78]
q_a[79] <= altsyncram_12g1:auto_generated.q_a[79]
q_a[80] <= altsyncram_12g1:auto_generated.q_a[80]
q_a[81] <= altsyncram_12g1:auto_generated.q_a[81]
q_a[82] <= altsyncram_12g1:auto_generated.q_a[82]
q_a[83] <= altsyncram_12g1:auto_generated.q_a[83]
q_a[84] <= altsyncram_12g1:auto_generated.q_a[84]
q_a[85] <= altsyncram_12g1:auto_generated.q_a[85]
q_a[86] <= altsyncram_12g1:auto_generated.q_a[86]
q_a[87] <= altsyncram_12g1:auto_generated.q_a[87]
q_a[88] <= altsyncram_12g1:auto_generated.q_a[88]
q_a[89] <= altsyncram_12g1:auto_generated.q_a[89]
q_a[90] <= altsyncram_12g1:auto_generated.q_a[90]
q_a[91] <= altsyncram_12g1:auto_generated.q_a[91]
q_a[92] <= altsyncram_12g1:auto_generated.q_a[92]
q_a[93] <= altsyncram_12g1:auto_generated.q_a[93]
q_a[94] <= altsyncram_12g1:auto_generated.q_a[94]
q_a[95] <= altsyncram_12g1:auto_generated.q_a[95]
q_a[96] <= altsyncram_12g1:auto_generated.q_a[96]
q_a[97] <= altsyncram_12g1:auto_generated.q_a[97]
q_a[98] <= altsyncram_12g1:auto_generated.q_a[98]
q_a[99] <= altsyncram_12g1:auto_generated.q_a[99]
q_a[100] <= altsyncram_12g1:auto_generated.q_a[100]
q_a[101] <= altsyncram_12g1:auto_generated.q_a[101]
q_a[102] <= altsyncram_12g1:auto_generated.q_a[102]
q_a[103] <= altsyncram_12g1:auto_generated.q_a[103]
q_a[104] <= altsyncram_12g1:auto_generated.q_a[104]
q_a[105] <= altsyncram_12g1:auto_generated.q_a[105]
q_a[106] <= altsyncram_12g1:auto_generated.q_a[106]
q_a[107] <= altsyncram_12g1:auto_generated.q_a[107]
q_a[108] <= altsyncram_12g1:auto_generated.q_a[108]
q_a[109] <= altsyncram_12g1:auto_generated.q_a[109]
q_a[110] <= altsyncram_12g1:auto_generated.q_a[110]
q_a[111] <= altsyncram_12g1:auto_generated.q_a[111]
q_a[112] <= altsyncram_12g1:auto_generated.q_a[112]
q_a[113] <= altsyncram_12g1:auto_generated.q_a[113]
q_a[114] <= altsyncram_12g1:auto_generated.q_a[114]
q_a[115] <= altsyncram_12g1:auto_generated.q_a[115]
q_a[116] <= altsyncram_12g1:auto_generated.q_a[116]
q_a[117] <= altsyncram_12g1:auto_generated.q_a[117]
q_a[118] <= altsyncram_12g1:auto_generated.q_a[118]
q_a[119] <= altsyncram_12g1:auto_generated.q_a[119]
q_a[120] <= altsyncram_12g1:auto_generated.q_a[120]
q_a[121] <= altsyncram_12g1:auto_generated.q_a[121]
q_a[122] <= altsyncram_12g1:auto_generated.q_a[122]
q_a[123] <= altsyncram_12g1:auto_generated.q_a[123]
q_a[124] <= altsyncram_12g1:auto_generated.q_a[124]
q_a[125] <= altsyncram_12g1:auto_generated.q_a[125]
q_a[126] <= altsyncram_12g1:auto_generated.q_a[126]
q_a[127] <= altsyncram_12g1:auto_generated.q_a[127]
q_a[128] <= altsyncram_12g1:auto_generated.q_a[128]
q_a[129] <= altsyncram_12g1:auto_generated.q_a[129]
q_a[130] <= altsyncram_12g1:auto_generated.q_a[130]
q_a[131] <= altsyncram_12g1:auto_generated.q_a[131]
q_a[132] <= altsyncram_12g1:auto_generated.q_a[132]
q_a[133] <= altsyncram_12g1:auto_generated.q_a[133]
q_a[134] <= altsyncram_12g1:auto_generated.q_a[134]
q_a[135] <= altsyncram_12g1:auto_generated.q_a[135]
q_a[136] <= altsyncram_12g1:auto_generated.q_a[136]
q_a[137] <= altsyncram_12g1:auto_generated.q_a[137]
q_a[138] <= altsyncram_12g1:auto_generated.q_a[138]
q_a[139] <= altsyncram_12g1:auto_generated.q_a[139]
q_a[140] <= altsyncram_12g1:auto_generated.q_a[140]
q_a[141] <= altsyncram_12g1:auto_generated.q_a[141]
q_a[142] <= altsyncram_12g1:auto_generated.q_a[142]
q_a[143] <= altsyncram_12g1:auto_generated.q_a[143]
q_a[144] <= altsyncram_12g1:auto_generated.q_a[144]
q_a[145] <= altsyncram_12g1:auto_generated.q_a[145]
q_a[146] <= altsyncram_12g1:auto_generated.q_a[146]
q_a[147] <= altsyncram_12g1:auto_generated.q_a[147]
q_a[148] <= altsyncram_12g1:auto_generated.q_a[148]
q_a[149] <= altsyncram_12g1:auto_generated.q_a[149]
q_a[150] <= altsyncram_12g1:auto_generated.q_a[150]
q_a[151] <= altsyncram_12g1:auto_generated.q_a[151]
q_a[152] <= altsyncram_12g1:auto_generated.q_a[152]
q_a[153] <= altsyncram_12g1:auto_generated.q_a[153]
q_a[154] <= altsyncram_12g1:auto_generated.q_a[154]
q_a[155] <= altsyncram_12g1:auto_generated.q_a[155]
q_a[156] <= altsyncram_12g1:auto_generated.q_a[156]
q_a[157] <= altsyncram_12g1:auto_generated.q_a[157]
q_a[158] <= altsyncram_12g1:auto_generated.q_a[158]
q_a[159] <= altsyncram_12g1:auto_generated.q_a[159]
q_a[160] <= altsyncram_12g1:auto_generated.q_a[160]
q_a[161] <= altsyncram_12g1:auto_generated.q_a[161]
q_a[162] <= altsyncram_12g1:auto_generated.q_a[162]
q_a[163] <= altsyncram_12g1:auto_generated.q_a[163]
q_a[164] <= altsyncram_12g1:auto_generated.q_a[164]
q_a[165] <= altsyncram_12g1:auto_generated.q_a[165]
q_a[166] <= altsyncram_12g1:auto_generated.q_a[166]
q_a[167] <= altsyncram_12g1:auto_generated.q_a[167]
q_a[168] <= altsyncram_12g1:auto_generated.q_a[168]
q_a[169] <= altsyncram_12g1:auto_generated.q_a[169]
q_a[170] <= altsyncram_12g1:auto_generated.q_a[170]
q_a[171] <= altsyncram_12g1:auto_generated.q_a[171]
q_a[172] <= altsyncram_12g1:auto_generated.q_a[172]
q_a[173] <= altsyncram_12g1:auto_generated.q_a[173]
q_a[174] <= altsyncram_12g1:auto_generated.q_a[174]
q_a[175] <= altsyncram_12g1:auto_generated.q_a[175]
q_a[176] <= altsyncram_12g1:auto_generated.q_a[176]
q_a[177] <= altsyncram_12g1:auto_generated.q_a[177]
q_a[178] <= altsyncram_12g1:auto_generated.q_a[178]
q_a[179] <= altsyncram_12g1:auto_generated.q_a[179]
q_a[180] <= altsyncram_12g1:auto_generated.q_a[180]
q_a[181] <= altsyncram_12g1:auto_generated.q_a[181]
q_a[182] <= altsyncram_12g1:auto_generated.q_a[182]
q_a[183] <= altsyncram_12g1:auto_generated.q_a[183]
q_a[184] <= altsyncram_12g1:auto_generated.q_a[184]
q_a[185] <= altsyncram_12g1:auto_generated.q_a[185]
q_a[186] <= altsyncram_12g1:auto_generated.q_a[186]
q_a[187] <= altsyncram_12g1:auto_generated.q_a[187]
q_a[188] <= altsyncram_12g1:auto_generated.q_a[188]
q_a[189] <= altsyncram_12g1:auto_generated.q_a[189]
q_a[190] <= altsyncram_12g1:auto_generated.q_a[190]
q_a[191] <= altsyncram_12g1:auto_generated.q_a[191]
q_a[192] <= altsyncram_12g1:auto_generated.q_a[192]
q_a[193] <= altsyncram_12g1:auto_generated.q_a[193]
q_a[194] <= altsyncram_12g1:auto_generated.q_a[194]
q_a[195] <= altsyncram_12g1:auto_generated.q_a[195]
q_a[196] <= altsyncram_12g1:auto_generated.q_a[196]
q_a[197] <= altsyncram_12g1:auto_generated.q_a[197]
q_a[198] <= altsyncram_12g1:auto_generated.q_a[198]
q_a[199] <= altsyncram_12g1:auto_generated.q_a[199]
q_a[200] <= altsyncram_12g1:auto_generated.q_a[200]
q_a[201] <= altsyncram_12g1:auto_generated.q_a[201]
q_a[202] <= altsyncram_12g1:auto_generated.q_a[202]
q_a[203] <= altsyncram_12g1:auto_generated.q_a[203]
q_a[204] <= altsyncram_12g1:auto_generated.q_a[204]
q_a[205] <= altsyncram_12g1:auto_generated.q_a[205]
q_a[206] <= altsyncram_12g1:auto_generated.q_a[206]
q_a[207] <= altsyncram_12g1:auto_generated.q_a[207]
q_a[208] <= altsyncram_12g1:auto_generated.q_a[208]
q_a[209] <= altsyncram_12g1:auto_generated.q_a[209]
q_a[210] <= altsyncram_12g1:auto_generated.q_a[210]
q_a[211] <= altsyncram_12g1:auto_generated.q_a[211]
q_a[212] <= altsyncram_12g1:auto_generated.q_a[212]
q_a[213] <= altsyncram_12g1:auto_generated.q_a[213]
q_a[214] <= altsyncram_12g1:auto_generated.q_a[214]
q_a[215] <= altsyncram_12g1:auto_generated.q_a[215]
q_a[216] <= altsyncram_12g1:auto_generated.q_a[216]
q_a[217] <= altsyncram_12g1:auto_generated.q_a[217]
q_a[218] <= altsyncram_12g1:auto_generated.q_a[218]
q_a[219] <= altsyncram_12g1:auto_generated.q_a[219]
q_a[220] <= altsyncram_12g1:auto_generated.q_a[220]
q_a[221] <= altsyncram_12g1:auto_generated.q_a[221]
q_a[222] <= altsyncram_12g1:auto_generated.q_a[222]
q_a[223] <= altsyncram_12g1:auto_generated.q_a[223]
q_a[224] <= altsyncram_12g1:auto_generated.q_a[224]
q_a[225] <= altsyncram_12g1:auto_generated.q_a[225]
q_a[226] <= altsyncram_12g1:auto_generated.q_a[226]
q_a[227] <= altsyncram_12g1:auto_generated.q_a[227]
q_a[228] <= altsyncram_12g1:auto_generated.q_a[228]
q_a[229] <= altsyncram_12g1:auto_generated.q_a[229]
q_a[230] <= altsyncram_12g1:auto_generated.q_a[230]
q_a[231] <= altsyncram_12g1:auto_generated.q_a[231]
q_a[232] <= altsyncram_12g1:auto_generated.q_a[232]
q_a[233] <= altsyncram_12g1:auto_generated.q_a[233]
q_a[234] <= altsyncram_12g1:auto_generated.q_a[234]
q_a[235] <= altsyncram_12g1:auto_generated.q_a[235]
q_a[236] <= altsyncram_12g1:auto_generated.q_a[236]
q_a[237] <= altsyncram_12g1:auto_generated.q_a[237]
q_a[238] <= altsyncram_12g1:auto_generated.q_a[238]
q_a[239] <= altsyncram_12g1:auto_generated.q_a[239]
q_a[240] <= altsyncram_12g1:auto_generated.q_a[240]
q_a[241] <= altsyncram_12g1:auto_generated.q_a[241]
q_a[242] <= altsyncram_12g1:auto_generated.q_a[242]
q_a[243] <= altsyncram_12g1:auto_generated.q_a[243]
q_a[244] <= altsyncram_12g1:auto_generated.q_a[244]
q_a[245] <= altsyncram_12g1:auto_generated.q_a[245]
q_a[246] <= altsyncram_12g1:auto_generated.q_a[246]
q_a[247] <= altsyncram_12g1:auto_generated.q_a[247]
q_a[248] <= altsyncram_12g1:auto_generated.q_a[248]
q_a[249] <= altsyncram_12g1:auto_generated.q_a[249]
q_a[250] <= altsyncram_12g1:auto_generated.q_a[250]
q_a[251] <= altsyncram_12g1:auto_generated.q_a[251]
q_a[252] <= altsyncram_12g1:auto_generated.q_a[252]
q_a[253] <= altsyncram_12g1:auto_generated.q_a[253]
q_a[254] <= altsyncram_12g1:auto_generated.q_a[254]
q_a[255] <= altsyncram_12g1:auto_generated.q_a[255]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Font:F|altsyncram:altsyncram_component|altsyncram_12g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[0] => ram_block1a120.PORTAADDR
address_a[0] => ram_block1a121.PORTAADDR
address_a[0] => ram_block1a122.PORTAADDR
address_a[0] => ram_block1a123.PORTAADDR
address_a[0] => ram_block1a124.PORTAADDR
address_a[0] => ram_block1a125.PORTAADDR
address_a[0] => ram_block1a126.PORTAADDR
address_a[0] => ram_block1a127.PORTAADDR
address_a[0] => ram_block1a128.PORTAADDR
address_a[0] => ram_block1a129.PORTAADDR
address_a[0] => ram_block1a130.PORTAADDR
address_a[0] => ram_block1a131.PORTAADDR
address_a[0] => ram_block1a132.PORTAADDR
address_a[0] => ram_block1a133.PORTAADDR
address_a[0] => ram_block1a134.PORTAADDR
address_a[0] => ram_block1a135.PORTAADDR
address_a[0] => ram_block1a136.PORTAADDR
address_a[0] => ram_block1a137.PORTAADDR
address_a[0] => ram_block1a138.PORTAADDR
address_a[0] => ram_block1a139.PORTAADDR
address_a[0] => ram_block1a140.PORTAADDR
address_a[0] => ram_block1a141.PORTAADDR
address_a[0] => ram_block1a142.PORTAADDR
address_a[0] => ram_block1a143.PORTAADDR
address_a[0] => ram_block1a144.PORTAADDR
address_a[0] => ram_block1a145.PORTAADDR
address_a[0] => ram_block1a146.PORTAADDR
address_a[0] => ram_block1a147.PORTAADDR
address_a[0] => ram_block1a148.PORTAADDR
address_a[0] => ram_block1a149.PORTAADDR
address_a[0] => ram_block1a150.PORTAADDR
address_a[0] => ram_block1a151.PORTAADDR
address_a[0] => ram_block1a152.PORTAADDR
address_a[0] => ram_block1a153.PORTAADDR
address_a[0] => ram_block1a154.PORTAADDR
address_a[0] => ram_block1a155.PORTAADDR
address_a[0] => ram_block1a156.PORTAADDR
address_a[0] => ram_block1a157.PORTAADDR
address_a[0] => ram_block1a158.PORTAADDR
address_a[0] => ram_block1a159.PORTAADDR
address_a[0] => ram_block1a160.PORTAADDR
address_a[0] => ram_block1a161.PORTAADDR
address_a[0] => ram_block1a162.PORTAADDR
address_a[0] => ram_block1a163.PORTAADDR
address_a[0] => ram_block1a164.PORTAADDR
address_a[0] => ram_block1a165.PORTAADDR
address_a[0] => ram_block1a166.PORTAADDR
address_a[0] => ram_block1a167.PORTAADDR
address_a[0] => ram_block1a168.PORTAADDR
address_a[0] => ram_block1a169.PORTAADDR
address_a[0] => ram_block1a170.PORTAADDR
address_a[0] => ram_block1a171.PORTAADDR
address_a[0] => ram_block1a172.PORTAADDR
address_a[0] => ram_block1a173.PORTAADDR
address_a[0] => ram_block1a174.PORTAADDR
address_a[0] => ram_block1a175.PORTAADDR
address_a[0] => ram_block1a176.PORTAADDR
address_a[0] => ram_block1a177.PORTAADDR
address_a[0] => ram_block1a178.PORTAADDR
address_a[0] => ram_block1a179.PORTAADDR
address_a[0] => ram_block1a180.PORTAADDR
address_a[0] => ram_block1a181.PORTAADDR
address_a[0] => ram_block1a182.PORTAADDR
address_a[0] => ram_block1a183.PORTAADDR
address_a[0] => ram_block1a184.PORTAADDR
address_a[0] => ram_block1a185.PORTAADDR
address_a[0] => ram_block1a186.PORTAADDR
address_a[0] => ram_block1a187.PORTAADDR
address_a[0] => ram_block1a188.PORTAADDR
address_a[0] => ram_block1a189.PORTAADDR
address_a[0] => ram_block1a190.PORTAADDR
address_a[0] => ram_block1a191.PORTAADDR
address_a[0] => ram_block1a192.PORTAADDR
address_a[0] => ram_block1a193.PORTAADDR
address_a[0] => ram_block1a194.PORTAADDR
address_a[0] => ram_block1a195.PORTAADDR
address_a[0] => ram_block1a196.PORTAADDR
address_a[0] => ram_block1a197.PORTAADDR
address_a[0] => ram_block1a198.PORTAADDR
address_a[0] => ram_block1a199.PORTAADDR
address_a[0] => ram_block1a200.PORTAADDR
address_a[0] => ram_block1a201.PORTAADDR
address_a[0] => ram_block1a202.PORTAADDR
address_a[0] => ram_block1a203.PORTAADDR
address_a[0] => ram_block1a204.PORTAADDR
address_a[0] => ram_block1a205.PORTAADDR
address_a[0] => ram_block1a206.PORTAADDR
address_a[0] => ram_block1a207.PORTAADDR
address_a[0] => ram_block1a208.PORTAADDR
address_a[0] => ram_block1a209.PORTAADDR
address_a[0] => ram_block1a210.PORTAADDR
address_a[0] => ram_block1a211.PORTAADDR
address_a[0] => ram_block1a212.PORTAADDR
address_a[0] => ram_block1a213.PORTAADDR
address_a[0] => ram_block1a214.PORTAADDR
address_a[0] => ram_block1a215.PORTAADDR
address_a[0] => ram_block1a216.PORTAADDR
address_a[0] => ram_block1a217.PORTAADDR
address_a[0] => ram_block1a218.PORTAADDR
address_a[0] => ram_block1a219.PORTAADDR
address_a[0] => ram_block1a220.PORTAADDR
address_a[0] => ram_block1a221.PORTAADDR
address_a[0] => ram_block1a222.PORTAADDR
address_a[0] => ram_block1a223.PORTAADDR
address_a[0] => ram_block1a224.PORTAADDR
address_a[0] => ram_block1a225.PORTAADDR
address_a[0] => ram_block1a226.PORTAADDR
address_a[0] => ram_block1a227.PORTAADDR
address_a[0] => ram_block1a228.PORTAADDR
address_a[0] => ram_block1a229.PORTAADDR
address_a[0] => ram_block1a230.PORTAADDR
address_a[0] => ram_block1a231.PORTAADDR
address_a[0] => ram_block1a232.PORTAADDR
address_a[0] => ram_block1a233.PORTAADDR
address_a[0] => ram_block1a234.PORTAADDR
address_a[0] => ram_block1a235.PORTAADDR
address_a[0] => ram_block1a236.PORTAADDR
address_a[0] => ram_block1a237.PORTAADDR
address_a[0] => ram_block1a238.PORTAADDR
address_a[0] => ram_block1a239.PORTAADDR
address_a[0] => ram_block1a240.PORTAADDR
address_a[0] => ram_block1a241.PORTAADDR
address_a[0] => ram_block1a242.PORTAADDR
address_a[0] => ram_block1a243.PORTAADDR
address_a[0] => ram_block1a244.PORTAADDR
address_a[0] => ram_block1a245.PORTAADDR
address_a[0] => ram_block1a246.PORTAADDR
address_a[0] => ram_block1a247.PORTAADDR
address_a[0] => ram_block1a248.PORTAADDR
address_a[0] => ram_block1a249.PORTAADDR
address_a[0] => ram_block1a250.PORTAADDR
address_a[0] => ram_block1a251.PORTAADDR
address_a[0] => ram_block1a252.PORTAADDR
address_a[0] => ram_block1a253.PORTAADDR
address_a[0] => ram_block1a254.PORTAADDR
address_a[0] => ram_block1a255.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[1] => ram_block1a120.PORTAADDR1
address_a[1] => ram_block1a121.PORTAADDR1
address_a[1] => ram_block1a122.PORTAADDR1
address_a[1] => ram_block1a123.PORTAADDR1
address_a[1] => ram_block1a124.PORTAADDR1
address_a[1] => ram_block1a125.PORTAADDR1
address_a[1] => ram_block1a126.PORTAADDR1
address_a[1] => ram_block1a127.PORTAADDR1
address_a[1] => ram_block1a128.PORTAADDR1
address_a[1] => ram_block1a129.PORTAADDR1
address_a[1] => ram_block1a130.PORTAADDR1
address_a[1] => ram_block1a131.PORTAADDR1
address_a[1] => ram_block1a132.PORTAADDR1
address_a[1] => ram_block1a133.PORTAADDR1
address_a[1] => ram_block1a134.PORTAADDR1
address_a[1] => ram_block1a135.PORTAADDR1
address_a[1] => ram_block1a136.PORTAADDR1
address_a[1] => ram_block1a137.PORTAADDR1
address_a[1] => ram_block1a138.PORTAADDR1
address_a[1] => ram_block1a139.PORTAADDR1
address_a[1] => ram_block1a140.PORTAADDR1
address_a[1] => ram_block1a141.PORTAADDR1
address_a[1] => ram_block1a142.PORTAADDR1
address_a[1] => ram_block1a143.PORTAADDR1
address_a[1] => ram_block1a144.PORTAADDR1
address_a[1] => ram_block1a145.PORTAADDR1
address_a[1] => ram_block1a146.PORTAADDR1
address_a[1] => ram_block1a147.PORTAADDR1
address_a[1] => ram_block1a148.PORTAADDR1
address_a[1] => ram_block1a149.PORTAADDR1
address_a[1] => ram_block1a150.PORTAADDR1
address_a[1] => ram_block1a151.PORTAADDR1
address_a[1] => ram_block1a152.PORTAADDR1
address_a[1] => ram_block1a153.PORTAADDR1
address_a[1] => ram_block1a154.PORTAADDR1
address_a[1] => ram_block1a155.PORTAADDR1
address_a[1] => ram_block1a156.PORTAADDR1
address_a[1] => ram_block1a157.PORTAADDR1
address_a[1] => ram_block1a158.PORTAADDR1
address_a[1] => ram_block1a159.PORTAADDR1
address_a[1] => ram_block1a160.PORTAADDR1
address_a[1] => ram_block1a161.PORTAADDR1
address_a[1] => ram_block1a162.PORTAADDR1
address_a[1] => ram_block1a163.PORTAADDR1
address_a[1] => ram_block1a164.PORTAADDR1
address_a[1] => ram_block1a165.PORTAADDR1
address_a[1] => ram_block1a166.PORTAADDR1
address_a[1] => ram_block1a167.PORTAADDR1
address_a[1] => ram_block1a168.PORTAADDR1
address_a[1] => ram_block1a169.PORTAADDR1
address_a[1] => ram_block1a170.PORTAADDR1
address_a[1] => ram_block1a171.PORTAADDR1
address_a[1] => ram_block1a172.PORTAADDR1
address_a[1] => ram_block1a173.PORTAADDR1
address_a[1] => ram_block1a174.PORTAADDR1
address_a[1] => ram_block1a175.PORTAADDR1
address_a[1] => ram_block1a176.PORTAADDR1
address_a[1] => ram_block1a177.PORTAADDR1
address_a[1] => ram_block1a178.PORTAADDR1
address_a[1] => ram_block1a179.PORTAADDR1
address_a[1] => ram_block1a180.PORTAADDR1
address_a[1] => ram_block1a181.PORTAADDR1
address_a[1] => ram_block1a182.PORTAADDR1
address_a[1] => ram_block1a183.PORTAADDR1
address_a[1] => ram_block1a184.PORTAADDR1
address_a[1] => ram_block1a185.PORTAADDR1
address_a[1] => ram_block1a186.PORTAADDR1
address_a[1] => ram_block1a187.PORTAADDR1
address_a[1] => ram_block1a188.PORTAADDR1
address_a[1] => ram_block1a189.PORTAADDR1
address_a[1] => ram_block1a190.PORTAADDR1
address_a[1] => ram_block1a191.PORTAADDR1
address_a[1] => ram_block1a192.PORTAADDR1
address_a[1] => ram_block1a193.PORTAADDR1
address_a[1] => ram_block1a194.PORTAADDR1
address_a[1] => ram_block1a195.PORTAADDR1
address_a[1] => ram_block1a196.PORTAADDR1
address_a[1] => ram_block1a197.PORTAADDR1
address_a[1] => ram_block1a198.PORTAADDR1
address_a[1] => ram_block1a199.PORTAADDR1
address_a[1] => ram_block1a200.PORTAADDR1
address_a[1] => ram_block1a201.PORTAADDR1
address_a[1] => ram_block1a202.PORTAADDR1
address_a[1] => ram_block1a203.PORTAADDR1
address_a[1] => ram_block1a204.PORTAADDR1
address_a[1] => ram_block1a205.PORTAADDR1
address_a[1] => ram_block1a206.PORTAADDR1
address_a[1] => ram_block1a207.PORTAADDR1
address_a[1] => ram_block1a208.PORTAADDR1
address_a[1] => ram_block1a209.PORTAADDR1
address_a[1] => ram_block1a210.PORTAADDR1
address_a[1] => ram_block1a211.PORTAADDR1
address_a[1] => ram_block1a212.PORTAADDR1
address_a[1] => ram_block1a213.PORTAADDR1
address_a[1] => ram_block1a214.PORTAADDR1
address_a[1] => ram_block1a215.PORTAADDR1
address_a[1] => ram_block1a216.PORTAADDR1
address_a[1] => ram_block1a217.PORTAADDR1
address_a[1] => ram_block1a218.PORTAADDR1
address_a[1] => ram_block1a219.PORTAADDR1
address_a[1] => ram_block1a220.PORTAADDR1
address_a[1] => ram_block1a221.PORTAADDR1
address_a[1] => ram_block1a222.PORTAADDR1
address_a[1] => ram_block1a223.PORTAADDR1
address_a[1] => ram_block1a224.PORTAADDR1
address_a[1] => ram_block1a225.PORTAADDR1
address_a[1] => ram_block1a226.PORTAADDR1
address_a[1] => ram_block1a227.PORTAADDR1
address_a[1] => ram_block1a228.PORTAADDR1
address_a[1] => ram_block1a229.PORTAADDR1
address_a[1] => ram_block1a230.PORTAADDR1
address_a[1] => ram_block1a231.PORTAADDR1
address_a[1] => ram_block1a232.PORTAADDR1
address_a[1] => ram_block1a233.PORTAADDR1
address_a[1] => ram_block1a234.PORTAADDR1
address_a[1] => ram_block1a235.PORTAADDR1
address_a[1] => ram_block1a236.PORTAADDR1
address_a[1] => ram_block1a237.PORTAADDR1
address_a[1] => ram_block1a238.PORTAADDR1
address_a[1] => ram_block1a239.PORTAADDR1
address_a[1] => ram_block1a240.PORTAADDR1
address_a[1] => ram_block1a241.PORTAADDR1
address_a[1] => ram_block1a242.PORTAADDR1
address_a[1] => ram_block1a243.PORTAADDR1
address_a[1] => ram_block1a244.PORTAADDR1
address_a[1] => ram_block1a245.PORTAADDR1
address_a[1] => ram_block1a246.PORTAADDR1
address_a[1] => ram_block1a247.PORTAADDR1
address_a[1] => ram_block1a248.PORTAADDR1
address_a[1] => ram_block1a249.PORTAADDR1
address_a[1] => ram_block1a250.PORTAADDR1
address_a[1] => ram_block1a251.PORTAADDR1
address_a[1] => ram_block1a252.PORTAADDR1
address_a[1] => ram_block1a253.PORTAADDR1
address_a[1] => ram_block1a254.PORTAADDR1
address_a[1] => ram_block1a255.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[2] => ram_block1a120.PORTAADDR2
address_a[2] => ram_block1a121.PORTAADDR2
address_a[2] => ram_block1a122.PORTAADDR2
address_a[2] => ram_block1a123.PORTAADDR2
address_a[2] => ram_block1a124.PORTAADDR2
address_a[2] => ram_block1a125.PORTAADDR2
address_a[2] => ram_block1a126.PORTAADDR2
address_a[2] => ram_block1a127.PORTAADDR2
address_a[2] => ram_block1a128.PORTAADDR2
address_a[2] => ram_block1a129.PORTAADDR2
address_a[2] => ram_block1a130.PORTAADDR2
address_a[2] => ram_block1a131.PORTAADDR2
address_a[2] => ram_block1a132.PORTAADDR2
address_a[2] => ram_block1a133.PORTAADDR2
address_a[2] => ram_block1a134.PORTAADDR2
address_a[2] => ram_block1a135.PORTAADDR2
address_a[2] => ram_block1a136.PORTAADDR2
address_a[2] => ram_block1a137.PORTAADDR2
address_a[2] => ram_block1a138.PORTAADDR2
address_a[2] => ram_block1a139.PORTAADDR2
address_a[2] => ram_block1a140.PORTAADDR2
address_a[2] => ram_block1a141.PORTAADDR2
address_a[2] => ram_block1a142.PORTAADDR2
address_a[2] => ram_block1a143.PORTAADDR2
address_a[2] => ram_block1a144.PORTAADDR2
address_a[2] => ram_block1a145.PORTAADDR2
address_a[2] => ram_block1a146.PORTAADDR2
address_a[2] => ram_block1a147.PORTAADDR2
address_a[2] => ram_block1a148.PORTAADDR2
address_a[2] => ram_block1a149.PORTAADDR2
address_a[2] => ram_block1a150.PORTAADDR2
address_a[2] => ram_block1a151.PORTAADDR2
address_a[2] => ram_block1a152.PORTAADDR2
address_a[2] => ram_block1a153.PORTAADDR2
address_a[2] => ram_block1a154.PORTAADDR2
address_a[2] => ram_block1a155.PORTAADDR2
address_a[2] => ram_block1a156.PORTAADDR2
address_a[2] => ram_block1a157.PORTAADDR2
address_a[2] => ram_block1a158.PORTAADDR2
address_a[2] => ram_block1a159.PORTAADDR2
address_a[2] => ram_block1a160.PORTAADDR2
address_a[2] => ram_block1a161.PORTAADDR2
address_a[2] => ram_block1a162.PORTAADDR2
address_a[2] => ram_block1a163.PORTAADDR2
address_a[2] => ram_block1a164.PORTAADDR2
address_a[2] => ram_block1a165.PORTAADDR2
address_a[2] => ram_block1a166.PORTAADDR2
address_a[2] => ram_block1a167.PORTAADDR2
address_a[2] => ram_block1a168.PORTAADDR2
address_a[2] => ram_block1a169.PORTAADDR2
address_a[2] => ram_block1a170.PORTAADDR2
address_a[2] => ram_block1a171.PORTAADDR2
address_a[2] => ram_block1a172.PORTAADDR2
address_a[2] => ram_block1a173.PORTAADDR2
address_a[2] => ram_block1a174.PORTAADDR2
address_a[2] => ram_block1a175.PORTAADDR2
address_a[2] => ram_block1a176.PORTAADDR2
address_a[2] => ram_block1a177.PORTAADDR2
address_a[2] => ram_block1a178.PORTAADDR2
address_a[2] => ram_block1a179.PORTAADDR2
address_a[2] => ram_block1a180.PORTAADDR2
address_a[2] => ram_block1a181.PORTAADDR2
address_a[2] => ram_block1a182.PORTAADDR2
address_a[2] => ram_block1a183.PORTAADDR2
address_a[2] => ram_block1a184.PORTAADDR2
address_a[2] => ram_block1a185.PORTAADDR2
address_a[2] => ram_block1a186.PORTAADDR2
address_a[2] => ram_block1a187.PORTAADDR2
address_a[2] => ram_block1a188.PORTAADDR2
address_a[2] => ram_block1a189.PORTAADDR2
address_a[2] => ram_block1a190.PORTAADDR2
address_a[2] => ram_block1a191.PORTAADDR2
address_a[2] => ram_block1a192.PORTAADDR2
address_a[2] => ram_block1a193.PORTAADDR2
address_a[2] => ram_block1a194.PORTAADDR2
address_a[2] => ram_block1a195.PORTAADDR2
address_a[2] => ram_block1a196.PORTAADDR2
address_a[2] => ram_block1a197.PORTAADDR2
address_a[2] => ram_block1a198.PORTAADDR2
address_a[2] => ram_block1a199.PORTAADDR2
address_a[2] => ram_block1a200.PORTAADDR2
address_a[2] => ram_block1a201.PORTAADDR2
address_a[2] => ram_block1a202.PORTAADDR2
address_a[2] => ram_block1a203.PORTAADDR2
address_a[2] => ram_block1a204.PORTAADDR2
address_a[2] => ram_block1a205.PORTAADDR2
address_a[2] => ram_block1a206.PORTAADDR2
address_a[2] => ram_block1a207.PORTAADDR2
address_a[2] => ram_block1a208.PORTAADDR2
address_a[2] => ram_block1a209.PORTAADDR2
address_a[2] => ram_block1a210.PORTAADDR2
address_a[2] => ram_block1a211.PORTAADDR2
address_a[2] => ram_block1a212.PORTAADDR2
address_a[2] => ram_block1a213.PORTAADDR2
address_a[2] => ram_block1a214.PORTAADDR2
address_a[2] => ram_block1a215.PORTAADDR2
address_a[2] => ram_block1a216.PORTAADDR2
address_a[2] => ram_block1a217.PORTAADDR2
address_a[2] => ram_block1a218.PORTAADDR2
address_a[2] => ram_block1a219.PORTAADDR2
address_a[2] => ram_block1a220.PORTAADDR2
address_a[2] => ram_block1a221.PORTAADDR2
address_a[2] => ram_block1a222.PORTAADDR2
address_a[2] => ram_block1a223.PORTAADDR2
address_a[2] => ram_block1a224.PORTAADDR2
address_a[2] => ram_block1a225.PORTAADDR2
address_a[2] => ram_block1a226.PORTAADDR2
address_a[2] => ram_block1a227.PORTAADDR2
address_a[2] => ram_block1a228.PORTAADDR2
address_a[2] => ram_block1a229.PORTAADDR2
address_a[2] => ram_block1a230.PORTAADDR2
address_a[2] => ram_block1a231.PORTAADDR2
address_a[2] => ram_block1a232.PORTAADDR2
address_a[2] => ram_block1a233.PORTAADDR2
address_a[2] => ram_block1a234.PORTAADDR2
address_a[2] => ram_block1a235.PORTAADDR2
address_a[2] => ram_block1a236.PORTAADDR2
address_a[2] => ram_block1a237.PORTAADDR2
address_a[2] => ram_block1a238.PORTAADDR2
address_a[2] => ram_block1a239.PORTAADDR2
address_a[2] => ram_block1a240.PORTAADDR2
address_a[2] => ram_block1a241.PORTAADDR2
address_a[2] => ram_block1a242.PORTAADDR2
address_a[2] => ram_block1a243.PORTAADDR2
address_a[2] => ram_block1a244.PORTAADDR2
address_a[2] => ram_block1a245.PORTAADDR2
address_a[2] => ram_block1a246.PORTAADDR2
address_a[2] => ram_block1a247.PORTAADDR2
address_a[2] => ram_block1a248.PORTAADDR2
address_a[2] => ram_block1a249.PORTAADDR2
address_a[2] => ram_block1a250.PORTAADDR2
address_a[2] => ram_block1a251.PORTAADDR2
address_a[2] => ram_block1a252.PORTAADDR2
address_a[2] => ram_block1a253.PORTAADDR2
address_a[2] => ram_block1a254.PORTAADDR2
address_a[2] => ram_block1a255.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[3] => ram_block1a120.PORTAADDR3
address_a[3] => ram_block1a121.PORTAADDR3
address_a[3] => ram_block1a122.PORTAADDR3
address_a[3] => ram_block1a123.PORTAADDR3
address_a[3] => ram_block1a124.PORTAADDR3
address_a[3] => ram_block1a125.PORTAADDR3
address_a[3] => ram_block1a126.PORTAADDR3
address_a[3] => ram_block1a127.PORTAADDR3
address_a[3] => ram_block1a128.PORTAADDR3
address_a[3] => ram_block1a129.PORTAADDR3
address_a[3] => ram_block1a130.PORTAADDR3
address_a[3] => ram_block1a131.PORTAADDR3
address_a[3] => ram_block1a132.PORTAADDR3
address_a[3] => ram_block1a133.PORTAADDR3
address_a[3] => ram_block1a134.PORTAADDR3
address_a[3] => ram_block1a135.PORTAADDR3
address_a[3] => ram_block1a136.PORTAADDR3
address_a[3] => ram_block1a137.PORTAADDR3
address_a[3] => ram_block1a138.PORTAADDR3
address_a[3] => ram_block1a139.PORTAADDR3
address_a[3] => ram_block1a140.PORTAADDR3
address_a[3] => ram_block1a141.PORTAADDR3
address_a[3] => ram_block1a142.PORTAADDR3
address_a[3] => ram_block1a143.PORTAADDR3
address_a[3] => ram_block1a144.PORTAADDR3
address_a[3] => ram_block1a145.PORTAADDR3
address_a[3] => ram_block1a146.PORTAADDR3
address_a[3] => ram_block1a147.PORTAADDR3
address_a[3] => ram_block1a148.PORTAADDR3
address_a[3] => ram_block1a149.PORTAADDR3
address_a[3] => ram_block1a150.PORTAADDR3
address_a[3] => ram_block1a151.PORTAADDR3
address_a[3] => ram_block1a152.PORTAADDR3
address_a[3] => ram_block1a153.PORTAADDR3
address_a[3] => ram_block1a154.PORTAADDR3
address_a[3] => ram_block1a155.PORTAADDR3
address_a[3] => ram_block1a156.PORTAADDR3
address_a[3] => ram_block1a157.PORTAADDR3
address_a[3] => ram_block1a158.PORTAADDR3
address_a[3] => ram_block1a159.PORTAADDR3
address_a[3] => ram_block1a160.PORTAADDR3
address_a[3] => ram_block1a161.PORTAADDR3
address_a[3] => ram_block1a162.PORTAADDR3
address_a[3] => ram_block1a163.PORTAADDR3
address_a[3] => ram_block1a164.PORTAADDR3
address_a[3] => ram_block1a165.PORTAADDR3
address_a[3] => ram_block1a166.PORTAADDR3
address_a[3] => ram_block1a167.PORTAADDR3
address_a[3] => ram_block1a168.PORTAADDR3
address_a[3] => ram_block1a169.PORTAADDR3
address_a[3] => ram_block1a170.PORTAADDR3
address_a[3] => ram_block1a171.PORTAADDR3
address_a[3] => ram_block1a172.PORTAADDR3
address_a[3] => ram_block1a173.PORTAADDR3
address_a[3] => ram_block1a174.PORTAADDR3
address_a[3] => ram_block1a175.PORTAADDR3
address_a[3] => ram_block1a176.PORTAADDR3
address_a[3] => ram_block1a177.PORTAADDR3
address_a[3] => ram_block1a178.PORTAADDR3
address_a[3] => ram_block1a179.PORTAADDR3
address_a[3] => ram_block1a180.PORTAADDR3
address_a[3] => ram_block1a181.PORTAADDR3
address_a[3] => ram_block1a182.PORTAADDR3
address_a[3] => ram_block1a183.PORTAADDR3
address_a[3] => ram_block1a184.PORTAADDR3
address_a[3] => ram_block1a185.PORTAADDR3
address_a[3] => ram_block1a186.PORTAADDR3
address_a[3] => ram_block1a187.PORTAADDR3
address_a[3] => ram_block1a188.PORTAADDR3
address_a[3] => ram_block1a189.PORTAADDR3
address_a[3] => ram_block1a190.PORTAADDR3
address_a[3] => ram_block1a191.PORTAADDR3
address_a[3] => ram_block1a192.PORTAADDR3
address_a[3] => ram_block1a193.PORTAADDR3
address_a[3] => ram_block1a194.PORTAADDR3
address_a[3] => ram_block1a195.PORTAADDR3
address_a[3] => ram_block1a196.PORTAADDR3
address_a[3] => ram_block1a197.PORTAADDR3
address_a[3] => ram_block1a198.PORTAADDR3
address_a[3] => ram_block1a199.PORTAADDR3
address_a[3] => ram_block1a200.PORTAADDR3
address_a[3] => ram_block1a201.PORTAADDR3
address_a[3] => ram_block1a202.PORTAADDR3
address_a[3] => ram_block1a203.PORTAADDR3
address_a[3] => ram_block1a204.PORTAADDR3
address_a[3] => ram_block1a205.PORTAADDR3
address_a[3] => ram_block1a206.PORTAADDR3
address_a[3] => ram_block1a207.PORTAADDR3
address_a[3] => ram_block1a208.PORTAADDR3
address_a[3] => ram_block1a209.PORTAADDR3
address_a[3] => ram_block1a210.PORTAADDR3
address_a[3] => ram_block1a211.PORTAADDR3
address_a[3] => ram_block1a212.PORTAADDR3
address_a[3] => ram_block1a213.PORTAADDR3
address_a[3] => ram_block1a214.PORTAADDR3
address_a[3] => ram_block1a215.PORTAADDR3
address_a[3] => ram_block1a216.PORTAADDR3
address_a[3] => ram_block1a217.PORTAADDR3
address_a[3] => ram_block1a218.PORTAADDR3
address_a[3] => ram_block1a219.PORTAADDR3
address_a[3] => ram_block1a220.PORTAADDR3
address_a[3] => ram_block1a221.PORTAADDR3
address_a[3] => ram_block1a222.PORTAADDR3
address_a[3] => ram_block1a223.PORTAADDR3
address_a[3] => ram_block1a224.PORTAADDR3
address_a[3] => ram_block1a225.PORTAADDR3
address_a[3] => ram_block1a226.PORTAADDR3
address_a[3] => ram_block1a227.PORTAADDR3
address_a[3] => ram_block1a228.PORTAADDR3
address_a[3] => ram_block1a229.PORTAADDR3
address_a[3] => ram_block1a230.PORTAADDR3
address_a[3] => ram_block1a231.PORTAADDR3
address_a[3] => ram_block1a232.PORTAADDR3
address_a[3] => ram_block1a233.PORTAADDR3
address_a[3] => ram_block1a234.PORTAADDR3
address_a[3] => ram_block1a235.PORTAADDR3
address_a[3] => ram_block1a236.PORTAADDR3
address_a[3] => ram_block1a237.PORTAADDR3
address_a[3] => ram_block1a238.PORTAADDR3
address_a[3] => ram_block1a239.PORTAADDR3
address_a[3] => ram_block1a240.PORTAADDR3
address_a[3] => ram_block1a241.PORTAADDR3
address_a[3] => ram_block1a242.PORTAADDR3
address_a[3] => ram_block1a243.PORTAADDR3
address_a[3] => ram_block1a244.PORTAADDR3
address_a[3] => ram_block1a245.PORTAADDR3
address_a[3] => ram_block1a246.PORTAADDR3
address_a[3] => ram_block1a247.PORTAADDR3
address_a[3] => ram_block1a248.PORTAADDR3
address_a[3] => ram_block1a249.PORTAADDR3
address_a[3] => ram_block1a250.PORTAADDR3
address_a[3] => ram_block1a251.PORTAADDR3
address_a[3] => ram_block1a252.PORTAADDR3
address_a[3] => ram_block1a253.PORTAADDR3
address_a[3] => ram_block1a254.PORTAADDR3
address_a[3] => ram_block1a255.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[4] => ram_block1a120.PORTAADDR4
address_a[4] => ram_block1a121.PORTAADDR4
address_a[4] => ram_block1a122.PORTAADDR4
address_a[4] => ram_block1a123.PORTAADDR4
address_a[4] => ram_block1a124.PORTAADDR4
address_a[4] => ram_block1a125.PORTAADDR4
address_a[4] => ram_block1a126.PORTAADDR4
address_a[4] => ram_block1a127.PORTAADDR4
address_a[4] => ram_block1a128.PORTAADDR4
address_a[4] => ram_block1a129.PORTAADDR4
address_a[4] => ram_block1a130.PORTAADDR4
address_a[4] => ram_block1a131.PORTAADDR4
address_a[4] => ram_block1a132.PORTAADDR4
address_a[4] => ram_block1a133.PORTAADDR4
address_a[4] => ram_block1a134.PORTAADDR4
address_a[4] => ram_block1a135.PORTAADDR4
address_a[4] => ram_block1a136.PORTAADDR4
address_a[4] => ram_block1a137.PORTAADDR4
address_a[4] => ram_block1a138.PORTAADDR4
address_a[4] => ram_block1a139.PORTAADDR4
address_a[4] => ram_block1a140.PORTAADDR4
address_a[4] => ram_block1a141.PORTAADDR4
address_a[4] => ram_block1a142.PORTAADDR4
address_a[4] => ram_block1a143.PORTAADDR4
address_a[4] => ram_block1a144.PORTAADDR4
address_a[4] => ram_block1a145.PORTAADDR4
address_a[4] => ram_block1a146.PORTAADDR4
address_a[4] => ram_block1a147.PORTAADDR4
address_a[4] => ram_block1a148.PORTAADDR4
address_a[4] => ram_block1a149.PORTAADDR4
address_a[4] => ram_block1a150.PORTAADDR4
address_a[4] => ram_block1a151.PORTAADDR4
address_a[4] => ram_block1a152.PORTAADDR4
address_a[4] => ram_block1a153.PORTAADDR4
address_a[4] => ram_block1a154.PORTAADDR4
address_a[4] => ram_block1a155.PORTAADDR4
address_a[4] => ram_block1a156.PORTAADDR4
address_a[4] => ram_block1a157.PORTAADDR4
address_a[4] => ram_block1a158.PORTAADDR4
address_a[4] => ram_block1a159.PORTAADDR4
address_a[4] => ram_block1a160.PORTAADDR4
address_a[4] => ram_block1a161.PORTAADDR4
address_a[4] => ram_block1a162.PORTAADDR4
address_a[4] => ram_block1a163.PORTAADDR4
address_a[4] => ram_block1a164.PORTAADDR4
address_a[4] => ram_block1a165.PORTAADDR4
address_a[4] => ram_block1a166.PORTAADDR4
address_a[4] => ram_block1a167.PORTAADDR4
address_a[4] => ram_block1a168.PORTAADDR4
address_a[4] => ram_block1a169.PORTAADDR4
address_a[4] => ram_block1a170.PORTAADDR4
address_a[4] => ram_block1a171.PORTAADDR4
address_a[4] => ram_block1a172.PORTAADDR4
address_a[4] => ram_block1a173.PORTAADDR4
address_a[4] => ram_block1a174.PORTAADDR4
address_a[4] => ram_block1a175.PORTAADDR4
address_a[4] => ram_block1a176.PORTAADDR4
address_a[4] => ram_block1a177.PORTAADDR4
address_a[4] => ram_block1a178.PORTAADDR4
address_a[4] => ram_block1a179.PORTAADDR4
address_a[4] => ram_block1a180.PORTAADDR4
address_a[4] => ram_block1a181.PORTAADDR4
address_a[4] => ram_block1a182.PORTAADDR4
address_a[4] => ram_block1a183.PORTAADDR4
address_a[4] => ram_block1a184.PORTAADDR4
address_a[4] => ram_block1a185.PORTAADDR4
address_a[4] => ram_block1a186.PORTAADDR4
address_a[4] => ram_block1a187.PORTAADDR4
address_a[4] => ram_block1a188.PORTAADDR4
address_a[4] => ram_block1a189.PORTAADDR4
address_a[4] => ram_block1a190.PORTAADDR4
address_a[4] => ram_block1a191.PORTAADDR4
address_a[4] => ram_block1a192.PORTAADDR4
address_a[4] => ram_block1a193.PORTAADDR4
address_a[4] => ram_block1a194.PORTAADDR4
address_a[4] => ram_block1a195.PORTAADDR4
address_a[4] => ram_block1a196.PORTAADDR4
address_a[4] => ram_block1a197.PORTAADDR4
address_a[4] => ram_block1a198.PORTAADDR4
address_a[4] => ram_block1a199.PORTAADDR4
address_a[4] => ram_block1a200.PORTAADDR4
address_a[4] => ram_block1a201.PORTAADDR4
address_a[4] => ram_block1a202.PORTAADDR4
address_a[4] => ram_block1a203.PORTAADDR4
address_a[4] => ram_block1a204.PORTAADDR4
address_a[4] => ram_block1a205.PORTAADDR4
address_a[4] => ram_block1a206.PORTAADDR4
address_a[4] => ram_block1a207.PORTAADDR4
address_a[4] => ram_block1a208.PORTAADDR4
address_a[4] => ram_block1a209.PORTAADDR4
address_a[4] => ram_block1a210.PORTAADDR4
address_a[4] => ram_block1a211.PORTAADDR4
address_a[4] => ram_block1a212.PORTAADDR4
address_a[4] => ram_block1a213.PORTAADDR4
address_a[4] => ram_block1a214.PORTAADDR4
address_a[4] => ram_block1a215.PORTAADDR4
address_a[4] => ram_block1a216.PORTAADDR4
address_a[4] => ram_block1a217.PORTAADDR4
address_a[4] => ram_block1a218.PORTAADDR4
address_a[4] => ram_block1a219.PORTAADDR4
address_a[4] => ram_block1a220.PORTAADDR4
address_a[4] => ram_block1a221.PORTAADDR4
address_a[4] => ram_block1a222.PORTAADDR4
address_a[4] => ram_block1a223.PORTAADDR4
address_a[4] => ram_block1a224.PORTAADDR4
address_a[4] => ram_block1a225.PORTAADDR4
address_a[4] => ram_block1a226.PORTAADDR4
address_a[4] => ram_block1a227.PORTAADDR4
address_a[4] => ram_block1a228.PORTAADDR4
address_a[4] => ram_block1a229.PORTAADDR4
address_a[4] => ram_block1a230.PORTAADDR4
address_a[4] => ram_block1a231.PORTAADDR4
address_a[4] => ram_block1a232.PORTAADDR4
address_a[4] => ram_block1a233.PORTAADDR4
address_a[4] => ram_block1a234.PORTAADDR4
address_a[4] => ram_block1a235.PORTAADDR4
address_a[4] => ram_block1a236.PORTAADDR4
address_a[4] => ram_block1a237.PORTAADDR4
address_a[4] => ram_block1a238.PORTAADDR4
address_a[4] => ram_block1a239.PORTAADDR4
address_a[4] => ram_block1a240.PORTAADDR4
address_a[4] => ram_block1a241.PORTAADDR4
address_a[4] => ram_block1a242.PORTAADDR4
address_a[4] => ram_block1a243.PORTAADDR4
address_a[4] => ram_block1a244.PORTAADDR4
address_a[4] => ram_block1a245.PORTAADDR4
address_a[4] => ram_block1a246.PORTAADDR4
address_a[4] => ram_block1a247.PORTAADDR4
address_a[4] => ram_block1a248.PORTAADDR4
address_a[4] => ram_block1a249.PORTAADDR4
address_a[4] => ram_block1a250.PORTAADDR4
address_a[4] => ram_block1a251.PORTAADDR4
address_a[4] => ram_block1a252.PORTAADDR4
address_a[4] => ram_block1a253.PORTAADDR4
address_a[4] => ram_block1a254.PORTAADDR4
address_a[4] => ram_block1a255.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[5] => ram_block1a120.PORTAADDR5
address_a[5] => ram_block1a121.PORTAADDR5
address_a[5] => ram_block1a122.PORTAADDR5
address_a[5] => ram_block1a123.PORTAADDR5
address_a[5] => ram_block1a124.PORTAADDR5
address_a[5] => ram_block1a125.PORTAADDR5
address_a[5] => ram_block1a126.PORTAADDR5
address_a[5] => ram_block1a127.PORTAADDR5
address_a[5] => ram_block1a128.PORTAADDR5
address_a[5] => ram_block1a129.PORTAADDR5
address_a[5] => ram_block1a130.PORTAADDR5
address_a[5] => ram_block1a131.PORTAADDR5
address_a[5] => ram_block1a132.PORTAADDR5
address_a[5] => ram_block1a133.PORTAADDR5
address_a[5] => ram_block1a134.PORTAADDR5
address_a[5] => ram_block1a135.PORTAADDR5
address_a[5] => ram_block1a136.PORTAADDR5
address_a[5] => ram_block1a137.PORTAADDR5
address_a[5] => ram_block1a138.PORTAADDR5
address_a[5] => ram_block1a139.PORTAADDR5
address_a[5] => ram_block1a140.PORTAADDR5
address_a[5] => ram_block1a141.PORTAADDR5
address_a[5] => ram_block1a142.PORTAADDR5
address_a[5] => ram_block1a143.PORTAADDR5
address_a[5] => ram_block1a144.PORTAADDR5
address_a[5] => ram_block1a145.PORTAADDR5
address_a[5] => ram_block1a146.PORTAADDR5
address_a[5] => ram_block1a147.PORTAADDR5
address_a[5] => ram_block1a148.PORTAADDR5
address_a[5] => ram_block1a149.PORTAADDR5
address_a[5] => ram_block1a150.PORTAADDR5
address_a[5] => ram_block1a151.PORTAADDR5
address_a[5] => ram_block1a152.PORTAADDR5
address_a[5] => ram_block1a153.PORTAADDR5
address_a[5] => ram_block1a154.PORTAADDR5
address_a[5] => ram_block1a155.PORTAADDR5
address_a[5] => ram_block1a156.PORTAADDR5
address_a[5] => ram_block1a157.PORTAADDR5
address_a[5] => ram_block1a158.PORTAADDR5
address_a[5] => ram_block1a159.PORTAADDR5
address_a[5] => ram_block1a160.PORTAADDR5
address_a[5] => ram_block1a161.PORTAADDR5
address_a[5] => ram_block1a162.PORTAADDR5
address_a[5] => ram_block1a163.PORTAADDR5
address_a[5] => ram_block1a164.PORTAADDR5
address_a[5] => ram_block1a165.PORTAADDR5
address_a[5] => ram_block1a166.PORTAADDR5
address_a[5] => ram_block1a167.PORTAADDR5
address_a[5] => ram_block1a168.PORTAADDR5
address_a[5] => ram_block1a169.PORTAADDR5
address_a[5] => ram_block1a170.PORTAADDR5
address_a[5] => ram_block1a171.PORTAADDR5
address_a[5] => ram_block1a172.PORTAADDR5
address_a[5] => ram_block1a173.PORTAADDR5
address_a[5] => ram_block1a174.PORTAADDR5
address_a[5] => ram_block1a175.PORTAADDR5
address_a[5] => ram_block1a176.PORTAADDR5
address_a[5] => ram_block1a177.PORTAADDR5
address_a[5] => ram_block1a178.PORTAADDR5
address_a[5] => ram_block1a179.PORTAADDR5
address_a[5] => ram_block1a180.PORTAADDR5
address_a[5] => ram_block1a181.PORTAADDR5
address_a[5] => ram_block1a182.PORTAADDR5
address_a[5] => ram_block1a183.PORTAADDR5
address_a[5] => ram_block1a184.PORTAADDR5
address_a[5] => ram_block1a185.PORTAADDR5
address_a[5] => ram_block1a186.PORTAADDR5
address_a[5] => ram_block1a187.PORTAADDR5
address_a[5] => ram_block1a188.PORTAADDR5
address_a[5] => ram_block1a189.PORTAADDR5
address_a[5] => ram_block1a190.PORTAADDR5
address_a[5] => ram_block1a191.PORTAADDR5
address_a[5] => ram_block1a192.PORTAADDR5
address_a[5] => ram_block1a193.PORTAADDR5
address_a[5] => ram_block1a194.PORTAADDR5
address_a[5] => ram_block1a195.PORTAADDR5
address_a[5] => ram_block1a196.PORTAADDR5
address_a[5] => ram_block1a197.PORTAADDR5
address_a[5] => ram_block1a198.PORTAADDR5
address_a[5] => ram_block1a199.PORTAADDR5
address_a[5] => ram_block1a200.PORTAADDR5
address_a[5] => ram_block1a201.PORTAADDR5
address_a[5] => ram_block1a202.PORTAADDR5
address_a[5] => ram_block1a203.PORTAADDR5
address_a[5] => ram_block1a204.PORTAADDR5
address_a[5] => ram_block1a205.PORTAADDR5
address_a[5] => ram_block1a206.PORTAADDR5
address_a[5] => ram_block1a207.PORTAADDR5
address_a[5] => ram_block1a208.PORTAADDR5
address_a[5] => ram_block1a209.PORTAADDR5
address_a[5] => ram_block1a210.PORTAADDR5
address_a[5] => ram_block1a211.PORTAADDR5
address_a[5] => ram_block1a212.PORTAADDR5
address_a[5] => ram_block1a213.PORTAADDR5
address_a[5] => ram_block1a214.PORTAADDR5
address_a[5] => ram_block1a215.PORTAADDR5
address_a[5] => ram_block1a216.PORTAADDR5
address_a[5] => ram_block1a217.PORTAADDR5
address_a[5] => ram_block1a218.PORTAADDR5
address_a[5] => ram_block1a219.PORTAADDR5
address_a[5] => ram_block1a220.PORTAADDR5
address_a[5] => ram_block1a221.PORTAADDR5
address_a[5] => ram_block1a222.PORTAADDR5
address_a[5] => ram_block1a223.PORTAADDR5
address_a[5] => ram_block1a224.PORTAADDR5
address_a[5] => ram_block1a225.PORTAADDR5
address_a[5] => ram_block1a226.PORTAADDR5
address_a[5] => ram_block1a227.PORTAADDR5
address_a[5] => ram_block1a228.PORTAADDR5
address_a[5] => ram_block1a229.PORTAADDR5
address_a[5] => ram_block1a230.PORTAADDR5
address_a[5] => ram_block1a231.PORTAADDR5
address_a[5] => ram_block1a232.PORTAADDR5
address_a[5] => ram_block1a233.PORTAADDR5
address_a[5] => ram_block1a234.PORTAADDR5
address_a[5] => ram_block1a235.PORTAADDR5
address_a[5] => ram_block1a236.PORTAADDR5
address_a[5] => ram_block1a237.PORTAADDR5
address_a[5] => ram_block1a238.PORTAADDR5
address_a[5] => ram_block1a239.PORTAADDR5
address_a[5] => ram_block1a240.PORTAADDR5
address_a[5] => ram_block1a241.PORTAADDR5
address_a[5] => ram_block1a242.PORTAADDR5
address_a[5] => ram_block1a243.PORTAADDR5
address_a[5] => ram_block1a244.PORTAADDR5
address_a[5] => ram_block1a245.PORTAADDR5
address_a[5] => ram_block1a246.PORTAADDR5
address_a[5] => ram_block1a247.PORTAADDR5
address_a[5] => ram_block1a248.PORTAADDR5
address_a[5] => ram_block1a249.PORTAADDR5
address_a[5] => ram_block1a250.PORTAADDR5
address_a[5] => ram_block1a251.PORTAADDR5
address_a[5] => ram_block1a252.PORTAADDR5
address_a[5] => ram_block1a253.PORTAADDR5
address_a[5] => ram_block1a254.PORTAADDR5
address_a[5] => ram_block1a255.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[6] => ram_block1a120.PORTAADDR6
address_a[6] => ram_block1a121.PORTAADDR6
address_a[6] => ram_block1a122.PORTAADDR6
address_a[6] => ram_block1a123.PORTAADDR6
address_a[6] => ram_block1a124.PORTAADDR6
address_a[6] => ram_block1a125.PORTAADDR6
address_a[6] => ram_block1a126.PORTAADDR6
address_a[6] => ram_block1a127.PORTAADDR6
address_a[6] => ram_block1a128.PORTAADDR6
address_a[6] => ram_block1a129.PORTAADDR6
address_a[6] => ram_block1a130.PORTAADDR6
address_a[6] => ram_block1a131.PORTAADDR6
address_a[6] => ram_block1a132.PORTAADDR6
address_a[6] => ram_block1a133.PORTAADDR6
address_a[6] => ram_block1a134.PORTAADDR6
address_a[6] => ram_block1a135.PORTAADDR6
address_a[6] => ram_block1a136.PORTAADDR6
address_a[6] => ram_block1a137.PORTAADDR6
address_a[6] => ram_block1a138.PORTAADDR6
address_a[6] => ram_block1a139.PORTAADDR6
address_a[6] => ram_block1a140.PORTAADDR6
address_a[6] => ram_block1a141.PORTAADDR6
address_a[6] => ram_block1a142.PORTAADDR6
address_a[6] => ram_block1a143.PORTAADDR6
address_a[6] => ram_block1a144.PORTAADDR6
address_a[6] => ram_block1a145.PORTAADDR6
address_a[6] => ram_block1a146.PORTAADDR6
address_a[6] => ram_block1a147.PORTAADDR6
address_a[6] => ram_block1a148.PORTAADDR6
address_a[6] => ram_block1a149.PORTAADDR6
address_a[6] => ram_block1a150.PORTAADDR6
address_a[6] => ram_block1a151.PORTAADDR6
address_a[6] => ram_block1a152.PORTAADDR6
address_a[6] => ram_block1a153.PORTAADDR6
address_a[6] => ram_block1a154.PORTAADDR6
address_a[6] => ram_block1a155.PORTAADDR6
address_a[6] => ram_block1a156.PORTAADDR6
address_a[6] => ram_block1a157.PORTAADDR6
address_a[6] => ram_block1a158.PORTAADDR6
address_a[6] => ram_block1a159.PORTAADDR6
address_a[6] => ram_block1a160.PORTAADDR6
address_a[6] => ram_block1a161.PORTAADDR6
address_a[6] => ram_block1a162.PORTAADDR6
address_a[6] => ram_block1a163.PORTAADDR6
address_a[6] => ram_block1a164.PORTAADDR6
address_a[6] => ram_block1a165.PORTAADDR6
address_a[6] => ram_block1a166.PORTAADDR6
address_a[6] => ram_block1a167.PORTAADDR6
address_a[6] => ram_block1a168.PORTAADDR6
address_a[6] => ram_block1a169.PORTAADDR6
address_a[6] => ram_block1a170.PORTAADDR6
address_a[6] => ram_block1a171.PORTAADDR6
address_a[6] => ram_block1a172.PORTAADDR6
address_a[6] => ram_block1a173.PORTAADDR6
address_a[6] => ram_block1a174.PORTAADDR6
address_a[6] => ram_block1a175.PORTAADDR6
address_a[6] => ram_block1a176.PORTAADDR6
address_a[6] => ram_block1a177.PORTAADDR6
address_a[6] => ram_block1a178.PORTAADDR6
address_a[6] => ram_block1a179.PORTAADDR6
address_a[6] => ram_block1a180.PORTAADDR6
address_a[6] => ram_block1a181.PORTAADDR6
address_a[6] => ram_block1a182.PORTAADDR6
address_a[6] => ram_block1a183.PORTAADDR6
address_a[6] => ram_block1a184.PORTAADDR6
address_a[6] => ram_block1a185.PORTAADDR6
address_a[6] => ram_block1a186.PORTAADDR6
address_a[6] => ram_block1a187.PORTAADDR6
address_a[6] => ram_block1a188.PORTAADDR6
address_a[6] => ram_block1a189.PORTAADDR6
address_a[6] => ram_block1a190.PORTAADDR6
address_a[6] => ram_block1a191.PORTAADDR6
address_a[6] => ram_block1a192.PORTAADDR6
address_a[6] => ram_block1a193.PORTAADDR6
address_a[6] => ram_block1a194.PORTAADDR6
address_a[6] => ram_block1a195.PORTAADDR6
address_a[6] => ram_block1a196.PORTAADDR6
address_a[6] => ram_block1a197.PORTAADDR6
address_a[6] => ram_block1a198.PORTAADDR6
address_a[6] => ram_block1a199.PORTAADDR6
address_a[6] => ram_block1a200.PORTAADDR6
address_a[6] => ram_block1a201.PORTAADDR6
address_a[6] => ram_block1a202.PORTAADDR6
address_a[6] => ram_block1a203.PORTAADDR6
address_a[6] => ram_block1a204.PORTAADDR6
address_a[6] => ram_block1a205.PORTAADDR6
address_a[6] => ram_block1a206.PORTAADDR6
address_a[6] => ram_block1a207.PORTAADDR6
address_a[6] => ram_block1a208.PORTAADDR6
address_a[6] => ram_block1a209.PORTAADDR6
address_a[6] => ram_block1a210.PORTAADDR6
address_a[6] => ram_block1a211.PORTAADDR6
address_a[6] => ram_block1a212.PORTAADDR6
address_a[6] => ram_block1a213.PORTAADDR6
address_a[6] => ram_block1a214.PORTAADDR6
address_a[6] => ram_block1a215.PORTAADDR6
address_a[6] => ram_block1a216.PORTAADDR6
address_a[6] => ram_block1a217.PORTAADDR6
address_a[6] => ram_block1a218.PORTAADDR6
address_a[6] => ram_block1a219.PORTAADDR6
address_a[6] => ram_block1a220.PORTAADDR6
address_a[6] => ram_block1a221.PORTAADDR6
address_a[6] => ram_block1a222.PORTAADDR6
address_a[6] => ram_block1a223.PORTAADDR6
address_a[6] => ram_block1a224.PORTAADDR6
address_a[6] => ram_block1a225.PORTAADDR6
address_a[6] => ram_block1a226.PORTAADDR6
address_a[6] => ram_block1a227.PORTAADDR6
address_a[6] => ram_block1a228.PORTAADDR6
address_a[6] => ram_block1a229.PORTAADDR6
address_a[6] => ram_block1a230.PORTAADDR6
address_a[6] => ram_block1a231.PORTAADDR6
address_a[6] => ram_block1a232.PORTAADDR6
address_a[6] => ram_block1a233.PORTAADDR6
address_a[6] => ram_block1a234.PORTAADDR6
address_a[6] => ram_block1a235.PORTAADDR6
address_a[6] => ram_block1a236.PORTAADDR6
address_a[6] => ram_block1a237.PORTAADDR6
address_a[6] => ram_block1a238.PORTAADDR6
address_a[6] => ram_block1a239.PORTAADDR6
address_a[6] => ram_block1a240.PORTAADDR6
address_a[6] => ram_block1a241.PORTAADDR6
address_a[6] => ram_block1a242.PORTAADDR6
address_a[6] => ram_block1a243.PORTAADDR6
address_a[6] => ram_block1a244.PORTAADDR6
address_a[6] => ram_block1a245.PORTAADDR6
address_a[6] => ram_block1a246.PORTAADDR6
address_a[6] => ram_block1a247.PORTAADDR6
address_a[6] => ram_block1a248.PORTAADDR6
address_a[6] => ram_block1a249.PORTAADDR6
address_a[6] => ram_block1a250.PORTAADDR6
address_a[6] => ram_block1a251.PORTAADDR6
address_a[6] => ram_block1a252.PORTAADDR6
address_a[6] => ram_block1a253.PORTAADDR6
address_a[6] => ram_block1a254.PORTAADDR6
address_a[6] => ram_block1a255.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[7] => ram_block1a120.PORTAADDR7
address_a[7] => ram_block1a121.PORTAADDR7
address_a[7] => ram_block1a122.PORTAADDR7
address_a[7] => ram_block1a123.PORTAADDR7
address_a[7] => ram_block1a124.PORTAADDR7
address_a[7] => ram_block1a125.PORTAADDR7
address_a[7] => ram_block1a126.PORTAADDR7
address_a[7] => ram_block1a127.PORTAADDR7
address_a[7] => ram_block1a128.PORTAADDR7
address_a[7] => ram_block1a129.PORTAADDR7
address_a[7] => ram_block1a130.PORTAADDR7
address_a[7] => ram_block1a131.PORTAADDR7
address_a[7] => ram_block1a132.PORTAADDR7
address_a[7] => ram_block1a133.PORTAADDR7
address_a[7] => ram_block1a134.PORTAADDR7
address_a[7] => ram_block1a135.PORTAADDR7
address_a[7] => ram_block1a136.PORTAADDR7
address_a[7] => ram_block1a137.PORTAADDR7
address_a[7] => ram_block1a138.PORTAADDR7
address_a[7] => ram_block1a139.PORTAADDR7
address_a[7] => ram_block1a140.PORTAADDR7
address_a[7] => ram_block1a141.PORTAADDR7
address_a[7] => ram_block1a142.PORTAADDR7
address_a[7] => ram_block1a143.PORTAADDR7
address_a[7] => ram_block1a144.PORTAADDR7
address_a[7] => ram_block1a145.PORTAADDR7
address_a[7] => ram_block1a146.PORTAADDR7
address_a[7] => ram_block1a147.PORTAADDR7
address_a[7] => ram_block1a148.PORTAADDR7
address_a[7] => ram_block1a149.PORTAADDR7
address_a[7] => ram_block1a150.PORTAADDR7
address_a[7] => ram_block1a151.PORTAADDR7
address_a[7] => ram_block1a152.PORTAADDR7
address_a[7] => ram_block1a153.PORTAADDR7
address_a[7] => ram_block1a154.PORTAADDR7
address_a[7] => ram_block1a155.PORTAADDR7
address_a[7] => ram_block1a156.PORTAADDR7
address_a[7] => ram_block1a157.PORTAADDR7
address_a[7] => ram_block1a158.PORTAADDR7
address_a[7] => ram_block1a159.PORTAADDR7
address_a[7] => ram_block1a160.PORTAADDR7
address_a[7] => ram_block1a161.PORTAADDR7
address_a[7] => ram_block1a162.PORTAADDR7
address_a[7] => ram_block1a163.PORTAADDR7
address_a[7] => ram_block1a164.PORTAADDR7
address_a[7] => ram_block1a165.PORTAADDR7
address_a[7] => ram_block1a166.PORTAADDR7
address_a[7] => ram_block1a167.PORTAADDR7
address_a[7] => ram_block1a168.PORTAADDR7
address_a[7] => ram_block1a169.PORTAADDR7
address_a[7] => ram_block1a170.PORTAADDR7
address_a[7] => ram_block1a171.PORTAADDR7
address_a[7] => ram_block1a172.PORTAADDR7
address_a[7] => ram_block1a173.PORTAADDR7
address_a[7] => ram_block1a174.PORTAADDR7
address_a[7] => ram_block1a175.PORTAADDR7
address_a[7] => ram_block1a176.PORTAADDR7
address_a[7] => ram_block1a177.PORTAADDR7
address_a[7] => ram_block1a178.PORTAADDR7
address_a[7] => ram_block1a179.PORTAADDR7
address_a[7] => ram_block1a180.PORTAADDR7
address_a[7] => ram_block1a181.PORTAADDR7
address_a[7] => ram_block1a182.PORTAADDR7
address_a[7] => ram_block1a183.PORTAADDR7
address_a[7] => ram_block1a184.PORTAADDR7
address_a[7] => ram_block1a185.PORTAADDR7
address_a[7] => ram_block1a186.PORTAADDR7
address_a[7] => ram_block1a187.PORTAADDR7
address_a[7] => ram_block1a188.PORTAADDR7
address_a[7] => ram_block1a189.PORTAADDR7
address_a[7] => ram_block1a190.PORTAADDR7
address_a[7] => ram_block1a191.PORTAADDR7
address_a[7] => ram_block1a192.PORTAADDR7
address_a[7] => ram_block1a193.PORTAADDR7
address_a[7] => ram_block1a194.PORTAADDR7
address_a[7] => ram_block1a195.PORTAADDR7
address_a[7] => ram_block1a196.PORTAADDR7
address_a[7] => ram_block1a197.PORTAADDR7
address_a[7] => ram_block1a198.PORTAADDR7
address_a[7] => ram_block1a199.PORTAADDR7
address_a[7] => ram_block1a200.PORTAADDR7
address_a[7] => ram_block1a201.PORTAADDR7
address_a[7] => ram_block1a202.PORTAADDR7
address_a[7] => ram_block1a203.PORTAADDR7
address_a[7] => ram_block1a204.PORTAADDR7
address_a[7] => ram_block1a205.PORTAADDR7
address_a[7] => ram_block1a206.PORTAADDR7
address_a[7] => ram_block1a207.PORTAADDR7
address_a[7] => ram_block1a208.PORTAADDR7
address_a[7] => ram_block1a209.PORTAADDR7
address_a[7] => ram_block1a210.PORTAADDR7
address_a[7] => ram_block1a211.PORTAADDR7
address_a[7] => ram_block1a212.PORTAADDR7
address_a[7] => ram_block1a213.PORTAADDR7
address_a[7] => ram_block1a214.PORTAADDR7
address_a[7] => ram_block1a215.PORTAADDR7
address_a[7] => ram_block1a216.PORTAADDR7
address_a[7] => ram_block1a217.PORTAADDR7
address_a[7] => ram_block1a218.PORTAADDR7
address_a[7] => ram_block1a219.PORTAADDR7
address_a[7] => ram_block1a220.PORTAADDR7
address_a[7] => ram_block1a221.PORTAADDR7
address_a[7] => ram_block1a222.PORTAADDR7
address_a[7] => ram_block1a223.PORTAADDR7
address_a[7] => ram_block1a224.PORTAADDR7
address_a[7] => ram_block1a225.PORTAADDR7
address_a[7] => ram_block1a226.PORTAADDR7
address_a[7] => ram_block1a227.PORTAADDR7
address_a[7] => ram_block1a228.PORTAADDR7
address_a[7] => ram_block1a229.PORTAADDR7
address_a[7] => ram_block1a230.PORTAADDR7
address_a[7] => ram_block1a231.PORTAADDR7
address_a[7] => ram_block1a232.PORTAADDR7
address_a[7] => ram_block1a233.PORTAADDR7
address_a[7] => ram_block1a234.PORTAADDR7
address_a[7] => ram_block1a235.PORTAADDR7
address_a[7] => ram_block1a236.PORTAADDR7
address_a[7] => ram_block1a237.PORTAADDR7
address_a[7] => ram_block1a238.PORTAADDR7
address_a[7] => ram_block1a239.PORTAADDR7
address_a[7] => ram_block1a240.PORTAADDR7
address_a[7] => ram_block1a241.PORTAADDR7
address_a[7] => ram_block1a242.PORTAADDR7
address_a[7] => ram_block1a243.PORTAADDR7
address_a[7] => ram_block1a244.PORTAADDR7
address_a[7] => ram_block1a245.PORTAADDR7
address_a[7] => ram_block1a246.PORTAADDR7
address_a[7] => ram_block1a247.PORTAADDR7
address_a[7] => ram_block1a248.PORTAADDR7
address_a[7] => ram_block1a249.PORTAADDR7
address_a[7] => ram_block1a250.PORTAADDR7
address_a[7] => ram_block1a251.PORTAADDR7
address_a[7] => ram_block1a252.PORTAADDR7
address_a[7] => ram_block1a253.PORTAADDR7
address_a[7] => ram_block1a254.PORTAADDR7
address_a[7] => ram_block1a255.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => ram_block1a120.CLK0
clock0 => ram_block1a121.CLK0
clock0 => ram_block1a122.CLK0
clock0 => ram_block1a123.CLK0
clock0 => ram_block1a124.CLK0
clock0 => ram_block1a125.CLK0
clock0 => ram_block1a126.CLK0
clock0 => ram_block1a127.CLK0
clock0 => ram_block1a128.CLK0
clock0 => ram_block1a129.CLK0
clock0 => ram_block1a130.CLK0
clock0 => ram_block1a131.CLK0
clock0 => ram_block1a132.CLK0
clock0 => ram_block1a133.CLK0
clock0 => ram_block1a134.CLK0
clock0 => ram_block1a135.CLK0
clock0 => ram_block1a136.CLK0
clock0 => ram_block1a137.CLK0
clock0 => ram_block1a138.CLK0
clock0 => ram_block1a139.CLK0
clock0 => ram_block1a140.CLK0
clock0 => ram_block1a141.CLK0
clock0 => ram_block1a142.CLK0
clock0 => ram_block1a143.CLK0
clock0 => ram_block1a144.CLK0
clock0 => ram_block1a145.CLK0
clock0 => ram_block1a146.CLK0
clock0 => ram_block1a147.CLK0
clock0 => ram_block1a148.CLK0
clock0 => ram_block1a149.CLK0
clock0 => ram_block1a150.CLK0
clock0 => ram_block1a151.CLK0
clock0 => ram_block1a152.CLK0
clock0 => ram_block1a153.CLK0
clock0 => ram_block1a154.CLK0
clock0 => ram_block1a155.CLK0
clock0 => ram_block1a156.CLK0
clock0 => ram_block1a157.CLK0
clock0 => ram_block1a158.CLK0
clock0 => ram_block1a159.CLK0
clock0 => ram_block1a160.CLK0
clock0 => ram_block1a161.CLK0
clock0 => ram_block1a162.CLK0
clock0 => ram_block1a163.CLK0
clock0 => ram_block1a164.CLK0
clock0 => ram_block1a165.CLK0
clock0 => ram_block1a166.CLK0
clock0 => ram_block1a167.CLK0
clock0 => ram_block1a168.CLK0
clock0 => ram_block1a169.CLK0
clock0 => ram_block1a170.CLK0
clock0 => ram_block1a171.CLK0
clock0 => ram_block1a172.CLK0
clock0 => ram_block1a173.CLK0
clock0 => ram_block1a174.CLK0
clock0 => ram_block1a175.CLK0
clock0 => ram_block1a176.CLK0
clock0 => ram_block1a177.CLK0
clock0 => ram_block1a178.CLK0
clock0 => ram_block1a179.CLK0
clock0 => ram_block1a180.CLK0
clock0 => ram_block1a181.CLK0
clock0 => ram_block1a182.CLK0
clock0 => ram_block1a183.CLK0
clock0 => ram_block1a184.CLK0
clock0 => ram_block1a185.CLK0
clock0 => ram_block1a186.CLK0
clock0 => ram_block1a187.CLK0
clock0 => ram_block1a188.CLK0
clock0 => ram_block1a189.CLK0
clock0 => ram_block1a190.CLK0
clock0 => ram_block1a191.CLK0
clock0 => ram_block1a192.CLK0
clock0 => ram_block1a193.CLK0
clock0 => ram_block1a194.CLK0
clock0 => ram_block1a195.CLK0
clock0 => ram_block1a196.CLK0
clock0 => ram_block1a197.CLK0
clock0 => ram_block1a198.CLK0
clock0 => ram_block1a199.CLK0
clock0 => ram_block1a200.CLK0
clock0 => ram_block1a201.CLK0
clock0 => ram_block1a202.CLK0
clock0 => ram_block1a203.CLK0
clock0 => ram_block1a204.CLK0
clock0 => ram_block1a205.CLK0
clock0 => ram_block1a206.CLK0
clock0 => ram_block1a207.CLK0
clock0 => ram_block1a208.CLK0
clock0 => ram_block1a209.CLK0
clock0 => ram_block1a210.CLK0
clock0 => ram_block1a211.CLK0
clock0 => ram_block1a212.CLK0
clock0 => ram_block1a213.CLK0
clock0 => ram_block1a214.CLK0
clock0 => ram_block1a215.CLK0
clock0 => ram_block1a216.CLK0
clock0 => ram_block1a217.CLK0
clock0 => ram_block1a218.CLK0
clock0 => ram_block1a219.CLK0
clock0 => ram_block1a220.CLK0
clock0 => ram_block1a221.CLK0
clock0 => ram_block1a222.CLK0
clock0 => ram_block1a223.CLK0
clock0 => ram_block1a224.CLK0
clock0 => ram_block1a225.CLK0
clock0 => ram_block1a226.CLK0
clock0 => ram_block1a227.CLK0
clock0 => ram_block1a228.CLK0
clock0 => ram_block1a229.CLK0
clock0 => ram_block1a230.CLK0
clock0 => ram_block1a231.CLK0
clock0 => ram_block1a232.CLK0
clock0 => ram_block1a233.CLK0
clock0 => ram_block1a234.CLK0
clock0 => ram_block1a235.CLK0
clock0 => ram_block1a236.CLK0
clock0 => ram_block1a237.CLK0
clock0 => ram_block1a238.CLK0
clock0 => ram_block1a239.CLK0
clock0 => ram_block1a240.CLK0
clock0 => ram_block1a241.CLK0
clock0 => ram_block1a242.CLK0
clock0 => ram_block1a243.CLK0
clock0 => ram_block1a244.CLK0
clock0 => ram_block1a245.CLK0
clock0 => ram_block1a246.CLK0
clock0 => ram_block1a247.CLK0
clock0 => ram_block1a248.CLK0
clock0 => ram_block1a249.CLK0
clock0 => ram_block1a250.CLK0
clock0 => ram_block1a251.CLK0
clock0 => ram_block1a252.CLK0
clock0 => ram_block1a253.CLK0
clock0 => ram_block1a254.CLK0
clock0 => ram_block1a255.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT
q_a[64] <= ram_block1a64.PORTADATAOUT
q_a[65] <= ram_block1a65.PORTADATAOUT
q_a[66] <= ram_block1a66.PORTADATAOUT
q_a[67] <= ram_block1a67.PORTADATAOUT
q_a[68] <= ram_block1a68.PORTADATAOUT
q_a[69] <= ram_block1a69.PORTADATAOUT
q_a[70] <= ram_block1a70.PORTADATAOUT
q_a[71] <= ram_block1a71.PORTADATAOUT
q_a[72] <= ram_block1a72.PORTADATAOUT
q_a[73] <= ram_block1a73.PORTADATAOUT
q_a[74] <= ram_block1a74.PORTADATAOUT
q_a[75] <= ram_block1a75.PORTADATAOUT
q_a[76] <= ram_block1a76.PORTADATAOUT
q_a[77] <= ram_block1a77.PORTADATAOUT
q_a[78] <= ram_block1a78.PORTADATAOUT
q_a[79] <= ram_block1a79.PORTADATAOUT
q_a[80] <= ram_block1a80.PORTADATAOUT
q_a[81] <= ram_block1a81.PORTADATAOUT
q_a[82] <= ram_block1a82.PORTADATAOUT
q_a[83] <= ram_block1a83.PORTADATAOUT
q_a[84] <= ram_block1a84.PORTADATAOUT
q_a[85] <= ram_block1a85.PORTADATAOUT
q_a[86] <= ram_block1a86.PORTADATAOUT
q_a[87] <= ram_block1a87.PORTADATAOUT
q_a[88] <= ram_block1a88.PORTADATAOUT
q_a[89] <= ram_block1a89.PORTADATAOUT
q_a[90] <= ram_block1a90.PORTADATAOUT
q_a[91] <= ram_block1a91.PORTADATAOUT
q_a[92] <= ram_block1a92.PORTADATAOUT
q_a[93] <= ram_block1a93.PORTADATAOUT
q_a[94] <= ram_block1a94.PORTADATAOUT
q_a[95] <= ram_block1a95.PORTADATAOUT
q_a[96] <= ram_block1a96.PORTADATAOUT
q_a[97] <= ram_block1a97.PORTADATAOUT
q_a[98] <= ram_block1a98.PORTADATAOUT
q_a[99] <= ram_block1a99.PORTADATAOUT
q_a[100] <= ram_block1a100.PORTADATAOUT
q_a[101] <= ram_block1a101.PORTADATAOUT
q_a[102] <= ram_block1a102.PORTADATAOUT
q_a[103] <= ram_block1a103.PORTADATAOUT
q_a[104] <= ram_block1a104.PORTADATAOUT
q_a[105] <= ram_block1a105.PORTADATAOUT
q_a[106] <= ram_block1a106.PORTADATAOUT
q_a[107] <= ram_block1a107.PORTADATAOUT
q_a[108] <= ram_block1a108.PORTADATAOUT
q_a[109] <= ram_block1a109.PORTADATAOUT
q_a[110] <= ram_block1a110.PORTADATAOUT
q_a[111] <= ram_block1a111.PORTADATAOUT
q_a[112] <= ram_block1a112.PORTADATAOUT
q_a[113] <= ram_block1a113.PORTADATAOUT
q_a[114] <= ram_block1a114.PORTADATAOUT
q_a[115] <= ram_block1a115.PORTADATAOUT
q_a[116] <= ram_block1a116.PORTADATAOUT
q_a[117] <= ram_block1a117.PORTADATAOUT
q_a[118] <= ram_block1a118.PORTADATAOUT
q_a[119] <= ram_block1a119.PORTADATAOUT
q_a[120] <= ram_block1a120.PORTADATAOUT
q_a[121] <= ram_block1a121.PORTADATAOUT
q_a[122] <= ram_block1a122.PORTADATAOUT
q_a[123] <= ram_block1a123.PORTADATAOUT
q_a[124] <= ram_block1a124.PORTADATAOUT
q_a[125] <= ram_block1a125.PORTADATAOUT
q_a[126] <= ram_block1a126.PORTADATAOUT
q_a[127] <= ram_block1a127.PORTADATAOUT
q_a[128] <= ram_block1a128.PORTADATAOUT
q_a[129] <= ram_block1a129.PORTADATAOUT
q_a[130] <= ram_block1a130.PORTADATAOUT
q_a[131] <= ram_block1a131.PORTADATAOUT
q_a[132] <= ram_block1a132.PORTADATAOUT
q_a[133] <= ram_block1a133.PORTADATAOUT
q_a[134] <= ram_block1a134.PORTADATAOUT
q_a[135] <= ram_block1a135.PORTADATAOUT
q_a[136] <= ram_block1a136.PORTADATAOUT
q_a[137] <= ram_block1a137.PORTADATAOUT
q_a[138] <= ram_block1a138.PORTADATAOUT
q_a[139] <= ram_block1a139.PORTADATAOUT
q_a[140] <= ram_block1a140.PORTADATAOUT
q_a[141] <= ram_block1a141.PORTADATAOUT
q_a[142] <= ram_block1a142.PORTADATAOUT
q_a[143] <= ram_block1a143.PORTADATAOUT
q_a[144] <= ram_block1a144.PORTADATAOUT
q_a[145] <= ram_block1a145.PORTADATAOUT
q_a[146] <= ram_block1a146.PORTADATAOUT
q_a[147] <= ram_block1a147.PORTADATAOUT
q_a[148] <= ram_block1a148.PORTADATAOUT
q_a[149] <= ram_block1a149.PORTADATAOUT
q_a[150] <= ram_block1a150.PORTADATAOUT
q_a[151] <= ram_block1a151.PORTADATAOUT
q_a[152] <= ram_block1a152.PORTADATAOUT
q_a[153] <= ram_block1a153.PORTADATAOUT
q_a[154] <= ram_block1a154.PORTADATAOUT
q_a[155] <= ram_block1a155.PORTADATAOUT
q_a[156] <= ram_block1a156.PORTADATAOUT
q_a[157] <= ram_block1a157.PORTADATAOUT
q_a[158] <= ram_block1a158.PORTADATAOUT
q_a[159] <= ram_block1a159.PORTADATAOUT
q_a[160] <= ram_block1a160.PORTADATAOUT
q_a[161] <= ram_block1a161.PORTADATAOUT
q_a[162] <= ram_block1a162.PORTADATAOUT
q_a[163] <= ram_block1a163.PORTADATAOUT
q_a[164] <= ram_block1a164.PORTADATAOUT
q_a[165] <= ram_block1a165.PORTADATAOUT
q_a[166] <= ram_block1a166.PORTADATAOUT
q_a[167] <= ram_block1a167.PORTADATAOUT
q_a[168] <= ram_block1a168.PORTADATAOUT
q_a[169] <= ram_block1a169.PORTADATAOUT
q_a[170] <= ram_block1a170.PORTADATAOUT
q_a[171] <= ram_block1a171.PORTADATAOUT
q_a[172] <= ram_block1a172.PORTADATAOUT
q_a[173] <= ram_block1a173.PORTADATAOUT
q_a[174] <= ram_block1a174.PORTADATAOUT
q_a[175] <= ram_block1a175.PORTADATAOUT
q_a[176] <= ram_block1a176.PORTADATAOUT
q_a[177] <= ram_block1a177.PORTADATAOUT
q_a[178] <= ram_block1a178.PORTADATAOUT
q_a[179] <= ram_block1a179.PORTADATAOUT
q_a[180] <= ram_block1a180.PORTADATAOUT
q_a[181] <= ram_block1a181.PORTADATAOUT
q_a[182] <= ram_block1a182.PORTADATAOUT
q_a[183] <= ram_block1a183.PORTADATAOUT
q_a[184] <= ram_block1a184.PORTADATAOUT
q_a[185] <= ram_block1a185.PORTADATAOUT
q_a[186] <= ram_block1a186.PORTADATAOUT
q_a[187] <= ram_block1a187.PORTADATAOUT
q_a[188] <= ram_block1a188.PORTADATAOUT
q_a[189] <= ram_block1a189.PORTADATAOUT
q_a[190] <= ram_block1a190.PORTADATAOUT
q_a[191] <= ram_block1a191.PORTADATAOUT
q_a[192] <= ram_block1a192.PORTADATAOUT
q_a[193] <= ram_block1a193.PORTADATAOUT
q_a[194] <= ram_block1a194.PORTADATAOUT
q_a[195] <= ram_block1a195.PORTADATAOUT
q_a[196] <= ram_block1a196.PORTADATAOUT
q_a[197] <= ram_block1a197.PORTADATAOUT
q_a[198] <= ram_block1a198.PORTADATAOUT
q_a[199] <= ram_block1a199.PORTADATAOUT
q_a[200] <= ram_block1a200.PORTADATAOUT
q_a[201] <= ram_block1a201.PORTADATAOUT
q_a[202] <= ram_block1a202.PORTADATAOUT
q_a[203] <= ram_block1a203.PORTADATAOUT
q_a[204] <= ram_block1a204.PORTADATAOUT
q_a[205] <= ram_block1a205.PORTADATAOUT
q_a[206] <= ram_block1a206.PORTADATAOUT
q_a[207] <= ram_block1a207.PORTADATAOUT
q_a[208] <= ram_block1a208.PORTADATAOUT
q_a[209] <= ram_block1a209.PORTADATAOUT
q_a[210] <= ram_block1a210.PORTADATAOUT
q_a[211] <= ram_block1a211.PORTADATAOUT
q_a[212] <= ram_block1a212.PORTADATAOUT
q_a[213] <= ram_block1a213.PORTADATAOUT
q_a[214] <= ram_block1a214.PORTADATAOUT
q_a[215] <= ram_block1a215.PORTADATAOUT
q_a[216] <= ram_block1a216.PORTADATAOUT
q_a[217] <= ram_block1a217.PORTADATAOUT
q_a[218] <= ram_block1a218.PORTADATAOUT
q_a[219] <= ram_block1a219.PORTADATAOUT
q_a[220] <= ram_block1a220.PORTADATAOUT
q_a[221] <= ram_block1a221.PORTADATAOUT
q_a[222] <= ram_block1a222.PORTADATAOUT
q_a[223] <= ram_block1a223.PORTADATAOUT
q_a[224] <= ram_block1a224.PORTADATAOUT
q_a[225] <= ram_block1a225.PORTADATAOUT
q_a[226] <= ram_block1a226.PORTADATAOUT
q_a[227] <= ram_block1a227.PORTADATAOUT
q_a[228] <= ram_block1a228.PORTADATAOUT
q_a[229] <= ram_block1a229.PORTADATAOUT
q_a[230] <= ram_block1a230.PORTADATAOUT
q_a[231] <= ram_block1a231.PORTADATAOUT
q_a[232] <= ram_block1a232.PORTADATAOUT
q_a[233] <= ram_block1a233.PORTADATAOUT
q_a[234] <= ram_block1a234.PORTADATAOUT
q_a[235] <= ram_block1a235.PORTADATAOUT
q_a[236] <= ram_block1a236.PORTADATAOUT
q_a[237] <= ram_block1a237.PORTADATAOUT
q_a[238] <= ram_block1a238.PORTADATAOUT
q_a[239] <= ram_block1a239.PORTADATAOUT
q_a[240] <= ram_block1a240.PORTADATAOUT
q_a[241] <= ram_block1a241.PORTADATAOUT
q_a[242] <= ram_block1a242.PORTADATAOUT
q_a[243] <= ram_block1a243.PORTADATAOUT
q_a[244] <= ram_block1a244.PORTADATAOUT
q_a[245] <= ram_block1a245.PORTADATAOUT
q_a[246] <= ram_block1a246.PORTADATAOUT
q_a[247] <= ram_block1a247.PORTADATAOUT
q_a[248] <= ram_block1a248.PORTADATAOUT
q_a[249] <= ram_block1a249.PORTADATAOUT
q_a[250] <= ram_block1a250.PORTADATAOUT
q_a[251] <= ram_block1a251.PORTADATAOUT
q_a[252] <= ram_block1a252.PORTADATAOUT
q_a[253] <= ram_block1a253.PORTADATAOUT
q_a[254] <= ram_block1a254.PORTADATAOUT
q_a[255] <= ram_block1a255.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Background1:BG1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_opg1:auto_generated.address_a[0]
address_a[1] => altsyncram_opg1:auto_generated.address_a[1]
address_a[2] => altsyncram_opg1:auto_generated.address_a[2]
address_a[3] => altsyncram_opg1:auto_generated.address_a[3]
address_a[4] => altsyncram_opg1:auto_generated.address_a[4]
address_a[5] => altsyncram_opg1:auto_generated.address_a[5]
address_a[6] => altsyncram_opg1:auto_generated.address_a[6]
address_a[7] => altsyncram_opg1:auto_generated.address_a[7]
address_a[8] => altsyncram_opg1:auto_generated.address_a[8]
address_a[9] => altsyncram_opg1:auto_generated.address_a[9]
address_a[10] => altsyncram_opg1:auto_generated.address_a[10]
address_a[11] => altsyncram_opg1:auto_generated.address_a[11]
address_a[12] => altsyncram_opg1:auto_generated.address_a[12]
address_a[13] => altsyncram_opg1:auto_generated.address_a[13]
address_a[14] => altsyncram_opg1:auto_generated.address_a[14]
address_a[15] => altsyncram_opg1:auto_generated.address_a[15]
address_a[16] => altsyncram_opg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_opg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_opg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_opg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_opg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_opg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_opg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_opg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_opg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_opg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_opg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_opg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_opg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_opg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_iib:mux2.result[0]
q_a[1] <= mux_iib:mux2.result[1]
q_a[2] <= mux_iib:mux2.result[2]
q_a[3] <= mux_iib:mux2.result[3]
q_a[4] <= mux_iib:mux2.result[4]
q_a[5] <= mux_iib:mux2.result[5]
q_a[6] <= mux_iib:mux2.result[6]
q_a[7] <= mux_iib:mux2.result[7]
q_a[8] <= mux_iib:mux2.result[8]
q_a[9] <= mux_iib:mux2.result[9]
q_a[10] <= mux_iib:mux2.result[10]
q_a[11] <= mux_iib:mux2.result[11]


|DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode509w[1].IN0
data[0] => w_anode526w[1].IN1
data[0] => w_anode536w[1].IN0
data[0] => w_anode546w[1].IN1
data[0] => w_anode556w[1].IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode576w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode607w[1].IN1
data[0] => w_anode617w[1].IN0
data[0] => w_anode627w[1].IN1
data[0] => w_anode637w[1].IN0
data[0] => w_anode647w[1].IN1
data[0] => w_anode657w[1].IN0
data[0] => w_anode667w[1].IN1
data[1] => w_anode509w[2].IN0
data[1] => w_anode526w[2].IN0
data[1] => w_anode536w[2].IN1
data[1] => w_anode546w[2].IN1
data[1] => w_anode556w[2].IN0
data[1] => w_anode566w[2].IN0
data[1] => w_anode576w[2].IN1
data[1] => w_anode586w[2].IN1
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN0
data[1] => w_anode617w[2].IN1
data[1] => w_anode627w[2].IN1
data[1] => w_anode637w[2].IN0
data[1] => w_anode647w[2].IN0
data[1] => w_anode657w[2].IN1
data[1] => w_anode667w[2].IN1
data[2] => w_anode509w[3].IN0
data[2] => w_anode526w[3].IN0
data[2] => w_anode536w[3].IN0
data[2] => w_anode546w[3].IN0
data[2] => w_anode556w[3].IN1
data[2] => w_anode566w[3].IN1
data[2] => w_anode576w[3].IN1
data[2] => w_anode586w[3].IN1
data[2] => w_anode596w[3].IN0
data[2] => w_anode607w[3].IN0
data[2] => w_anode617w[3].IN0
data[2] => w_anode627w[3].IN0
data[2] => w_anode637w[3].IN1
data[2] => w_anode647w[3].IN1
data[2] => w_anode657w[3].IN1
data[2] => w_anode667w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode596w[1].IN0
data[3] => w_anode607w[1].IN0
data[3] => w_anode617w[1].IN0
data[3] => w_anode627w[1].IN0
data[3] => w_anode637w[1].IN0
data[3] => w_anode647w[1].IN0
data[3] => w_anode657w[1].IN0
data[3] => w_anode667w[1].IN0
eq[0] <= w_anode509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode526w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode536w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode546w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode556w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|VGA:VGA_model|Background1:BG1|altsyncram:altsyncram_component|altsyncram_opg1:auto_generated|mux_iib:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
data[96] => l1_w0_n4_mux_dataout.IN1
data[97] => l1_w1_n4_mux_dataout.IN1
data[98] => l1_w2_n4_mux_dataout.IN1
data[99] => l1_w3_n4_mux_dataout.IN1
data[100] => l1_w4_n4_mux_dataout.IN1
data[101] => l1_w5_n4_mux_dataout.IN1
data[102] => l1_w6_n4_mux_dataout.IN1
data[103] => l1_w7_n4_mux_dataout.IN1
data[104] => l1_w8_n4_mux_dataout.IN1
data[105] => l1_w9_n4_mux_dataout.IN1
data[106] => l1_w10_n4_mux_dataout.IN1
data[107] => l1_w11_n4_mux_dataout.IN1
data[108] => l1_w0_n4_mux_dataout.IN1
data[109] => l1_w1_n4_mux_dataout.IN1
data[110] => l1_w2_n4_mux_dataout.IN1
data[111] => l1_w3_n4_mux_dataout.IN1
data[112] => l1_w4_n4_mux_dataout.IN1
data[113] => l1_w5_n4_mux_dataout.IN1
data[114] => l1_w6_n4_mux_dataout.IN1
data[115] => l1_w7_n4_mux_dataout.IN1
data[116] => l1_w8_n4_mux_dataout.IN1
data[117] => l1_w9_n4_mux_dataout.IN1
data[118] => l1_w10_n4_mux_dataout.IN1
data[119] => l1_w11_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|DE10_Standard|VGA:VGA_model|Background2:BG2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ppg1:auto_generated.address_a[0]
address_a[1] => altsyncram_ppg1:auto_generated.address_a[1]
address_a[2] => altsyncram_ppg1:auto_generated.address_a[2]
address_a[3] => altsyncram_ppg1:auto_generated.address_a[3]
address_a[4] => altsyncram_ppg1:auto_generated.address_a[4]
address_a[5] => altsyncram_ppg1:auto_generated.address_a[5]
address_a[6] => altsyncram_ppg1:auto_generated.address_a[6]
address_a[7] => altsyncram_ppg1:auto_generated.address_a[7]
address_a[8] => altsyncram_ppg1:auto_generated.address_a[8]
address_a[9] => altsyncram_ppg1:auto_generated.address_a[9]
address_a[10] => altsyncram_ppg1:auto_generated.address_a[10]
address_a[11] => altsyncram_ppg1:auto_generated.address_a[11]
address_a[12] => altsyncram_ppg1:auto_generated.address_a[12]
address_a[13] => altsyncram_ppg1:auto_generated.address_a[13]
address_a[14] => altsyncram_ppg1:auto_generated.address_a[14]
address_a[15] => altsyncram_ppg1:auto_generated.address_a[15]
address_a[16] => altsyncram_ppg1:auto_generated.address_a[16]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ppg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ppg1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ppg1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ppg1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ppg1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ppg1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ppg1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ppg1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ppg1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ppg1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ppg1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ppg1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ppg1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[0] => ram_block1a96.PORTAADDR
address_a[0] => ram_block1a97.PORTAADDR
address_a[0] => ram_block1a98.PORTAADDR
address_a[0] => ram_block1a99.PORTAADDR
address_a[0] => ram_block1a100.PORTAADDR
address_a[0] => ram_block1a101.PORTAADDR
address_a[0] => ram_block1a102.PORTAADDR
address_a[0] => ram_block1a103.PORTAADDR
address_a[0] => ram_block1a104.PORTAADDR
address_a[0] => ram_block1a105.PORTAADDR
address_a[0] => ram_block1a106.PORTAADDR
address_a[0] => ram_block1a107.PORTAADDR
address_a[0] => ram_block1a108.PORTAADDR
address_a[0] => ram_block1a109.PORTAADDR
address_a[0] => ram_block1a110.PORTAADDR
address_a[0] => ram_block1a111.PORTAADDR
address_a[0] => ram_block1a112.PORTAADDR
address_a[0] => ram_block1a113.PORTAADDR
address_a[0] => ram_block1a114.PORTAADDR
address_a[0] => ram_block1a115.PORTAADDR
address_a[0] => ram_block1a116.PORTAADDR
address_a[0] => ram_block1a117.PORTAADDR
address_a[0] => ram_block1a118.PORTAADDR
address_a[0] => ram_block1a119.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[1] => ram_block1a96.PORTAADDR1
address_a[1] => ram_block1a97.PORTAADDR1
address_a[1] => ram_block1a98.PORTAADDR1
address_a[1] => ram_block1a99.PORTAADDR1
address_a[1] => ram_block1a100.PORTAADDR1
address_a[1] => ram_block1a101.PORTAADDR1
address_a[1] => ram_block1a102.PORTAADDR1
address_a[1] => ram_block1a103.PORTAADDR1
address_a[1] => ram_block1a104.PORTAADDR1
address_a[1] => ram_block1a105.PORTAADDR1
address_a[1] => ram_block1a106.PORTAADDR1
address_a[1] => ram_block1a107.PORTAADDR1
address_a[1] => ram_block1a108.PORTAADDR1
address_a[1] => ram_block1a109.PORTAADDR1
address_a[1] => ram_block1a110.PORTAADDR1
address_a[1] => ram_block1a111.PORTAADDR1
address_a[1] => ram_block1a112.PORTAADDR1
address_a[1] => ram_block1a113.PORTAADDR1
address_a[1] => ram_block1a114.PORTAADDR1
address_a[1] => ram_block1a115.PORTAADDR1
address_a[1] => ram_block1a116.PORTAADDR1
address_a[1] => ram_block1a117.PORTAADDR1
address_a[1] => ram_block1a118.PORTAADDR1
address_a[1] => ram_block1a119.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[2] => ram_block1a96.PORTAADDR2
address_a[2] => ram_block1a97.PORTAADDR2
address_a[2] => ram_block1a98.PORTAADDR2
address_a[2] => ram_block1a99.PORTAADDR2
address_a[2] => ram_block1a100.PORTAADDR2
address_a[2] => ram_block1a101.PORTAADDR2
address_a[2] => ram_block1a102.PORTAADDR2
address_a[2] => ram_block1a103.PORTAADDR2
address_a[2] => ram_block1a104.PORTAADDR2
address_a[2] => ram_block1a105.PORTAADDR2
address_a[2] => ram_block1a106.PORTAADDR2
address_a[2] => ram_block1a107.PORTAADDR2
address_a[2] => ram_block1a108.PORTAADDR2
address_a[2] => ram_block1a109.PORTAADDR2
address_a[2] => ram_block1a110.PORTAADDR2
address_a[2] => ram_block1a111.PORTAADDR2
address_a[2] => ram_block1a112.PORTAADDR2
address_a[2] => ram_block1a113.PORTAADDR2
address_a[2] => ram_block1a114.PORTAADDR2
address_a[2] => ram_block1a115.PORTAADDR2
address_a[2] => ram_block1a116.PORTAADDR2
address_a[2] => ram_block1a117.PORTAADDR2
address_a[2] => ram_block1a118.PORTAADDR2
address_a[2] => ram_block1a119.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[3] => ram_block1a96.PORTAADDR3
address_a[3] => ram_block1a97.PORTAADDR3
address_a[3] => ram_block1a98.PORTAADDR3
address_a[3] => ram_block1a99.PORTAADDR3
address_a[3] => ram_block1a100.PORTAADDR3
address_a[3] => ram_block1a101.PORTAADDR3
address_a[3] => ram_block1a102.PORTAADDR3
address_a[3] => ram_block1a103.PORTAADDR3
address_a[3] => ram_block1a104.PORTAADDR3
address_a[3] => ram_block1a105.PORTAADDR3
address_a[3] => ram_block1a106.PORTAADDR3
address_a[3] => ram_block1a107.PORTAADDR3
address_a[3] => ram_block1a108.PORTAADDR3
address_a[3] => ram_block1a109.PORTAADDR3
address_a[3] => ram_block1a110.PORTAADDR3
address_a[3] => ram_block1a111.PORTAADDR3
address_a[3] => ram_block1a112.PORTAADDR3
address_a[3] => ram_block1a113.PORTAADDR3
address_a[3] => ram_block1a114.PORTAADDR3
address_a[3] => ram_block1a115.PORTAADDR3
address_a[3] => ram_block1a116.PORTAADDR3
address_a[3] => ram_block1a117.PORTAADDR3
address_a[3] => ram_block1a118.PORTAADDR3
address_a[3] => ram_block1a119.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[4] => ram_block1a96.PORTAADDR4
address_a[4] => ram_block1a97.PORTAADDR4
address_a[4] => ram_block1a98.PORTAADDR4
address_a[4] => ram_block1a99.PORTAADDR4
address_a[4] => ram_block1a100.PORTAADDR4
address_a[4] => ram_block1a101.PORTAADDR4
address_a[4] => ram_block1a102.PORTAADDR4
address_a[4] => ram_block1a103.PORTAADDR4
address_a[4] => ram_block1a104.PORTAADDR4
address_a[4] => ram_block1a105.PORTAADDR4
address_a[4] => ram_block1a106.PORTAADDR4
address_a[4] => ram_block1a107.PORTAADDR4
address_a[4] => ram_block1a108.PORTAADDR4
address_a[4] => ram_block1a109.PORTAADDR4
address_a[4] => ram_block1a110.PORTAADDR4
address_a[4] => ram_block1a111.PORTAADDR4
address_a[4] => ram_block1a112.PORTAADDR4
address_a[4] => ram_block1a113.PORTAADDR4
address_a[4] => ram_block1a114.PORTAADDR4
address_a[4] => ram_block1a115.PORTAADDR4
address_a[4] => ram_block1a116.PORTAADDR4
address_a[4] => ram_block1a117.PORTAADDR4
address_a[4] => ram_block1a118.PORTAADDR4
address_a[4] => ram_block1a119.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[5] => ram_block1a96.PORTAADDR5
address_a[5] => ram_block1a97.PORTAADDR5
address_a[5] => ram_block1a98.PORTAADDR5
address_a[5] => ram_block1a99.PORTAADDR5
address_a[5] => ram_block1a100.PORTAADDR5
address_a[5] => ram_block1a101.PORTAADDR5
address_a[5] => ram_block1a102.PORTAADDR5
address_a[5] => ram_block1a103.PORTAADDR5
address_a[5] => ram_block1a104.PORTAADDR5
address_a[5] => ram_block1a105.PORTAADDR5
address_a[5] => ram_block1a106.PORTAADDR5
address_a[5] => ram_block1a107.PORTAADDR5
address_a[5] => ram_block1a108.PORTAADDR5
address_a[5] => ram_block1a109.PORTAADDR5
address_a[5] => ram_block1a110.PORTAADDR5
address_a[5] => ram_block1a111.PORTAADDR5
address_a[5] => ram_block1a112.PORTAADDR5
address_a[5] => ram_block1a113.PORTAADDR5
address_a[5] => ram_block1a114.PORTAADDR5
address_a[5] => ram_block1a115.PORTAADDR5
address_a[5] => ram_block1a116.PORTAADDR5
address_a[5] => ram_block1a117.PORTAADDR5
address_a[5] => ram_block1a118.PORTAADDR5
address_a[5] => ram_block1a119.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[6] => ram_block1a96.PORTAADDR6
address_a[6] => ram_block1a97.PORTAADDR6
address_a[6] => ram_block1a98.PORTAADDR6
address_a[6] => ram_block1a99.PORTAADDR6
address_a[6] => ram_block1a100.PORTAADDR6
address_a[6] => ram_block1a101.PORTAADDR6
address_a[6] => ram_block1a102.PORTAADDR6
address_a[6] => ram_block1a103.PORTAADDR6
address_a[6] => ram_block1a104.PORTAADDR6
address_a[6] => ram_block1a105.PORTAADDR6
address_a[6] => ram_block1a106.PORTAADDR6
address_a[6] => ram_block1a107.PORTAADDR6
address_a[6] => ram_block1a108.PORTAADDR6
address_a[6] => ram_block1a109.PORTAADDR6
address_a[6] => ram_block1a110.PORTAADDR6
address_a[6] => ram_block1a111.PORTAADDR6
address_a[6] => ram_block1a112.PORTAADDR6
address_a[6] => ram_block1a113.PORTAADDR6
address_a[6] => ram_block1a114.PORTAADDR6
address_a[6] => ram_block1a115.PORTAADDR6
address_a[6] => ram_block1a116.PORTAADDR6
address_a[6] => ram_block1a117.PORTAADDR6
address_a[6] => ram_block1a118.PORTAADDR6
address_a[6] => ram_block1a119.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[7] => ram_block1a96.PORTAADDR7
address_a[7] => ram_block1a97.PORTAADDR7
address_a[7] => ram_block1a98.PORTAADDR7
address_a[7] => ram_block1a99.PORTAADDR7
address_a[7] => ram_block1a100.PORTAADDR7
address_a[7] => ram_block1a101.PORTAADDR7
address_a[7] => ram_block1a102.PORTAADDR7
address_a[7] => ram_block1a103.PORTAADDR7
address_a[7] => ram_block1a104.PORTAADDR7
address_a[7] => ram_block1a105.PORTAADDR7
address_a[7] => ram_block1a106.PORTAADDR7
address_a[7] => ram_block1a107.PORTAADDR7
address_a[7] => ram_block1a108.PORTAADDR7
address_a[7] => ram_block1a109.PORTAADDR7
address_a[7] => ram_block1a110.PORTAADDR7
address_a[7] => ram_block1a111.PORTAADDR7
address_a[7] => ram_block1a112.PORTAADDR7
address_a[7] => ram_block1a113.PORTAADDR7
address_a[7] => ram_block1a114.PORTAADDR7
address_a[7] => ram_block1a115.PORTAADDR7
address_a[7] => ram_block1a116.PORTAADDR7
address_a[7] => ram_block1a117.PORTAADDR7
address_a[7] => ram_block1a118.PORTAADDR7
address_a[7] => ram_block1a119.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[8] => ram_block1a96.PORTAADDR8
address_a[8] => ram_block1a97.PORTAADDR8
address_a[8] => ram_block1a98.PORTAADDR8
address_a[8] => ram_block1a99.PORTAADDR8
address_a[8] => ram_block1a100.PORTAADDR8
address_a[8] => ram_block1a101.PORTAADDR8
address_a[8] => ram_block1a102.PORTAADDR8
address_a[8] => ram_block1a103.PORTAADDR8
address_a[8] => ram_block1a104.PORTAADDR8
address_a[8] => ram_block1a105.PORTAADDR8
address_a[8] => ram_block1a106.PORTAADDR8
address_a[8] => ram_block1a107.PORTAADDR8
address_a[8] => ram_block1a108.PORTAADDR8
address_a[8] => ram_block1a109.PORTAADDR8
address_a[8] => ram_block1a110.PORTAADDR8
address_a[8] => ram_block1a111.PORTAADDR8
address_a[8] => ram_block1a112.PORTAADDR8
address_a[8] => ram_block1a113.PORTAADDR8
address_a[8] => ram_block1a114.PORTAADDR8
address_a[8] => ram_block1a115.PORTAADDR8
address_a[8] => ram_block1a116.PORTAADDR8
address_a[8] => ram_block1a117.PORTAADDR8
address_a[8] => ram_block1a118.PORTAADDR8
address_a[8] => ram_block1a119.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[9] => ram_block1a96.PORTAADDR9
address_a[9] => ram_block1a97.PORTAADDR9
address_a[9] => ram_block1a98.PORTAADDR9
address_a[9] => ram_block1a99.PORTAADDR9
address_a[9] => ram_block1a100.PORTAADDR9
address_a[9] => ram_block1a101.PORTAADDR9
address_a[9] => ram_block1a102.PORTAADDR9
address_a[9] => ram_block1a103.PORTAADDR9
address_a[9] => ram_block1a104.PORTAADDR9
address_a[9] => ram_block1a105.PORTAADDR9
address_a[9] => ram_block1a106.PORTAADDR9
address_a[9] => ram_block1a107.PORTAADDR9
address_a[9] => ram_block1a108.PORTAADDR9
address_a[9] => ram_block1a109.PORTAADDR9
address_a[9] => ram_block1a110.PORTAADDR9
address_a[9] => ram_block1a111.PORTAADDR9
address_a[9] => ram_block1a112.PORTAADDR9
address_a[9] => ram_block1a113.PORTAADDR9
address_a[9] => ram_block1a114.PORTAADDR9
address_a[9] => ram_block1a115.PORTAADDR9
address_a[9] => ram_block1a116.PORTAADDR9
address_a[9] => ram_block1a117.PORTAADDR9
address_a[9] => ram_block1a118.PORTAADDR9
address_a[9] => ram_block1a119.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[10] => ram_block1a96.PORTAADDR10
address_a[10] => ram_block1a97.PORTAADDR10
address_a[10] => ram_block1a98.PORTAADDR10
address_a[10] => ram_block1a99.PORTAADDR10
address_a[10] => ram_block1a100.PORTAADDR10
address_a[10] => ram_block1a101.PORTAADDR10
address_a[10] => ram_block1a102.PORTAADDR10
address_a[10] => ram_block1a103.PORTAADDR10
address_a[10] => ram_block1a104.PORTAADDR10
address_a[10] => ram_block1a105.PORTAADDR10
address_a[10] => ram_block1a106.PORTAADDR10
address_a[10] => ram_block1a107.PORTAADDR10
address_a[10] => ram_block1a108.PORTAADDR10
address_a[10] => ram_block1a109.PORTAADDR10
address_a[10] => ram_block1a110.PORTAADDR10
address_a[10] => ram_block1a111.PORTAADDR10
address_a[10] => ram_block1a112.PORTAADDR10
address_a[10] => ram_block1a113.PORTAADDR10
address_a[10] => ram_block1a114.PORTAADDR10
address_a[10] => ram_block1a115.PORTAADDR10
address_a[10] => ram_block1a116.PORTAADDR10
address_a[10] => ram_block1a117.PORTAADDR10
address_a[10] => ram_block1a118.PORTAADDR10
address_a[10] => ram_block1a119.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[11] => ram_block1a96.PORTAADDR11
address_a[11] => ram_block1a97.PORTAADDR11
address_a[11] => ram_block1a98.PORTAADDR11
address_a[11] => ram_block1a99.PORTAADDR11
address_a[11] => ram_block1a100.PORTAADDR11
address_a[11] => ram_block1a101.PORTAADDR11
address_a[11] => ram_block1a102.PORTAADDR11
address_a[11] => ram_block1a103.PORTAADDR11
address_a[11] => ram_block1a104.PORTAADDR11
address_a[11] => ram_block1a105.PORTAADDR11
address_a[11] => ram_block1a106.PORTAADDR11
address_a[11] => ram_block1a107.PORTAADDR11
address_a[11] => ram_block1a108.PORTAADDR11
address_a[11] => ram_block1a109.PORTAADDR11
address_a[11] => ram_block1a110.PORTAADDR11
address_a[11] => ram_block1a111.PORTAADDR11
address_a[11] => ram_block1a112.PORTAADDR11
address_a[11] => ram_block1a113.PORTAADDR11
address_a[11] => ram_block1a114.PORTAADDR11
address_a[11] => ram_block1a115.PORTAADDR11
address_a[11] => ram_block1a116.PORTAADDR11
address_a[11] => ram_block1a117.PORTAADDR11
address_a[11] => ram_block1a118.PORTAADDR11
address_a[11] => ram_block1a119.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[12] => ram_block1a96.PORTAADDR12
address_a[12] => ram_block1a97.PORTAADDR12
address_a[12] => ram_block1a98.PORTAADDR12
address_a[12] => ram_block1a99.PORTAADDR12
address_a[12] => ram_block1a100.PORTAADDR12
address_a[12] => ram_block1a101.PORTAADDR12
address_a[12] => ram_block1a102.PORTAADDR12
address_a[12] => ram_block1a103.PORTAADDR12
address_a[12] => ram_block1a104.PORTAADDR12
address_a[12] => ram_block1a105.PORTAADDR12
address_a[12] => ram_block1a106.PORTAADDR12
address_a[12] => ram_block1a107.PORTAADDR12
address_a[12] => ram_block1a108.PORTAADDR12
address_a[12] => ram_block1a109.PORTAADDR12
address_a[12] => ram_block1a110.PORTAADDR12
address_a[12] => ram_block1a111.PORTAADDR12
address_a[12] => ram_block1a112.PORTAADDR12
address_a[12] => ram_block1a113.PORTAADDR12
address_a[12] => ram_block1a114.PORTAADDR12
address_a[12] => ram_block1a115.PORTAADDR12
address_a[12] => ram_block1a116.PORTAADDR12
address_a[12] => ram_block1a117.PORTAADDR12
address_a[12] => ram_block1a118.PORTAADDR12
address_a[12] => ram_block1a119.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_g2a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_g2a:rden_decode.data[1]
address_a[15] => address_reg_a[2].DATAIN
address_a[15] => decode_g2a:rden_decode.data[2]
address_a[16] => address_reg_a[3].DATAIN
address_a[16] => decode_g2a:rden_decode.data[3]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => ram_block1a96.CLK0
clock0 => ram_block1a97.CLK0
clock0 => ram_block1a98.CLK0
clock0 => ram_block1a99.CLK0
clock0 => ram_block1a100.CLK0
clock0 => ram_block1a101.CLK0
clock0 => ram_block1a102.CLK0
clock0 => ram_block1a103.CLK0
clock0 => ram_block1a104.CLK0
clock0 => ram_block1a105.CLK0
clock0 => ram_block1a106.CLK0
clock0 => ram_block1a107.CLK0
clock0 => ram_block1a108.CLK0
clock0 => ram_block1a109.CLK0
clock0 => ram_block1a110.CLK0
clock0 => ram_block1a111.CLK0
clock0 => ram_block1a112.CLK0
clock0 => ram_block1a113.CLK0
clock0 => ram_block1a114.CLK0
clock0 => ram_block1a115.CLK0
clock0 => ram_block1a116.CLK0
clock0 => ram_block1a117.CLK0
clock0 => ram_block1a118.CLK0
clock0 => ram_block1a119.CLK0
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
q_a[0] <= mux_iib:mux2.result[0]
q_a[1] <= mux_iib:mux2.result[1]
q_a[2] <= mux_iib:mux2.result[2]
q_a[3] <= mux_iib:mux2.result[3]
q_a[4] <= mux_iib:mux2.result[4]
q_a[5] <= mux_iib:mux2.result[5]
q_a[6] <= mux_iib:mux2.result[6]
q_a[7] <= mux_iib:mux2.result[7]
q_a[8] <= mux_iib:mux2.result[8]
q_a[9] <= mux_iib:mux2.result[9]
q_a[10] <= mux_iib:mux2.result[10]
q_a[11] <= mux_iib:mux2.result[11]


|DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|decode_g2a:rden_decode
data[0] => w_anode509w[1].IN0
data[0] => w_anode526w[1].IN1
data[0] => w_anode536w[1].IN0
data[0] => w_anode546w[1].IN1
data[0] => w_anode556w[1].IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode576w[1].IN0
data[0] => w_anode586w[1].IN1
data[0] => w_anode596w[1].IN0
data[0] => w_anode607w[1].IN1
data[0] => w_anode617w[1].IN0
data[0] => w_anode627w[1].IN1
data[0] => w_anode637w[1].IN0
data[0] => w_anode647w[1].IN1
data[0] => w_anode657w[1].IN0
data[0] => w_anode667w[1].IN1
data[1] => w_anode509w[2].IN0
data[1] => w_anode526w[2].IN0
data[1] => w_anode536w[2].IN1
data[1] => w_anode546w[2].IN1
data[1] => w_anode556w[2].IN0
data[1] => w_anode566w[2].IN0
data[1] => w_anode576w[2].IN1
data[1] => w_anode586w[2].IN1
data[1] => w_anode596w[2].IN0
data[1] => w_anode607w[2].IN0
data[1] => w_anode617w[2].IN1
data[1] => w_anode627w[2].IN1
data[1] => w_anode637w[2].IN0
data[1] => w_anode647w[2].IN0
data[1] => w_anode657w[2].IN1
data[1] => w_anode667w[2].IN1
data[2] => w_anode509w[3].IN0
data[2] => w_anode526w[3].IN0
data[2] => w_anode536w[3].IN0
data[2] => w_anode546w[3].IN0
data[2] => w_anode556w[3].IN1
data[2] => w_anode566w[3].IN1
data[2] => w_anode576w[3].IN1
data[2] => w_anode586w[3].IN1
data[2] => w_anode596w[3].IN0
data[2] => w_anode607w[3].IN0
data[2] => w_anode617w[3].IN0
data[2] => w_anode627w[3].IN0
data[2] => w_anode637w[3].IN1
data[2] => w_anode647w[3].IN1
data[2] => w_anode657w[3].IN1
data[2] => w_anode667w[3].IN1
data[3] => enable_wire1.IN0
data[3] => w_anode596w[1].IN0
data[3] => w_anode607w[1].IN0
data[3] => w_anode617w[1].IN0
data[3] => w_anode627w[1].IN0
data[3] => w_anode637w[1].IN0
data[3] => w_anode647w[1].IN0
data[3] => w_anode657w[1].IN0
data[3] => w_anode667w[1].IN0
eq[0] <= w_anode509w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode526w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode536w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode546w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode556w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode566w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode576w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode586w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode596w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode607w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|VGA:VGA_model|Background2:BG2|altsyncram:altsyncram_component|altsyncram_ppg1:auto_generated|mux_iib:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
data[96] => l1_w0_n4_mux_dataout.IN1
data[97] => l1_w1_n4_mux_dataout.IN1
data[98] => l1_w2_n4_mux_dataout.IN1
data[99] => l1_w3_n4_mux_dataout.IN1
data[100] => l1_w4_n4_mux_dataout.IN1
data[101] => l1_w5_n4_mux_dataout.IN1
data[102] => l1_w6_n4_mux_dataout.IN1
data[103] => l1_w7_n4_mux_dataout.IN1
data[104] => l1_w8_n4_mux_dataout.IN1
data[105] => l1_w9_n4_mux_dataout.IN1
data[106] => l1_w10_n4_mux_dataout.IN1
data[107] => l1_w11_n4_mux_dataout.IN1
data[108] => l1_w0_n4_mux_dataout.IN1
data[109] => l1_w1_n4_mux_dataout.IN1
data[110] => l1_w2_n4_mux_dataout.IN1
data[111] => l1_w3_n4_mux_dataout.IN1
data[112] => l1_w4_n4_mux_dataout.IN1
data[113] => l1_w5_n4_mux_dataout.IN1
data[114] => l1_w6_n4_mux_dataout.IN1
data[115] => l1_w7_n4_mux_dataout.IN1
data[116] => l1_w8_n4_mux_dataout.IN1
data[117] => l1_w9_n4_mux_dataout.IN1
data[118] => l1_w10_n4_mux_dataout.IN1
data[119] => l1_w11_n4_mux_dataout.IN1
result[0] <= l4_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l4_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l4_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l4_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l4_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l4_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l4_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l4_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l4_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l4_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l4_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l4_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n4_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n5_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n6_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n7_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n2_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n3_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w0_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n1_mux_dataout.IN0
sel[2] => _.IN0
sel[3] => l4_w0_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w10_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w11_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w1_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w2_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w3_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w4_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w5_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w6_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w7_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w8_n0_mux_dataout.IN0
sel[3] => _.IN0
sel[3] => l4_w9_n0_mux_dataout.IN0
sel[3] => _.IN0


|DE10_Standard|VGA:VGA_model|Icon0:ICON0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_a4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_a4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_a4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_a4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_a4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_a4g1:auto_generated.address_a[6]
address_a[7] => altsyncram_a4g1:auto_generated.address_a[7]
address_a[8] => altsyncram_a4g1:auto_generated.address_a[8]
address_a[9] => altsyncram_a4g1:auto_generated.address_a[9]
address_a[10] => altsyncram_a4g1:auto_generated.address_a[10]
address_a[11] => altsyncram_a4g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_a4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_a4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_a4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_a4g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon0:ICON0|altsyncram:altsyncram_component|altsyncram_a4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon0_:ICON0_
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_97g1:auto_generated.address_a[0]
address_a[1] => altsyncram_97g1:auto_generated.address_a[1]
address_a[2] => altsyncram_97g1:auto_generated.address_a[2]
address_a[3] => altsyncram_97g1:auto_generated.address_a[3]
address_a[4] => altsyncram_97g1:auto_generated.address_a[4]
address_a[5] => altsyncram_97g1:auto_generated.address_a[5]
address_a[6] => altsyncram_97g1:auto_generated.address_a[6]
address_a[7] => altsyncram_97g1:auto_generated.address_a[7]
address_a[8] => altsyncram_97g1:auto_generated.address_a[8]
address_a[9] => altsyncram_97g1:auto_generated.address_a[9]
address_a[10] => altsyncram_97g1:auto_generated.address_a[10]
address_a[11] => altsyncram_97g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_97g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_97g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_97g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_97g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_97g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_97g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_97g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_97g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_97g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_97g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_97g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_97g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_97g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon0_:ICON0_|altsyncram:altsyncram_component|altsyncram_97g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon1:ICON1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_b4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_b4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_b4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_b4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_b4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_b4g1:auto_generated.address_a[6]
address_a[7] => altsyncram_b4g1:auto_generated.address_a[7]
address_a[8] => altsyncram_b4g1:auto_generated.address_a[8]
address_a[9] => altsyncram_b4g1:auto_generated.address_a[9]
address_a[10] => altsyncram_b4g1:auto_generated.address_a[10]
address_a[11] => altsyncram_b4g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b4g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon1:ICON1|altsyncram:altsyncram_component|altsyncram_b4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon1_:ICON1_
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_a7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_a7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_a7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_a7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_a7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_a7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_a7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_a7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_a7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_a7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_a7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_a7g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_a7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_a7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_a7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_a7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_a7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_a7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_a7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_a7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_a7g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_a7g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_a7g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_a7g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_a7g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon1_:ICON1_|altsyncram:altsyncram_component|altsyncram_a7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon2:ICON2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_c4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_c4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_c4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_c4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_c4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_c4g1:auto_generated.address_a[6]
address_a[7] => altsyncram_c4g1:auto_generated.address_a[7]
address_a[8] => altsyncram_c4g1:auto_generated.address_a[8]
address_a[9] => altsyncram_c4g1:auto_generated.address_a[9]
address_a[10] => altsyncram_c4g1:auto_generated.address_a[10]
address_a[11] => altsyncram_c4g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_c4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_c4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_c4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_c4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_c4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_c4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_c4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_c4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_c4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_c4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_c4g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon2:ICON2|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon2_:ICON2_
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_b7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_b7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_b7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_b7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_b7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_b7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_b7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_b7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_b7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_b7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_b7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_b7g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_b7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_b7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_b7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_b7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_b7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_b7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_b7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_b7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_b7g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_b7g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_b7g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_b7g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_b7g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon2_:ICON2_|altsyncram:altsyncram_component|altsyncram_b7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon3:ICON3
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_d4g1:auto_generated.address_a[0]
address_a[1] => altsyncram_d4g1:auto_generated.address_a[1]
address_a[2] => altsyncram_d4g1:auto_generated.address_a[2]
address_a[3] => altsyncram_d4g1:auto_generated.address_a[3]
address_a[4] => altsyncram_d4g1:auto_generated.address_a[4]
address_a[5] => altsyncram_d4g1:auto_generated.address_a[5]
address_a[6] => altsyncram_d4g1:auto_generated.address_a[6]
address_a[7] => altsyncram_d4g1:auto_generated.address_a[7]
address_a[8] => altsyncram_d4g1:auto_generated.address_a[8]
address_a[9] => altsyncram_d4g1:auto_generated.address_a[9]
address_a[10] => altsyncram_d4g1:auto_generated.address_a[10]
address_a[11] => altsyncram_d4g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_d4g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_d4g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_d4g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_d4g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_d4g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_d4g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_d4g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_d4g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_d4g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_d4g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_d4g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_d4g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_d4g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon3:ICON3|altsyncram:altsyncram_component|altsyncram_d4g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|Icon3_:ICON3_
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_c7g1:auto_generated.address_a[0]
address_a[1] => altsyncram_c7g1:auto_generated.address_a[1]
address_a[2] => altsyncram_c7g1:auto_generated.address_a[2]
address_a[3] => altsyncram_c7g1:auto_generated.address_a[3]
address_a[4] => altsyncram_c7g1:auto_generated.address_a[4]
address_a[5] => altsyncram_c7g1:auto_generated.address_a[5]
address_a[6] => altsyncram_c7g1:auto_generated.address_a[6]
address_a[7] => altsyncram_c7g1:auto_generated.address_a[7]
address_a[8] => altsyncram_c7g1:auto_generated.address_a[8]
address_a[9] => altsyncram_c7g1:auto_generated.address_a[9]
address_a[10] => altsyncram_c7g1:auto_generated.address_a[10]
address_a[11] => altsyncram_c7g1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c7g1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_c7g1:auto_generated.q_a[0]
q_a[1] <= altsyncram_c7g1:auto_generated.q_a[1]
q_a[2] <= altsyncram_c7g1:auto_generated.q_a[2]
q_a[3] <= altsyncram_c7g1:auto_generated.q_a[3]
q_a[4] <= altsyncram_c7g1:auto_generated.q_a[4]
q_a[5] <= altsyncram_c7g1:auto_generated.q_a[5]
q_a[6] <= altsyncram_c7g1:auto_generated.q_a[6]
q_a[7] <= altsyncram_c7g1:auto_generated.q_a[7]
q_a[8] <= altsyncram_c7g1:auto_generated.q_a[8]
q_a[9] <= altsyncram_c7g1:auto_generated.q_a[9]
q_a[10] <= altsyncram_c7g1:auto_generated.q_a[10]
q_a[11] <= altsyncram_c7g1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|VGA:VGA_model|Icon3_:ICON3_|altsyncram:altsyncram_component|altsyncram_c7g1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|DE10_Standard|VGA:VGA_model|clkgen:my_vgaclk1
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|VGA:VGA_model|Screen:Sc
SW => SW.IN2
CLOCK_50 => CLOCK_50.IN1
VGA_R[0] <= vga_ctrl:V.port8
VGA_R[1] <= vga_ctrl:V.port8
VGA_R[2] <= vga_ctrl:V.port8
VGA_R[3] <= vga_ctrl:V.port8
VGA_R[4] <= vga_ctrl:V.port8
VGA_R[5] <= vga_ctrl:V.port8
VGA_R[6] <= vga_ctrl:V.port8
VGA_R[7] <= vga_ctrl:V.port8
VGA_G[0] <= vga_ctrl:V.port9
VGA_G[1] <= vga_ctrl:V.port9
VGA_G[2] <= vga_ctrl:V.port9
VGA_G[3] <= vga_ctrl:V.port9
VGA_G[4] <= vga_ctrl:V.port9
VGA_G[5] <= vga_ctrl:V.port9
VGA_G[6] <= vga_ctrl:V.port9
VGA_G[7] <= vga_ctrl:V.port9
VGA_B[0] <= vga_ctrl:V.port10
VGA_B[1] <= vga_ctrl:V.port10
VGA_B[2] <= vga_ctrl:V.port10
VGA_B[3] <= vga_ctrl:V.port10
VGA_B[4] <= vga_ctrl:V.port10
VGA_B[5] <= vga_ctrl:V.port10
VGA_B[6] <= vga_ctrl:V.port10
VGA_B[7] <= vga_ctrl:V.port10
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>
VGA_BLANK_N <= vga_ctrl:V.port7
VGA_VS <= vga_ctrl:V.port6
VGA_HS <= vga_ctrl:V.port5
addr[0] <= vga_ctrl:V.port4
addr[1] <= vga_ctrl:V.port4
addr[2] <= vga_ctrl:V.port4
addr[3] <= vga_ctrl:V.port4
addr[4] <= vga_ctrl:V.port4
addr[5] <= vga_ctrl:V.port4
addr[6] <= vga_ctrl:V.port4
addr[7] <= vga_ctrl:V.port4
addr[8] <= vga_ctrl:V.port4
addr[9] <= vga_ctrl:V.port3
addr[10] <= vga_ctrl:V.port3
addr[11] <= vga_ctrl:V.port3
addr[12] <= vga_ctrl:V.port3
addr[13] <= vga_ctrl:V.port3
addr[14] <= vga_ctrl:V.port3
addr[15] <= vga_ctrl:V.port3
addr[16] <= vga_ctrl:V.port3
addr[17] <= vga_ctrl:V.port3
addr[18] <= vga_ctrl:V.port3
color[0] => color[0].IN1
color[1] => color[1].IN1
color[2] => color[2].IN1
color[3] => color[3].IN1
color[4] => color[4].IN1
color[5] => color[5].IN1
color[6] => color[6].IN1
color[7] => color[7].IN1
color[8] => color[8].IN1
color[9] => color[9].IN1
color[10] => color[10].IN1
color[11] => color[11].IN1


|DE10_Standard|VGA:VGA_model|Screen:Sc|clkgen:my_vgaclk1
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|VGA:VGA_model|Screen:Sc|vga_ctrl:V
pclk => y_cnt[0].CLK
pclk => y_cnt[1].CLK
pclk => y_cnt[2].CLK
pclk => y_cnt[3].CLK
pclk => y_cnt[4].CLK
pclk => y_cnt[5].CLK
pclk => y_cnt[6].CLK
pclk => y_cnt[7].CLK
pclk => y_cnt[8].CLK
pclk => y_cnt[9].CLK
pclk => x_cnt[0].CLK
pclk => x_cnt[1].CLK
pclk => x_cnt[2].CLK
pclk => x_cnt[3].CLK
pclk => x_cnt[4].CLK
pclk => x_cnt[5].CLK
pclk => x_cnt[6].CLK
pclk => x_cnt[7].CLK
pclk => x_cnt[8].CLK
pclk => x_cnt[9].CLK
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => y_cnt.OUTPUTSELECT
reset => x_cnt[0].PRESET
reset => x_cnt[1].ACLR
reset => x_cnt[2].ACLR
reset => x_cnt[3].ACLR
reset => x_cnt[4].ACLR
reset => x_cnt[5].ACLR
reset => x_cnt[6].ACLR
reset => x_cnt[7].ACLR
reset => x_cnt[8].ACLR
reset => x_cnt[9].ACLR
vga_data[0] => vga_b[0].DATAIN
vga_data[1] => vga_b[1].DATAIN
vga_data[2] => vga_b[2].DATAIN
vga_data[3] => vga_b[3].DATAIN
vga_data[4] => vga_b[4].DATAIN
vga_data[5] => vga_b[5].DATAIN
vga_data[6] => vga_b[6].DATAIN
vga_data[7] => vga_b[7].DATAIN
vga_data[8] => vga_g[0].DATAIN
vga_data[9] => vga_g[1].DATAIN
vga_data[10] => vga_g[2].DATAIN
vga_data[11] => vga_g[3].DATAIN
vga_data[12] => vga_g[4].DATAIN
vga_data[13] => vga_g[5].DATAIN
vga_data[14] => vga_g[6].DATAIN
vga_data[15] => vga_g[7].DATAIN
vga_data[16] => vga_r[0].DATAIN
vga_data[17] => vga_r[1].DATAIN
vga_data[18] => vga_r[2].DATAIN
vga_data[19] => vga_r[3].DATAIN
vga_data[20] => vga_r[4].DATAIN
vga_data[21] => vga_r[5].DATAIN
vga_data[22] => vga_r[6].DATAIN
vga_data[23] => vga_r[7].DATAIN
h_addr[0] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[1] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[2] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[3] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[4] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[5] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[6] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[7] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[8] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
h_addr[9] <= h_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[0] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[1] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[2] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[3] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[4] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[5] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[6] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[7] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[8] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
v_addr[9] <= v_addr.DB_MAX_OUTPUT_PORT_TYPE
hsync <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
vsync <= LessThan1.DB_MAX_OUTPUT_PORT_TYPE
valid <= valid.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_data[16].DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_data[17].DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_data[18].DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_data[19].DB_MAX_OUTPUT_PORT_TYPE
vga_r[4] <= vga_data[20].DB_MAX_OUTPUT_PORT_TYPE
vga_r[5] <= vga_data[21].DB_MAX_OUTPUT_PORT_TYPE
vga_r[6] <= vga_data[22].DB_MAX_OUTPUT_PORT_TYPE
vga_r[7] <= vga_data[23].DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_data[8].DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_data[9].DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_data[10].DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_data[11].DB_MAX_OUTPUT_PORT_TYPE
vga_g[4] <= vga_data[12].DB_MAX_OUTPUT_PORT_TYPE
vga_g[5] <= vga_data[13].DB_MAX_OUTPUT_PORT_TYPE
vga_g[6] <= vga_data[14].DB_MAX_OUTPUT_PORT_TYPE
vga_g[7] <= vga_data[15].DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_data[0].DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_data[1].DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_data[2].DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_data[3].DB_MAX_OUTPUT_PORT_TYPE
vga_b[4] <= vga_data[4].DB_MAX_OUTPUT_PORT_TYPE
vga_b[5] <= vga_data[5].DB_MAX_OUTPUT_PORT_TYPE
vga_b[6] <= vga_data[6].DB_MAX_OUTPUT_PORT_TYPE
vga_b[7] <= vga_data[7].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= keyboard:Ke.port11
LEDR[7] <= keyboard:Ke.port11
LEDR[8] <= keyboard:Ke.port11
LEDR[9] <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= keyboard:Ke.port3
HEX0[1] <= keyboard:Ke.port3
HEX0[2] <= keyboard:Ke.port3
HEX0[3] <= keyboard:Ke.port3
HEX0[4] <= keyboard:Ke.port3
HEX0[5] <= keyboard:Ke.port3
HEX0[6] <= keyboard:Ke.port3
HEX1[0] <= keyboard:Ke.port4
HEX1[1] <= keyboard:Ke.port4
HEX1[2] <= keyboard:Ke.port4
HEX1[3] <= keyboard:Ke.port4
HEX1[4] <= keyboard:Ke.port4
HEX1[5] <= keyboard:Ke.port4
HEX1[6] <= keyboard:Ke.port4
HEX2[0] <= keyboard:Ke.port5
HEX2[1] <= keyboard:Ke.port5
HEX2[2] <= keyboard:Ke.port5
HEX2[3] <= keyboard:Ke.port5
HEX2[4] <= keyboard:Ke.port5
HEX2[5] <= keyboard:Ke.port5
HEX2[6] <= keyboard:Ke.port5
HEX3[0] <= keyboard:Ke.port6
HEX3[1] <= keyboard:Ke.port6
HEX3[2] <= keyboard:Ke.port6
HEX3[3] <= keyboard:Ke.port6
HEX3[4] <= keyboard:Ke.port6
HEX3[5] <= keyboard:Ke.port6
HEX3[6] <= keyboard:Ke.port6
HEX4[0] <= keyboard:Ke.port7
HEX4[1] <= keyboard:Ke.port7
HEX4[2] <= keyboard:Ke.port7
HEX4[3] <= keyboard:Ke.port7
HEX4[4] <= keyboard:Ke.port7
HEX4[5] <= keyboard:Ke.port7
HEX4[6] <= keyboard:Ke.port7
HEX5[0] <= keyboard:Ke.port8
HEX5[1] <= keyboard:Ke.port8
HEX5[2] <= keyboard:Ke.port8
HEX5[3] <= keyboard:Ke.port8
HEX5[4] <= keyboard:Ke.port8
HEX5[5] <= keyboard:Ke.port8
HEX5[6] <= keyboard:Ke.port8
VGA_BLANK_N <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_CLK => ~NO_FANOUT~
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_HS <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_SYNC_N <= <GND>
VGA_VS <= <GND>
PS2_CLK <> keyboard:Ke.port1
PS2_CLK2 <> <UNC>
PS2_DAT <> keyboard:Ke.port2
PS2_DAT2 <> <UNC>
k_addr[0] <= <GND>
k_addr[1] <= <GND>
k_addr[2] <= <GND>
k_addr[3] <= <GND>
k_addr[4] <= <GND>
k_addr[5] <= <GND>
k_addr[6] <= <GND>
k_addr[7] <= <GND>
k_addr[8] <= <VCC>
k_addr[9] <= <VCC>
k_addr[10] <= <VCC>
k_addr[11] <= <VCC>
k_addr[12] <= <GND>
k_addr[13] <= <GND>
k_addr[14] <= <GND>
k_addr[15] <= <GND>
k_addr[16] <= <GND>
k_addr[17] <= <GND>
k_addr[18] <= <GND>
keyboard_data[0] <= s_data[0].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[1] <= s_data[1].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[2] <= s_data[2].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[3] <= s_data[3].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[4] <= s_data[4].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[5] <= s_data[5].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[6] <= s_data[6].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[7] <= s_data[7].DB_MAX_OUTPUT_PORT_TYPE
keyboard_data[8] <= <GND>
keyboard_data[9] <= <GND>
keyboard_data[10] <= <GND>
keyboard_data[11] <= <GND>
keyboard_data[12] <= <GND>
keyboard_data[13] <= <GND>
keyboard_data[14] <= <GND>
keyboard_data[15] <= <GND>
keyboard_data[16] <= <GND>
keyboard_data[17] <= <GND>
keyboard_data[18] <= <GND>
keyboard_data[19] <= <GND>
keyboard_data[20] <= <GND>
keyboard_data[21] <= <GND>
keyboard_data[22] <= <GND>
keyboard_data[23] <= <GND>
keyboard_data[24] <= <GND>
keyboard_data[25] <= <GND>
keyboard_data[26] <= <GND>
keyboard_data[27] <= <GND>
keyboard_data[28] <= <GND>
keyboard_data[29] <= <GND>
keyboard_data[30] <= <GND>
keyboard_data[31] <= <GND>
k_change <= counter[0].DB_MAX_OUTPUT_PORT_TYPE
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => pos.OUTPUTSELECT
clear => s_data[0].ENA
clear => s_data[1].ENA
clear => s_data[2].ENA
clear => s_data[3].ENA
clear => s_data[4].ENA
clear => s_data[5].ENA
clear => s_data[6].ENA
clear => s_data[7].ENA
clear => counter[0].ENA
clear => counter[1].ENA
clear => counter[2].ENA
clear => counter[3].ENA
clear => counter[4].ENA
clear => counter[5].ENA
clear => counter[6].ENA
clear => counter[7].ENA
clear => counter[8].ENA
clear => pos[0]~reg0.ENA
clear => pos[1]~reg0.ENA
pos[0] <= pos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[1] <= pos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[2] <= pos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[3] <= pos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[4] <= pos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[5] <= pos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[6] <= pos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[7] <= pos[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[8] <= pos[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[9] <= pos[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[10] <= pos[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[11] <= pos[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[12] <= pos[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[13] <= pos[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[14] <= pos[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[15] <= pos[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[16] <= pos[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[17] <= pos[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pos[18] <= pos[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke
clk => clk.IN3
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
d1[0] <= digital_tube:D1.port2
d1[1] <= digital_tube:D1.port2
d1[2] <= digital_tube:D1.port2
d1[3] <= digital_tube:D1.port2
d1[4] <= digital_tube:D1.port2
d1[5] <= digital_tube:D1.port2
d1[6] <= digital_tube:D1.port2
d2[0] <= digital_tube:D2.port2
d2[1] <= digital_tube:D2.port2
d2[2] <= digital_tube:D2.port2
d2[3] <= digital_tube:D2.port2
d2[4] <= digital_tube:D2.port2
d2[5] <= digital_tube:D2.port2
d2[6] <= digital_tube:D2.port2
d3[0] <= digital_tube:D3.port2
d3[1] <= digital_tube:D3.port2
d3[2] <= digital_tube:D3.port2
d3[3] <= digital_tube:D3.port2
d3[4] <= digital_tube:D3.port2
d3[5] <= digital_tube:D3.port2
d3[6] <= digital_tube:D3.port2
d4[0] <= digital_tube:D4.port2
d4[1] <= digital_tube:D4.port2
d4[2] <= digital_tube:D4.port2
d4[3] <= digital_tube:D4.port2
d4[4] <= digital_tube:D4.port2
d4[5] <= digital_tube:D4.port2
d4[6] <= digital_tube:D4.port2
d5[0] <= digital_tube:D5.port2
d5[1] <= digital_tube:D5.port2
d5[2] <= digital_tube:D5.port2
d5[3] <= digital_tube:D5.port2
d5[4] <= digital_tube:D5.port2
d5[5] <= digital_tube:D5.port2
d5[6] <= digital_tube:D5.port2
d6[0] <= digital_tube:D6.port2
d6[1] <= digital_tube:D6.port2
d6[2] <= digital_tube:D6.port2
d6[3] <= digital_tube:D6.port2
d6[4] <= digital_tube:D6.port2
d6[5] <= digital_tube:D6.port2
d6[6] <= digital_tube:D6.port2
data1[0] <= data1[0].DB_MAX_OUTPUT_PORT_TYPE
data1[1] <= data1[1].DB_MAX_OUTPUT_PORT_TYPE
data1[2] <= data1[2].DB_MAX_OUTPUT_PORT_TYPE
data1[3] <= data1[3].DB_MAX_OUTPUT_PORT_TYPE
data1[4] <= data1[4].DB_MAX_OUTPUT_PORT_TYPE
data1[5] <= data1[5].DB_MAX_OUTPUT_PORT_TYPE
data1[6] <= data1[6].DB_MAX_OUTPUT_PORT_TYPE
data1[7] <= data1[7].DB_MAX_OUTPUT_PORT_TYPE
ascll[0] <= ascll[0].DB_MAX_OUTPUT_PORT_TYPE
ascll[1] <= ascll[1].DB_MAX_OUTPUT_PORT_TYPE
ascll[2] <= ascll[2].DB_MAX_OUTPUT_PORT_TYPE
ascll[3] <= ascll[3].DB_MAX_OUTPUT_PORT_TYPE
ascll[4] <= ascll[4].DB_MAX_OUTPUT_PORT_TYPE
ascll[5] <= ascll[5].DB_MAX_OUTPUT_PORT_TYPE
ascll[6] <= ascll[6].DB_MAX_OUTPUT_PORT_TYPE
ascll[7] <= ascll[7].DB_MAX_OUTPUT_PORT_TYPE
model[0] <= model[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
model[1] <= model[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
model[2] <= model[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ps2_keyboard:KEYBOARD.port5


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|ps2_keyboard:KEYBOARD
clk => buffer[0].CLK
clk => buffer[1].CLK
clk => buffer[2].CLK
clk => buffer[3].CLK
clk => buffer[4].CLK
clk => buffer[5].CLK
clk => buffer[6].CLK
clk => buffer[7].CLK
clk => buffer[8].CLK
clk => buffer[9].CLK
clk => ready~reg0.CLK
clk => overflow~reg0.CLK
clk => r_ptr[0].CLK
clk => r_ptr[1].CLK
clk => r_ptr[2].CLK
clk => w_ptr[0].CLK
clk => w_ptr[1].CLK
clk => w_ptr[2].CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => ps2_clk_sync[0].CLK
clk => ps2_clk_sync[1].CLK
clk => ps2_clk_sync[2].CLK
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => count.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => w_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => r_ptr.OUTPUTSELECT
clrn => overflow.OUTPUTSELECT
clrn => ready.OUTPUTSELECT
clrn => buffer[0].ENA
clrn => buffer[1].ENA
clrn => buffer[2].ENA
clrn => buffer[3].ENA
clrn => buffer[4].ENA
clrn => buffer[5].ENA
clrn => buffer[6].ENA
clrn => buffer[7].ENA
clrn => buffer[8].ENA
clrn => buffer[9].ENA
ps2_clk => ps2_clk_sync[0].DATAIN
ps2_data => always1.IN1
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
ps2_data => buffer.DATAB
data[0] <= buffer[1].DB_MAX_OUTPUT_PORT_TYPE
data[1] <= buffer[2].DB_MAX_OUTPUT_PORT_TYPE
data[2] <= buffer[3].DB_MAX_OUTPUT_PORT_TYPE
data[3] <= buffer[4].DB_MAX_OUTPUT_PORT_TYPE
data[4] <= buffer[5].DB_MAX_OUTPUT_PORT_TYPE
data[5] <= buffer[6].DB_MAX_OUTPUT_PORT_TYPE
data[6] <= buffer[7].DB_MAX_OUTPUT_PORT_TYPE
data[7] <= buffer[8].DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => r_ptr.OUTPUTSELECT
nextdata_n => ready.OUTPUTSELECT
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tug1:auto_generated.address_a[0]
address_a[1] => altsyncram_tug1:auto_generated.address_a[1]
address_a[2] => altsyncram_tug1:auto_generated.address_a[2]
address_a[3] => altsyncram_tug1:auto_generated.address_a[3]
address_a[4] => altsyncram_tug1:auto_generated.address_a[4]
address_a[5] => altsyncram_tug1:auto_generated.address_a[5]
address_a[6] => altsyncram_tug1:auto_generated.address_a[6]
address_a[7] => altsyncram_tug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tug1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tug1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tug1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tug1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tug1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tug1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tug1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tug1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K1|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tug1:auto_generated.address_a[0]
address_a[1] => altsyncram_tug1:auto_generated.address_a[1]
address_a[2] => altsyncram_tug1:auto_generated.address_a[2]
address_a[3] => altsyncram_tug1:auto_generated.address_a[3]
address_a[4] => altsyncram_tug1:auto_generated.address_a[4]
address_a[5] => altsyncram_tug1:auto_generated.address_a[5]
address_a[6] => altsyncram_tug1:auto_generated.address_a[6]
address_a[7] => altsyncram_tug1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tug1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tug1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tug1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tug1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tug1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tug1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tug1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tug1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tug1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|keyboard_table:K2|altsyncram:altsyncram_component|altsyncram_tug1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D1
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D2
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D3
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D4
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D5
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Keyboard:Keyboard_model|keyboard:Ke|digital_tube:D6
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Sound:sound_model
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN3
KEY[0] => KEY[0].IN2
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] <= I2C_Audio_Config:myconfig.port4
LEDR[1] <= I2C_Audio_Config:myconfig.port4
LEDR[2] <= I2C_Audio_Config:myconfig.port4
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= audio_clk:u1.port3
HEX0[0] <= <GND>
HEX0[1] <= <GND>
HEX0[2] <= <GND>
HEX0[3] <= <GND>
HEX0[4] <= <GND>
HEX0[5] <= <GND>
HEX0[6] <= <GND>
HEX1[0] <= <GND>
HEX1[1] <= <GND>
HEX1[2] <= <GND>
HEX1[3] <= <GND>
HEX1[4] <= <GND>
HEX1[5] <= <GND>
HEX1[6] <= <GND>
HEX2[0] <= <GND>
HEX2[1] <= <GND>
HEX2[2] <= <GND>
HEX2[3] <= <GND>
HEX2[4] <= <GND>
HEX2[5] <= <GND>
HEX2[6] <= <GND>
HEX3[0] <= <GND>
HEX3[1] <= <GND>
HEX3[2] <= <GND>
HEX3[3] <= <GND>
HEX3[4] <= <GND>
HEX3[5] <= <GND>
HEX3[6] <= <GND>
HEX4[0] <= <GND>
HEX4[1] <= <GND>
HEX4[2] <= <GND>
HEX4[3] <= <GND>
HEX4[4] <= <GND>
HEX4[5] <= <GND>
HEX4[6] <= <GND>
HEX5[0] <= <GND>
HEX5[1] <= <GND>
HEX5[2] <= <GND>
HEX5[3] <= <GND>
HEX5[4] <= <GND>
HEX5[5] <= <GND>
HEX5[6] <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> I2S_Audio:myaudio.port2
AUD_DACDAT <= I2S_Audio:myaudio.port3
AUD_DACLRCK <> I2S_Audio:myaudio.port4
AUD_DACLRCK <> Sin_Generator:sin_wave.port0
AUD_XCK <= AUD_XCK.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
FPGA_I2C_SCLK <= I2C_Audio_Config:myconfig.port2
FPGA_I2C_SDAT <> I2C_Audio_Config:myconfig.port3
ps2_clk => ~NO_FANOUT~
ps2_data => ~NO_FANOUT~
ascll[0] => ascll[0].IN1
ascll[1] => ascll[1].IN1
ascll[2] => ascll[2].IN1
ascll[3] => ascll[3].IN1
ascll[4] => ascll[4].IN1
ascll[5] => ascll[5].IN1
ascll[6] => ascll[6].IN1
ascll[7] => ascll[7].IN1
volume[0] => ~NO_FANOUT~
volume[1] => ~NO_FANOUT~
volume[2] => ~NO_FANOUT~
volume[3] => ~NO_FANOUT~


|DE10_Standard|Sound:sound_model|audio_clk:u1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= audio_clk_0002:audio_clk_inst.outclk_0
locked <= audio_clk_0002:audio_clk_inst.locked


|DE10_Standard|Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE10_Standard|Sound:sound_model|audio_clk:u1|audio_clk_0002:audio_clk_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|DE10_Standard|Sound:sound_model|clkgen:my_i2c_clk
clkin => clkout~reg0.CLK
clkin => clkcount[0].CLK
clkin => clkcount[1].CLK
clkin => clkcount[2].CLK
clkin => clkcount[3].CLK
clkin => clkcount[4].CLK
clkin => clkcount[5].CLK
clkin => clkcount[6].CLK
clkin => clkcount[7].CLK
clkin => clkcount[8].CLK
clkin => clkcount[9].CLK
clkin => clkcount[10].CLK
clkin => clkcount[11].CLK
clkin => clkcount[12].CLK
clkin => clkcount[13].CLK
clkin => clkcount[14].CLK
clkin => clkcount[15].CLK
clkin => clkcount[16].CLK
clkin => clkcount[17].CLK
clkin => clkcount[18].CLK
clkin => clkcount[19].CLK
clkin => clkcount[20].CLK
clkin => clkcount[21].CLK
clkin => clkcount[22].CLK
clkin => clkcount[23].CLK
clkin => clkcount[24].CLK
clkin => clkcount[25].CLK
clkin => clkcount[26].CLK
clkin => clkcount[27].CLK
clkin => clkcount[28].CLK
clkin => clkcount[29].CLK
clkin => clkcount[30].CLK
clkin => clkcount[31].CLK
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkcount.OUTPUTSELECT
rst => clkout.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkcount.OUTPUTSELECT
clken => clkout.OUTPUTSELECT
clkout <= clkout~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig
clk_i2c => clk_i2c.IN1
reset_n => reset_n.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT
testbit[0] <= cmd_count[0].DB_MAX_OUTPUT_PORT_TYPE
testbit[1] <= cmd_count[1].DB_MAX_OUTPUT_PORT_TYPE
testbit[2] <= cmd_count[2].DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Sound:sound_model|I2C_Audio_Config:myconfig|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => ACK[0]~reg0.CLK
CLOCK => ACK[1]~reg0.CLK
CLOCK => ACK[2]~reg0.CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK[0] <= ACK[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK[1] <= ACK[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ACK[2] <= ACK[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RESET_N => END~reg0.PRESET
RESET_N => ACK3.ACLR
RESET_N => ACK2.ACLR
RESET_N => ACK1.ACLR
RESET_N => SDO.PRESET
RESET_N => SCLK.PRESET
RESET_N => SD_COUNTER[0].PRESET
RESET_N => SD_COUNTER[1].PRESET
RESET_N => SD_COUNTER[2].PRESET
RESET_N => SD_COUNTER[3].PRESET
RESET_N => SD_COUNTER[4].PRESET
RESET_N => SD_COUNTER[5].PRESET
RESET_N => SD[0].ENA
RESET_N => ACK[2]~reg0.ENA
RESET_N => ACK[1]~reg0.ENA
RESET_N => ACK[0]~reg0.ENA
RESET_N => SD[23].ENA
RESET_N => SD[22].ENA
RESET_N => SD[21].ENA
RESET_N => SD[20].ENA
RESET_N => SD[19].ENA
RESET_N => SD[18].ENA
RESET_N => SD[17].ENA
RESET_N => SD[16].ENA
RESET_N => SD[15].ENA
RESET_N => SD[14].ENA
RESET_N => SD[13].ENA
RESET_N => SD[12].ENA
RESET_N => SD[11].ENA
RESET_N => SD[10].ENA
RESET_N => SD[9].ENA
RESET_N => SD[8].ENA
RESET_N => SD[7].ENA
RESET_N => SD[6].ENA
RESET_N => SD[5].ENA
RESET_N => SD[4].ENA
RESET_N => SD[3].ENA
RESET_N => SD[2].ENA
RESET_N => SD[1].ENA


|DE10_Standard|Sound:sound_model|I2S_Audio:myaudio
AUD_XCK => AUD_BCK~reg0.CLK
AUD_XCK => bck_counter[0].CLK
AUD_XCK => bck_counter[1].CLK
AUD_XCK => bck_counter[2].CLK
AUD_XCK => bck_counter[3].CLK
AUD_XCK => bck_counter[4].CLK
AUD_XCK => bck_counter[5].CLK
AUD_XCK => bck_counter[6].CLK
AUD_XCK => bck_counter[7].CLK
reset_n => AUD_BCK~reg0.ACLR
reset_n => bck_counter[0].ACLR
reset_n => bck_counter[1].ACLR
reset_n => bck_counter[2].ACLR
reset_n => bck_counter[3].ACLR
reset_n => bck_counter[4].ACLR
reset_n => bck_counter[5].ACLR
reset_n => bck_counter[6].ACLR
reset_n => bck_counter[7].ACLR
reset_n => AUD_LRCK~reg0.ACLR
reset_n => lr_counter[0].ACLR
reset_n => lr_counter[1].ACLR
reset_n => lr_counter[2].ACLR
reset_n => lr_counter[3].ACLR
reset_n => lr_counter[4].ACLR
reset_n => lr_counter[5].ACLR
reset_n => lr_counter[6].ACLR
reset_n => lr_counter[7].ACLR
AUD_BCK <= AUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_DATA <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
AUD_LRCK <= AUD_LRCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
audiodata[0] => Mux0.IN0
audiodata[1] => Mux0.IN1
audiodata[2] => Mux0.IN2
audiodata[3] => Mux0.IN3
audiodata[4] => Mux0.IN4
audiodata[5] => Mux0.IN5
audiodata[6] => Mux0.IN6
audiodata[7] => Mux0.IN7
audiodata[8] => Mux0.IN8
audiodata[9] => Mux0.IN9
audiodata[10] => Mux0.IN10
audiodata[11] => Mux0.IN11
audiodata[12] => Mux0.IN12
audiodata[13] => Mux0.IN13
audiodata[14] => Mux0.IN14
audiodata[15] => Mux0.IN15


|DE10_Standard|Sound:sound_model|Sin_Generator:sin_wave
clk => freq_counter[0].CLK
clk => freq_counter[1].CLK
clk => freq_counter[2].CLK
clk => freq_counter[3].CLK
clk => freq_counter[4].CLK
clk => freq_counter[5].CLK
clk => freq_counter[6].CLK
clk => freq_counter[7].CLK
clk => freq_counter[8].CLK
clk => freq_counter[9].CLK
clk => freq_counter[10].CLK
clk => freq_counter[11].CLK
clk => freq_counter[12].CLK
clk => freq_counter[13].CLK
clk => freq_counter[14].CLK
clk => freq_counter[15].CLK
clk => dataout[0]~reg0.CLK
clk => dataout[1]~reg0.CLK
clk => dataout[2]~reg0.CLK
clk => dataout[3]~reg0.CLK
clk => dataout[4]~reg0.CLK
clk => dataout[5]~reg0.CLK
clk => dataout[6]~reg0.CLK
clk => dataout[7]~reg0.CLK
clk => dataout[8]~reg0.CLK
clk => dataout[9]~reg0.CLK
clk => dataout[10]~reg0.CLK
clk => dataout[11]~reg0.CLK
clk => dataout[12]~reg0.CLK
clk => dataout[13]~reg0.CLK
clk => dataout[14]~reg0.CLK
clk => dataout[15]~reg0.CLK
reset_n => freq_counter[0].ACLR
reset_n => freq_counter[1].ACLR
reset_n => freq_counter[2].ACLR
reset_n => freq_counter[3].ACLR
reset_n => freq_counter[4].ACLR
reset_n => freq_counter[5].ACLR
reset_n => freq_counter[6].ACLR
reset_n => freq_counter[7].ACLR
reset_n => freq_counter[8].ACLR
reset_n => freq_counter[9].ACLR
reset_n => freq_counter[10].ACLR
reset_n => freq_counter[11].ACLR
reset_n => freq_counter[12].ACLR
reset_n => freq_counter[13].ACLR
reset_n => freq_counter[14].ACLR
reset_n => freq_counter[15].ACLR
freq[0] => Add0.IN16
freq[1] => Add0.IN15
freq[2] => Add0.IN14
freq[3] => Add0.IN13
freq[4] => Add0.IN12
freq[5] => Add0.IN11
freq[6] => Add0.IN10
freq[7] => Add0.IN9
freq[8] => Add0.IN8
freq[9] => Add0.IN7
freq[10] => Add0.IN6
freq[11] => Add0.IN5
freq[12] => Add0.IN4
freq[13] => Add0.IN3
freq[14] => Add0.IN2
freq[15] => Add0.IN1
dataout[0] <= dataout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Sound:sound_model|get_freq:get1
clk => freq[0]~reg0.CLK
clk => freq[1]~reg0.CLK
clk => freq[2]~reg0.CLK
clk => freq[3]~reg0.CLK
clk => freq[4]~reg0.CLK
clk => freq[5]~reg0.CLK
clk => freq[6]~reg0.CLK
clk => freq[7]~reg0.CLK
clk => freq[8]~reg0.CLK
clk => freq[9]~reg0.CLK
clk => freq[10]~reg0.CLK
clk => freq[11]~reg0.CLK
clk => freq[12]~reg0.CLK
clk => freq[13]~reg0.CLK
clk => freq[14]~reg0.CLK
clk => freq[15]~reg0.CLK
clk => reset_n~reg0.CLK
clk => cnt[0].CLK
clk => cnt[1].CLK
clk => cnt[2].CLK
clk => cnt[3].CLK
clk => cnt[4].CLK
clk => cnt[5].CLK
clk => cnt[6].CLK
clk => cnt[7].CLK
clk => cnt[8].CLK
clk => cnt[9].CLK
clk => cnt[10].CLK
clk => cnt[11].CLK
clk => cnt[12].CLK
clk => cnt[13].CLK
clk => cnt[14].CLK
clk => cnt[15].CLK
clk => cnt[16].CLK
clk => cnt[17].CLK
clk => cnt[18].CLK
clk => cnt[19].CLK
clk => cnt[20].CLK
clk => cnt[21].CLK
clk => cnt[22].CLK
clk => cnt[23].CLK
clk => cnt[24].CLK
clk => olddata[0].CLK
clk => olddata[1].CLK
clk => olddata[2].CLK
clk => olddata[3].CLK
clk => olddata[4].CLK
clk => olddata[5].CLK
clk => olddata[6].CLK
clk => olddata[7].CLK
data[0] => Equal0.IN7
data[0] => olddata[0].DATAIN
data[0] => keytable.RADDR
data[1] => Equal0.IN6
data[1] => olddata[1].DATAIN
data[1] => keytable.RADDR1
data[2] => Equal0.IN5
data[2] => olddata[2].DATAIN
data[2] => keytable.RADDR2
data[3] => Equal0.IN4
data[3] => olddata[3].DATAIN
data[3] => keytable.RADDR3
data[4] => Equal0.IN3
data[4] => olddata[4].DATAIN
data[4] => keytable.RADDR4
data[5] => Equal0.IN2
data[5] => olddata[5].DATAIN
data[5] => keytable.RADDR5
data[6] => Equal0.IN1
data[6] => olddata[6].DATAIN
data[6] => keytable.RADDR6
data[7] => Equal0.IN0
data[7] => olddata[7].DATAIN
data[7] => keytable.RADDR7
freq[0] <= freq[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[1] <= freq[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[2] <= freq[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[3] <= freq[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[4] <= freq[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[5] <= freq[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[6] <= freq[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[7] <= freq[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[8] <= freq[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[9] <= freq[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[10] <= freq[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[11] <= freq[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[12] <= freq[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[13] <= freq[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[14] <= freq[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
freq[15] <= freq[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_n <= reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|digital_tube:comb_15
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|digital_tube:comb_16
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|digital_tube:comb_17
x[0] => Decoder0.IN3
x[1] => Decoder0.IN2
x[2] => Decoder0.IN1
x[3] => Decoder0.IN0
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
en => y.OUTPUTSELECT
y[0] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model
clock => clock.IN7
resetn => resetn.IN6
pc[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
inst[0] <= inst[0].DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= inst[1].DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= inst[2].DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= inst[3].DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= inst[4].DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= inst[5].DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= inst[25].DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= inst[26].DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= inst[27].DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= inst[28].DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= inst[29].DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= inst[30].DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= inst[31].DB_MAX_OUTPUT_PORT_TYPE
ealu[0] <= ealu[0].DB_MAX_OUTPUT_PORT_TYPE
ealu[1] <= ealu[1].DB_MAX_OUTPUT_PORT_TYPE
ealu[2] <= ealu[2].DB_MAX_OUTPUT_PORT_TYPE
ealu[3] <= ealu[3].DB_MAX_OUTPUT_PORT_TYPE
ealu[4] <= ealu[4].DB_MAX_OUTPUT_PORT_TYPE
ealu[5] <= ealu[5].DB_MAX_OUTPUT_PORT_TYPE
ealu[6] <= ealu[6].DB_MAX_OUTPUT_PORT_TYPE
ealu[7] <= ealu[7].DB_MAX_OUTPUT_PORT_TYPE
ealu[8] <= ealu[8].DB_MAX_OUTPUT_PORT_TYPE
ealu[9] <= ealu[9].DB_MAX_OUTPUT_PORT_TYPE
ealu[10] <= ealu[10].DB_MAX_OUTPUT_PORT_TYPE
ealu[11] <= ealu[11].DB_MAX_OUTPUT_PORT_TYPE
ealu[12] <= ealu[12].DB_MAX_OUTPUT_PORT_TYPE
ealu[13] <= ealu[13].DB_MAX_OUTPUT_PORT_TYPE
ealu[14] <= ealu[14].DB_MAX_OUTPUT_PORT_TYPE
ealu[15] <= ealu[15].DB_MAX_OUTPUT_PORT_TYPE
ealu[16] <= ealu[16].DB_MAX_OUTPUT_PORT_TYPE
ealu[17] <= ealu[17].DB_MAX_OUTPUT_PORT_TYPE
ealu[18] <= ealu[18].DB_MAX_OUTPUT_PORT_TYPE
ealu[19] <= ealu[19].DB_MAX_OUTPUT_PORT_TYPE
ealu[20] <= ealu[20].DB_MAX_OUTPUT_PORT_TYPE
ealu[21] <= ealu[21].DB_MAX_OUTPUT_PORT_TYPE
ealu[22] <= ealu[22].DB_MAX_OUTPUT_PORT_TYPE
ealu[23] <= ealu[23].DB_MAX_OUTPUT_PORT_TYPE
ealu[24] <= ealu[24].DB_MAX_OUTPUT_PORT_TYPE
ealu[25] <= ealu[25].DB_MAX_OUTPUT_PORT_TYPE
ealu[26] <= ealu[26].DB_MAX_OUTPUT_PORT_TYPE
ealu[27] <= ealu[27].DB_MAX_OUTPUT_PORT_TYPE
ealu[28] <= ealu[28].DB_MAX_OUTPUT_PORT_TYPE
ealu[29] <= ealu[29].DB_MAX_OUTPUT_PORT_TYPE
ealu[30] <= ealu[30].DB_MAX_OUTPUT_PORT_TYPE
ealu[31] <= ealu[31].DB_MAX_OUTPUT_PORT_TYPE
malu[0] <= malu[0].DB_MAX_OUTPUT_PORT_TYPE
malu[1] <= malu[1].DB_MAX_OUTPUT_PORT_TYPE
malu[2] <= malu[2].DB_MAX_OUTPUT_PORT_TYPE
malu[3] <= malu[3].DB_MAX_OUTPUT_PORT_TYPE
malu[4] <= malu[4].DB_MAX_OUTPUT_PORT_TYPE
malu[5] <= malu[5].DB_MAX_OUTPUT_PORT_TYPE
malu[6] <= malu[6].DB_MAX_OUTPUT_PORT_TYPE
malu[7] <= malu[7].DB_MAX_OUTPUT_PORT_TYPE
malu[8] <= malu[8].DB_MAX_OUTPUT_PORT_TYPE
malu[9] <= malu[9].DB_MAX_OUTPUT_PORT_TYPE
malu[10] <= malu[10].DB_MAX_OUTPUT_PORT_TYPE
malu[11] <= malu[11].DB_MAX_OUTPUT_PORT_TYPE
malu[12] <= malu[12].DB_MAX_OUTPUT_PORT_TYPE
malu[13] <= malu[13].DB_MAX_OUTPUT_PORT_TYPE
malu[14] <= malu[14].DB_MAX_OUTPUT_PORT_TYPE
malu[15] <= malu[15].DB_MAX_OUTPUT_PORT_TYPE
malu[16] <= malu[16].DB_MAX_OUTPUT_PORT_TYPE
malu[17] <= malu[17].DB_MAX_OUTPUT_PORT_TYPE
malu[18] <= malu[18].DB_MAX_OUTPUT_PORT_TYPE
malu[19] <= malu[19].DB_MAX_OUTPUT_PORT_TYPE
malu[20] <= malu[20].DB_MAX_OUTPUT_PORT_TYPE
malu[21] <= malu[21].DB_MAX_OUTPUT_PORT_TYPE
malu[22] <= malu[22].DB_MAX_OUTPUT_PORT_TYPE
malu[23] <= malu[23].DB_MAX_OUTPUT_PORT_TYPE
malu[24] <= malu[24].DB_MAX_OUTPUT_PORT_TYPE
malu[25] <= malu[25].DB_MAX_OUTPUT_PORT_TYPE
malu[26] <= malu[26].DB_MAX_OUTPUT_PORT_TYPE
malu[27] <= malu[27].DB_MAX_OUTPUT_PORT_TYPE
malu[28] <= malu[28].DB_MAX_OUTPUT_PORT_TYPE
malu[29] <= malu[29].DB_MAX_OUTPUT_PORT_TYPE
malu[30] <= malu[30].DB_MAX_OUTPUT_PORT_TYPE
malu[31] <= malu[31].DB_MAX_OUTPUT_PORT_TYPE
walu[0] <= walu[0].DB_MAX_OUTPUT_PORT_TYPE
walu[1] <= walu[1].DB_MAX_OUTPUT_PORT_TYPE
walu[2] <= walu[2].DB_MAX_OUTPUT_PORT_TYPE
walu[3] <= walu[3].DB_MAX_OUTPUT_PORT_TYPE
walu[4] <= walu[4].DB_MAX_OUTPUT_PORT_TYPE
walu[5] <= walu[5].DB_MAX_OUTPUT_PORT_TYPE
walu[6] <= walu[6].DB_MAX_OUTPUT_PORT_TYPE
walu[7] <= walu[7].DB_MAX_OUTPUT_PORT_TYPE
walu[8] <= walu[8].DB_MAX_OUTPUT_PORT_TYPE
walu[9] <= walu[9].DB_MAX_OUTPUT_PORT_TYPE
walu[10] <= walu[10].DB_MAX_OUTPUT_PORT_TYPE
walu[11] <= walu[11].DB_MAX_OUTPUT_PORT_TYPE
walu[12] <= walu[12].DB_MAX_OUTPUT_PORT_TYPE
walu[13] <= walu[13].DB_MAX_OUTPUT_PORT_TYPE
walu[14] <= walu[14].DB_MAX_OUTPUT_PORT_TYPE
walu[15] <= walu[15].DB_MAX_OUTPUT_PORT_TYPE
walu[16] <= walu[16].DB_MAX_OUTPUT_PORT_TYPE
walu[17] <= walu[17].DB_MAX_OUTPUT_PORT_TYPE
walu[18] <= walu[18].DB_MAX_OUTPUT_PORT_TYPE
walu[19] <= walu[19].DB_MAX_OUTPUT_PORT_TYPE
walu[20] <= walu[20].DB_MAX_OUTPUT_PORT_TYPE
walu[21] <= walu[21].DB_MAX_OUTPUT_PORT_TYPE
walu[22] <= walu[22].DB_MAX_OUTPUT_PORT_TYPE
walu[23] <= walu[23].DB_MAX_OUTPUT_PORT_TYPE
walu[24] <= walu[24].DB_MAX_OUTPUT_PORT_TYPE
walu[25] <= walu[25].DB_MAX_OUTPUT_PORT_TYPE
walu[26] <= walu[26].DB_MAX_OUTPUT_PORT_TYPE
walu[27] <= walu[27].DB_MAX_OUTPUT_PORT_TYPE
walu[28] <= walu[28].DB_MAX_OUTPUT_PORT_TYPE
walu[29] <= walu[29].DB_MAX_OUTPUT_PORT_TYPE
walu[30] <= walu[30].DB_MAX_OUTPUT_PORT_TYPE
walu[31] <= walu[31].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_w <= comb.DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[0] <= malu[0].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[1] <= malu[1].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[2] <= malu[2].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[3] <= malu[3].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[4] <= malu[4].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[5] <= malu[5].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[6] <= malu[6].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[7] <= malu[7].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[8] <= malu[8].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[9] <= malu[9].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[10] <= malu[10].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[11] <= malu[11].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[12] <= malu[12].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[13] <= malu[13].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[14] <= malu[14].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[15] <= malu[15].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[16] <= malu[16].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[17] <= malu[17].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[18] <= malu[18].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[19] <= malu[19].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[20] <= malu[20].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[21] <= malu[21].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[22] <= malu[22].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[23] <= malu[23].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[24] <= malu[24].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[25] <= malu[25].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[26] <= malu[26].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[27] <= malu[27].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[28] <= malu[28].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[29] <= malu[29].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[30] <= malu[30].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_addr[31] <= malu[31].DB_MAX_OUTPUT_PORT_TYPE
cpuMem_in_data[0] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[1] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[2] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[3] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[4] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[5] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[6] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[7] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[8] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[9] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[10] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[11] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[12] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[13] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[14] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[15] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[16] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[17] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[18] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[19] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[20] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[21] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[22] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[23] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[24] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[25] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[26] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[27] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[28] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[29] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[30] <= ldw_EMReg:EMReg.mb
cpuMem_in_data[31] <= ldw_EMReg:EMReg.mb
cpuMem_out_data[0] => mmo[0].IN2
cpuMem_out_data[1] => mmo[1].IN2
cpuMem_out_data[2] => mmo[2].IN2
cpuMem_out_data[3] => mmo[3].IN2
cpuMem_out_data[4] => mmo[4].IN2
cpuMem_out_data[5] => mmo[5].IN2
cpuMem_out_data[6] => mmo[6].IN2
cpuMem_out_data[7] => mmo[7].IN2
cpuMem_out_data[8] => mmo[8].IN2
cpuMem_out_data[9] => mmo[9].IN2
cpuMem_out_data[10] => mmo[10].IN2
cpuMem_out_data[11] => mmo[11].IN2
cpuMem_out_data[12] => mmo[12].IN2
cpuMem_out_data[13] => mmo[13].IN2
cpuMem_out_data[14] => mmo[14].IN2
cpuMem_out_data[15] => mmo[15].IN2
cpuMem_out_data[16] => mmo[16].IN2
cpuMem_out_data[17] => mmo[17].IN2
cpuMem_out_data[18] => mmo[18].IN2
cpuMem_out_data[19] => mmo[19].IN2
cpuMem_out_data[20] => mmo[20].IN2
cpuMem_out_data[21] => mmo[21].IN2
cpuMem_out_data[22] => mmo[22].IN2
cpuMem_out_data[23] => mmo[23].IN2
cpuMem_out_data[24] => mmo[24].IN2
cpuMem_out_data[25] => mmo[25].IN2
cpuMem_out_data[26] => mmo[26].IN2
cpuMem_out_data[27] => mmo[27].IN2
cpuMem_out_data[28] => mmo[28].IN2
cpuMem_out_data[29] => mmo[29].IN2
cpuMem_out_data[30] => mmo[30].IN2
cpuMem_out_data[31] => mmo[31].IN2


|DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC
npc[0] => npc[0].IN1
npc[1] => npc[1].IN1
npc[2] => npc[2].IN1
npc[3] => npc[3].IN1
npc[4] => npc[4].IN1
npc[5] => npc[5].IN1
npc[6] => npc[6].IN1
npc[7] => npc[7].IN1
npc[8] => npc[8].IN1
npc[9] => npc[9].IN1
npc[10] => npc[10].IN1
npc[11] => npc[11].IN1
npc[12] => npc[12].IN1
npc[13] => npc[13].IN1
npc[14] => npc[14].IN1
npc[15] => npc[15].IN1
npc[16] => npc[16].IN1
npc[17] => npc[17].IN1
npc[18] => npc[18].IN1
npc[19] => npc[19].IN1
npc[20] => npc[20].IN1
npc[21] => npc[21].IN1
npc[22] => npc[22].IN1
npc[23] => npc[23].IN1
npc[24] => npc[24].IN1
npc[25] => npc[25].IN1
npc[26] => npc[26].IN1
npc[27] => npc[27].IN1
npc[28] => npc[28].IN1
npc[29] => npc[29].IN1
npc[30] => npc[30].IN1
npc[31] => npc[31].IN1
wpc => wpc.IN1
clk => clk.IN1
clrn => clrn.IN1
pc[0] <= dffe32:PC.q
pc[1] <= dffe32:PC.q
pc[2] <= dffe32:PC.q
pc[3] <= dffe32:PC.q
pc[4] <= dffe32:PC.q
pc[5] <= dffe32:PC.q
pc[6] <= dffe32:PC.q
pc[7] <= dffe32:PC.q
pc[8] <= dffe32:PC.q
pc[9] <= dffe32:PC.q
pc[10] <= dffe32:PC.q
pc[11] <= dffe32:PC.q
pc[12] <= dffe32:PC.q
pc[13] <= dffe32:PC.q
pc[14] <= dffe32:PC.q
pc[15] <= dffe32:PC.q
pc[16] <= dffe32:PC.q
pc[17] <= dffe32:PC.q
pc[18] <= dffe32:PC.q
pc[19] <= dffe32:PC.q
pc[20] <= dffe32:PC.q
pc[21] <= dffe32:PC.q
pc[22] <= dffe32:PC.q
pc[23] <= dffe32:PC.q
pc[24] <= dffe32:PC.q
pc[25] <= dffe32:PC.q
pc[26] <= dffe32:PC.q
pc[27] <= dffe32:PC.q
pc[28] <= dffe32:PC.q
pc[29] <= dffe32:PC.q
pc[30] <= dffe32:PC.q
pc[31] <= dffe32:PC.q


|DE10_Standard|ldw_CPU:CPU_model|ldw_PC:PC|dffe32:PC
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF
pcsource[0] => Mux0.IN4
pcsource[0] => Mux1.IN4
pcsource[0] => Mux2.IN4
pcsource[0] => Mux3.IN4
pcsource[0] => Mux4.IN4
pcsource[0] => Mux5.IN4
pcsource[0] => Mux6.IN4
pcsource[0] => Mux7.IN4
pcsource[0] => Mux8.IN4
pcsource[0] => Mux9.IN4
pcsource[0] => Mux10.IN4
pcsource[0] => Mux11.IN4
pcsource[0] => Mux12.IN4
pcsource[0] => Mux13.IN4
pcsource[0] => Mux14.IN4
pcsource[0] => Mux15.IN4
pcsource[0] => Mux16.IN4
pcsource[0] => Mux17.IN4
pcsource[0] => Mux18.IN4
pcsource[0] => Mux19.IN4
pcsource[0] => Mux20.IN4
pcsource[0] => Mux21.IN4
pcsource[0] => Mux22.IN4
pcsource[0] => Mux23.IN4
pcsource[0] => Mux24.IN4
pcsource[0] => Mux25.IN4
pcsource[0] => Mux26.IN4
pcsource[0] => Mux27.IN4
pcsource[0] => Mux28.IN4
pcsource[0] => Mux29.IN4
pcsource[0] => Mux30.IN4
pcsource[0] => Mux31.IN4
pcsource[1] => Mux0.IN3
pcsource[1] => Mux1.IN3
pcsource[1] => Mux2.IN3
pcsource[1] => Mux3.IN3
pcsource[1] => Mux4.IN3
pcsource[1] => Mux5.IN3
pcsource[1] => Mux6.IN3
pcsource[1] => Mux7.IN3
pcsource[1] => Mux8.IN3
pcsource[1] => Mux9.IN3
pcsource[1] => Mux10.IN3
pcsource[1] => Mux11.IN3
pcsource[1] => Mux12.IN3
pcsource[1] => Mux13.IN3
pcsource[1] => Mux14.IN3
pcsource[1] => Mux15.IN3
pcsource[1] => Mux16.IN3
pcsource[1] => Mux17.IN3
pcsource[1] => Mux18.IN3
pcsource[1] => Mux19.IN3
pcsource[1] => Mux20.IN3
pcsource[1] => Mux21.IN3
pcsource[1] => Mux22.IN3
pcsource[1] => Mux23.IN3
pcsource[1] => Mux24.IN3
pcsource[1] => Mux25.IN3
pcsource[1] => Mux26.IN3
pcsource[1] => Mux27.IN3
pcsource[1] => Mux28.IN3
pcsource[1] => Mux29.IN3
pcsource[1] => Mux30.IN3
pcsource[1] => Mux31.IN3
pc[0] => pc[0].IN1
pc[1] => pc[1].IN1
pc[2] => pc[2].IN1
pc[3] => pc[3].IN1
pc[4] => pc[4].IN1
pc[5] => pc[5].IN1
pc[6] => pc[6].IN1
pc[7] => pc[7].IN1
pc[8] => pc[8].IN1
pc[9] => pc[9].IN1
pc[10] => pc[10].IN1
pc[11] => pc[11].IN1
pc[12] => pc[12].IN1
pc[13] => pc[13].IN1
pc[14] => pc[14].IN1
pc[15] => pc[15].IN1
pc[16] => pc[16].IN1
pc[17] => pc[17].IN1
pc[18] => pc[18].IN1
pc[19] => pc[19].IN1
pc[20] => pc[20].IN1
pc[21] => pc[21].IN1
pc[22] => pc[22].IN1
pc[23] => pc[23].IN1
pc[24] => pc[24].IN1
pc[25] => pc[25].IN1
pc[26] => pc[26].IN1
pc[27] => pc[27].IN1
pc[28] => pc[28].IN1
pc[29] => pc[29].IN1
pc[30] => pc[30].IN1
pc[31] => pc[31].IN1
bpc[0] => Mux31.IN0
bpc[1] => Mux30.IN0
bpc[2] => Mux29.IN0
bpc[3] => Mux28.IN0
bpc[4] => Mux27.IN0
bpc[5] => Mux26.IN0
bpc[6] => Mux25.IN0
bpc[7] => Mux24.IN0
bpc[8] => Mux23.IN0
bpc[9] => Mux22.IN0
bpc[10] => Mux21.IN0
bpc[11] => Mux20.IN0
bpc[12] => Mux19.IN0
bpc[13] => Mux18.IN0
bpc[14] => Mux17.IN0
bpc[15] => Mux16.IN0
bpc[16] => Mux15.IN0
bpc[17] => Mux14.IN0
bpc[18] => Mux13.IN0
bpc[19] => Mux12.IN0
bpc[20] => Mux11.IN0
bpc[21] => Mux10.IN0
bpc[22] => Mux9.IN0
bpc[23] => Mux8.IN0
bpc[24] => Mux7.IN0
bpc[25] => Mux6.IN0
bpc[26] => Mux5.IN0
bpc[27] => Mux4.IN0
bpc[28] => Mux3.IN0
bpc[29] => Mux2.IN0
bpc[30] => Mux1.IN0
bpc[31] => Mux0.IN0
rpc[0] => Mux31.IN1
rpc[1] => Mux30.IN1
rpc[2] => Mux29.IN1
rpc[3] => Mux28.IN1
rpc[4] => Mux27.IN1
rpc[5] => Mux26.IN1
rpc[6] => Mux25.IN1
rpc[7] => Mux24.IN1
rpc[8] => Mux23.IN1
rpc[9] => Mux22.IN1
rpc[10] => Mux21.IN1
rpc[11] => Mux20.IN1
rpc[12] => Mux19.IN1
rpc[13] => Mux18.IN1
rpc[14] => Mux17.IN1
rpc[15] => Mux16.IN1
rpc[16] => Mux15.IN1
rpc[17] => Mux14.IN1
rpc[18] => Mux13.IN1
rpc[19] => Mux12.IN1
rpc[20] => Mux11.IN1
rpc[21] => Mux10.IN1
rpc[22] => Mux9.IN1
rpc[23] => Mux8.IN1
rpc[24] => Mux7.IN1
rpc[25] => Mux6.IN1
rpc[26] => Mux5.IN1
rpc[27] => Mux4.IN1
rpc[28] => Mux3.IN1
rpc[29] => Mux2.IN1
rpc[30] => Mux1.IN1
rpc[31] => Mux0.IN1
jpc[0] => Mux31.IN2
jpc[1] => Mux30.IN2
jpc[2] => Mux29.IN2
jpc[3] => Mux28.IN2
jpc[4] => Mux27.IN2
jpc[5] => Mux26.IN2
jpc[6] => Mux25.IN2
jpc[7] => Mux24.IN2
jpc[8] => Mux23.IN2
jpc[9] => Mux22.IN2
jpc[10] => Mux21.IN2
jpc[11] => Mux20.IN2
jpc[12] => Mux19.IN2
jpc[13] => Mux18.IN2
jpc[14] => Mux17.IN2
jpc[15] => Mux16.IN2
jpc[16] => Mux15.IN2
jpc[17] => Mux14.IN2
jpc[18] => Mux13.IN2
jpc[19] => Mux12.IN2
jpc[20] => Mux11.IN2
jpc[21] => Mux10.IN2
jpc[22] => Mux9.IN2
jpc[23] => Mux8.IN2
jpc[24] => Mux7.IN2
jpc[25] => Mux6.IN2
jpc[26] => Mux5.IN2
jpc[27] => Mux4.IN2
jpc[28] => Mux3.IN2
jpc[29] => Mux2.IN2
jpc[30] => Mux1.IN2
jpc[31] => Mux0.IN2
npc[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
npc[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
npc[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
npc[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
npc[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
npc[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
npc[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
npc[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
npc[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
npc[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
npc[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
npc[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
npc[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
npc[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
npc[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
npc[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
npc[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
npc[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
npc[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
npc[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
npc[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
npc[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
npc[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
npc[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
npc[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
npc[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
npc[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
npc[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
npc[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
npc[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
npc[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
npc[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
pc4[0] <= pc[0].DB_MAX_OUTPUT_PORT_TYPE
pc4[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc4[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pc4[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
ins[0] <= ldw_IMem:get_ins.inst
ins[1] <= ldw_IMem:get_ins.inst
ins[2] <= ldw_IMem:get_ins.inst
ins[3] <= ldw_IMem:get_ins.inst
ins[4] <= ldw_IMem:get_ins.inst
ins[5] <= ldw_IMem:get_ins.inst
ins[6] <= ldw_IMem:get_ins.inst
ins[7] <= ldw_IMem:get_ins.inst
ins[8] <= ldw_IMem:get_ins.inst
ins[9] <= ldw_IMem:get_ins.inst
ins[10] <= ldw_IMem:get_ins.inst
ins[11] <= ldw_IMem:get_ins.inst
ins[12] <= ldw_IMem:get_ins.inst
ins[13] <= ldw_IMem:get_ins.inst
ins[14] <= ldw_IMem:get_ins.inst
ins[15] <= ldw_IMem:get_ins.inst
ins[16] <= ldw_IMem:get_ins.inst
ins[17] <= ldw_IMem:get_ins.inst
ins[18] <= ldw_IMem:get_ins.inst
ins[19] <= ldw_IMem:get_ins.inst
ins[20] <= ldw_IMem:get_ins.inst
ins[21] <= ldw_IMem:get_ins.inst
ins[22] <= ldw_IMem:get_ins.inst
ins[23] <= ldw_IMem:get_ins.inst
ins[24] <= ldw_IMem:get_ins.inst
ins[25] <= ldw_IMem:get_ins.inst
ins[26] <= ldw_IMem:get_ins.inst
ins[27] <= ldw_IMem:get_ins.inst
ins[28] <= ldw_IMem:get_ins.inst
ins[29] <= ldw_IMem:get_ins.inst
ins[30] <= ldw_IMem:get_ins.inst
ins[31] <= ldw_IMem:get_ins.inst
clk => _.IN1


|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins
a[0] => ~NO_FANOUT~
a[1] => ~NO_FANOUT~
a[2] => a[2].IN1
a[3] => a[3].IN1
a[4] => a[4].IN1
a[5] => a[5].IN1
a[6] => a[6].IN1
a[7] => a[7].IN1
a[8] => a[8].IN1
a[9] => a[9].IN1
a[10] => a[10].IN1
a[11] => a[11].IN1
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
inst[0] <= IMem:m.port8
inst[1] <= IMem:m.port8
inst[2] <= IMem:m.port8
inst[3] <= IMem:m.port8
inst[4] <= IMem:m.port8
inst[5] <= IMem:m.port8
inst[6] <= IMem:m.port8
inst[7] <= IMem:m.port8
inst[8] <= IMem:m.port8
inst[9] <= IMem:m.port8
inst[10] <= IMem:m.port8
inst[11] <= IMem:m.port8
inst[12] <= IMem:m.port8
inst[13] <= IMem:m.port8
inst[14] <= IMem:m.port8
inst[15] <= IMem:m.port8
inst[16] <= IMem:m.port8
inst[17] <= IMem:m.port8
inst[18] <= IMem:m.port8
inst[19] <= IMem:m.port8
inst[20] <= IMem:m.port8
inst[21] <= IMem:m.port8
inst[22] <= IMem:m.port8
inst[23] <= IMem:m.port8
inst[24] <= IMem:m.port8
inst[25] <= IMem:m.port8
inst[26] <= IMem:m.port8
inst[27] <= IMem:m.port8
inst[28] <= IMem:m.port8
inst[29] <= IMem:m.port8
inst[30] <= IMem:m.port8
inst[31] <= IMem:m.port8
clk => clk.IN1


|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component
wren_a => altsyncram_dll2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_dll2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dll2:auto_generated.data_a[0]
data_a[1] => altsyncram_dll2:auto_generated.data_a[1]
data_a[2] => altsyncram_dll2:auto_generated.data_a[2]
data_a[3] => altsyncram_dll2:auto_generated.data_a[3]
data_a[4] => altsyncram_dll2:auto_generated.data_a[4]
data_a[5] => altsyncram_dll2:auto_generated.data_a[5]
data_a[6] => altsyncram_dll2:auto_generated.data_a[6]
data_a[7] => altsyncram_dll2:auto_generated.data_a[7]
data_a[8] => altsyncram_dll2:auto_generated.data_a[8]
data_a[9] => altsyncram_dll2:auto_generated.data_a[9]
data_a[10] => altsyncram_dll2:auto_generated.data_a[10]
data_a[11] => altsyncram_dll2:auto_generated.data_a[11]
data_a[12] => altsyncram_dll2:auto_generated.data_a[12]
data_a[13] => altsyncram_dll2:auto_generated.data_a[13]
data_a[14] => altsyncram_dll2:auto_generated.data_a[14]
data_a[15] => altsyncram_dll2:auto_generated.data_a[15]
data_a[16] => altsyncram_dll2:auto_generated.data_a[16]
data_a[17] => altsyncram_dll2:auto_generated.data_a[17]
data_a[18] => altsyncram_dll2:auto_generated.data_a[18]
data_a[19] => altsyncram_dll2:auto_generated.data_a[19]
data_a[20] => altsyncram_dll2:auto_generated.data_a[20]
data_a[21] => altsyncram_dll2:auto_generated.data_a[21]
data_a[22] => altsyncram_dll2:auto_generated.data_a[22]
data_a[23] => altsyncram_dll2:auto_generated.data_a[23]
data_a[24] => altsyncram_dll2:auto_generated.data_a[24]
data_a[25] => altsyncram_dll2:auto_generated.data_a[25]
data_a[26] => altsyncram_dll2:auto_generated.data_a[26]
data_a[27] => altsyncram_dll2:auto_generated.data_a[27]
data_a[28] => altsyncram_dll2:auto_generated.data_a[28]
data_a[29] => altsyncram_dll2:auto_generated.data_a[29]
data_a[30] => altsyncram_dll2:auto_generated.data_a[30]
data_a[31] => altsyncram_dll2:auto_generated.data_a[31]
data_b[0] => altsyncram_dll2:auto_generated.data_b[0]
data_b[1] => altsyncram_dll2:auto_generated.data_b[1]
data_b[2] => altsyncram_dll2:auto_generated.data_b[2]
data_b[3] => altsyncram_dll2:auto_generated.data_b[3]
data_b[4] => altsyncram_dll2:auto_generated.data_b[4]
data_b[5] => altsyncram_dll2:auto_generated.data_b[5]
data_b[6] => altsyncram_dll2:auto_generated.data_b[6]
data_b[7] => altsyncram_dll2:auto_generated.data_b[7]
data_b[8] => altsyncram_dll2:auto_generated.data_b[8]
data_b[9] => altsyncram_dll2:auto_generated.data_b[9]
data_b[10] => altsyncram_dll2:auto_generated.data_b[10]
data_b[11] => altsyncram_dll2:auto_generated.data_b[11]
data_b[12] => altsyncram_dll2:auto_generated.data_b[12]
data_b[13] => altsyncram_dll2:auto_generated.data_b[13]
data_b[14] => altsyncram_dll2:auto_generated.data_b[14]
data_b[15] => altsyncram_dll2:auto_generated.data_b[15]
data_b[16] => altsyncram_dll2:auto_generated.data_b[16]
data_b[17] => altsyncram_dll2:auto_generated.data_b[17]
data_b[18] => altsyncram_dll2:auto_generated.data_b[18]
data_b[19] => altsyncram_dll2:auto_generated.data_b[19]
data_b[20] => altsyncram_dll2:auto_generated.data_b[20]
data_b[21] => altsyncram_dll2:auto_generated.data_b[21]
data_b[22] => altsyncram_dll2:auto_generated.data_b[22]
data_b[23] => altsyncram_dll2:auto_generated.data_b[23]
data_b[24] => altsyncram_dll2:auto_generated.data_b[24]
data_b[25] => altsyncram_dll2:auto_generated.data_b[25]
data_b[26] => altsyncram_dll2:auto_generated.data_b[26]
data_b[27] => altsyncram_dll2:auto_generated.data_b[27]
data_b[28] => altsyncram_dll2:auto_generated.data_b[28]
data_b[29] => altsyncram_dll2:auto_generated.data_b[29]
data_b[30] => altsyncram_dll2:auto_generated.data_b[30]
data_b[31] => altsyncram_dll2:auto_generated.data_b[31]
address_a[0] => altsyncram_dll2:auto_generated.address_a[0]
address_a[1] => altsyncram_dll2:auto_generated.address_a[1]
address_a[2] => altsyncram_dll2:auto_generated.address_a[2]
address_a[3] => altsyncram_dll2:auto_generated.address_a[3]
address_a[4] => altsyncram_dll2:auto_generated.address_a[4]
address_a[5] => altsyncram_dll2:auto_generated.address_a[5]
address_a[6] => altsyncram_dll2:auto_generated.address_a[6]
address_a[7] => altsyncram_dll2:auto_generated.address_a[7]
address_a[8] => altsyncram_dll2:auto_generated.address_a[8]
address_a[9] => altsyncram_dll2:auto_generated.address_a[9]
address_b[0] => altsyncram_dll2:auto_generated.address_b[0]
address_b[1] => altsyncram_dll2:auto_generated.address_b[1]
address_b[2] => altsyncram_dll2:auto_generated.address_b[2]
address_b[3] => altsyncram_dll2:auto_generated.address_b[3]
address_b[4] => altsyncram_dll2:auto_generated.address_b[4]
address_b[5] => altsyncram_dll2:auto_generated.address_b[5]
address_b[6] => altsyncram_dll2:auto_generated.address_b[6]
address_b[7] => altsyncram_dll2:auto_generated.address_b[7]
address_b[8] => altsyncram_dll2:auto_generated.address_b[8]
address_b[9] => altsyncram_dll2:auto_generated.address_b[9]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dll2:auto_generated.clock0
clock1 => altsyncram_dll2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dll2:auto_generated.q_a[0]
q_a[1] <= altsyncram_dll2:auto_generated.q_a[1]
q_a[2] <= altsyncram_dll2:auto_generated.q_a[2]
q_a[3] <= altsyncram_dll2:auto_generated.q_a[3]
q_a[4] <= altsyncram_dll2:auto_generated.q_a[4]
q_a[5] <= altsyncram_dll2:auto_generated.q_a[5]
q_a[6] <= altsyncram_dll2:auto_generated.q_a[6]
q_a[7] <= altsyncram_dll2:auto_generated.q_a[7]
q_a[8] <= altsyncram_dll2:auto_generated.q_a[8]
q_a[9] <= altsyncram_dll2:auto_generated.q_a[9]
q_a[10] <= altsyncram_dll2:auto_generated.q_a[10]
q_a[11] <= altsyncram_dll2:auto_generated.q_a[11]
q_a[12] <= altsyncram_dll2:auto_generated.q_a[12]
q_a[13] <= altsyncram_dll2:auto_generated.q_a[13]
q_a[14] <= altsyncram_dll2:auto_generated.q_a[14]
q_a[15] <= altsyncram_dll2:auto_generated.q_a[15]
q_a[16] <= altsyncram_dll2:auto_generated.q_a[16]
q_a[17] <= altsyncram_dll2:auto_generated.q_a[17]
q_a[18] <= altsyncram_dll2:auto_generated.q_a[18]
q_a[19] <= altsyncram_dll2:auto_generated.q_a[19]
q_a[20] <= altsyncram_dll2:auto_generated.q_a[20]
q_a[21] <= altsyncram_dll2:auto_generated.q_a[21]
q_a[22] <= altsyncram_dll2:auto_generated.q_a[22]
q_a[23] <= altsyncram_dll2:auto_generated.q_a[23]
q_a[24] <= altsyncram_dll2:auto_generated.q_a[24]
q_a[25] <= altsyncram_dll2:auto_generated.q_a[25]
q_a[26] <= altsyncram_dll2:auto_generated.q_a[26]
q_a[27] <= altsyncram_dll2:auto_generated.q_a[27]
q_a[28] <= altsyncram_dll2:auto_generated.q_a[28]
q_a[29] <= altsyncram_dll2:auto_generated.q_a[29]
q_a[30] <= altsyncram_dll2:auto_generated.q_a[30]
q_a[31] <= altsyncram_dll2:auto_generated.q_a[31]
q_b[0] <= altsyncram_dll2:auto_generated.q_b[0]
q_b[1] <= altsyncram_dll2:auto_generated.q_b[1]
q_b[2] <= altsyncram_dll2:auto_generated.q_b[2]
q_b[3] <= altsyncram_dll2:auto_generated.q_b[3]
q_b[4] <= altsyncram_dll2:auto_generated.q_b[4]
q_b[5] <= altsyncram_dll2:auto_generated.q_b[5]
q_b[6] <= altsyncram_dll2:auto_generated.q_b[6]
q_b[7] <= altsyncram_dll2:auto_generated.q_b[7]
q_b[8] <= altsyncram_dll2:auto_generated.q_b[8]
q_b[9] <= altsyncram_dll2:auto_generated.q_b[9]
q_b[10] <= altsyncram_dll2:auto_generated.q_b[10]
q_b[11] <= altsyncram_dll2:auto_generated.q_b[11]
q_b[12] <= altsyncram_dll2:auto_generated.q_b[12]
q_b[13] <= altsyncram_dll2:auto_generated.q_b[13]
q_b[14] <= altsyncram_dll2:auto_generated.q_b[14]
q_b[15] <= altsyncram_dll2:auto_generated.q_b[15]
q_b[16] <= altsyncram_dll2:auto_generated.q_b[16]
q_b[17] <= altsyncram_dll2:auto_generated.q_b[17]
q_b[18] <= altsyncram_dll2:auto_generated.q_b[18]
q_b[19] <= altsyncram_dll2:auto_generated.q_b[19]
q_b[20] <= altsyncram_dll2:auto_generated.q_b[20]
q_b[21] <= altsyncram_dll2:auto_generated.q_b[21]
q_b[22] <= altsyncram_dll2:auto_generated.q_b[22]
q_b[23] <= altsyncram_dll2:auto_generated.q_b[23]
q_b[24] <= altsyncram_dll2:auto_generated.q_b[24]
q_b[25] <= altsyncram_dll2:auto_generated.q_b[25]
q_b[26] <= altsyncram_dll2:auto_generated.q_b[26]
q_b[27] <= altsyncram_dll2:auto_generated.q_b[27]
q_b[28] <= altsyncram_dll2:auto_generated.q_b[28]
q_b[29] <= altsyncram_dll2:auto_generated.q_b[29]
q_b[30] <= altsyncram_dll2:auto_generated.q_b[30]
q_b[31] <= altsyncram_dll2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|ldw_CPU:CPU_model|ldw_IF:IF|ldw_IMem:get_ins|IMem:m|altsyncram:altsyncram_component|altsyncram_dll2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR
pc4[0] => pc4[0].IN1
pc4[1] => pc4[1].IN1
pc4[2] => pc4[2].IN1
pc4[3] => pc4[3].IN1
pc4[4] => pc4[4].IN1
pc4[5] => pc4[5].IN1
pc4[6] => pc4[6].IN1
pc4[7] => pc4[7].IN1
pc4[8] => pc4[8].IN1
pc4[9] => pc4[9].IN1
pc4[10] => pc4[10].IN1
pc4[11] => pc4[11].IN1
pc4[12] => pc4[12].IN1
pc4[13] => pc4[13].IN1
pc4[14] => pc4[14].IN1
pc4[15] => pc4[15].IN1
pc4[16] => pc4[16].IN1
pc4[17] => pc4[17].IN1
pc4[18] => pc4[18].IN1
pc4[19] => pc4[19].IN1
pc4[20] => pc4[20].IN1
pc4[21] => pc4[21].IN1
pc4[22] => pc4[22].IN1
pc4[23] => pc4[23].IN1
pc4[24] => pc4[24].IN1
pc4[25] => pc4[25].IN1
pc4[26] => pc4[26].IN1
pc4[27] => pc4[27].IN1
pc4[28] => pc4[28].IN1
pc4[29] => pc4[29].IN1
pc4[30] => pc4[30].IN1
pc4[31] => pc4[31].IN1
ins[0] => ins[0].IN1
ins[1] => ins[1].IN1
ins[2] => ins[2].IN1
ins[3] => ins[3].IN1
ins[4] => ins[4].IN1
ins[5] => ins[5].IN1
ins[6] => ins[6].IN1
ins[7] => ins[7].IN1
ins[8] => ins[8].IN1
ins[9] => ins[9].IN1
ins[10] => ins[10].IN1
ins[11] => ins[11].IN1
ins[12] => ins[12].IN1
ins[13] => ins[13].IN1
ins[14] => ins[14].IN1
ins[15] => ins[15].IN1
ins[16] => ins[16].IN1
ins[17] => ins[17].IN1
ins[18] => ins[18].IN1
ins[19] => ins[19].IN1
ins[20] => ins[20].IN1
ins[21] => ins[21].IN1
ins[22] => ins[22].IN1
ins[23] => ins[23].IN1
ins[24] => ins[24].IN1
ins[25] => ins[25].IN1
ins[26] => ins[26].IN1
ins[27] => ins[27].IN1
ins[28] => ins[28].IN1
ins[29] => ins[29].IN1
ins[30] => ins[30].IN1
ins[31] => ins[31].IN1
wir => wir.IN2
clk => clk.IN2
clrn => clrn.IN2
dpc4[0] <= dffe32:pc4_r.q
dpc4[1] <= dffe32:pc4_r.q
dpc4[2] <= dffe32:pc4_r.q
dpc4[3] <= dffe32:pc4_r.q
dpc4[4] <= dffe32:pc4_r.q
dpc4[5] <= dffe32:pc4_r.q
dpc4[6] <= dffe32:pc4_r.q
dpc4[7] <= dffe32:pc4_r.q
dpc4[8] <= dffe32:pc4_r.q
dpc4[9] <= dffe32:pc4_r.q
dpc4[10] <= dffe32:pc4_r.q
dpc4[11] <= dffe32:pc4_r.q
dpc4[12] <= dffe32:pc4_r.q
dpc4[13] <= dffe32:pc4_r.q
dpc4[14] <= dffe32:pc4_r.q
dpc4[15] <= dffe32:pc4_r.q
dpc4[16] <= dffe32:pc4_r.q
dpc4[17] <= dffe32:pc4_r.q
dpc4[18] <= dffe32:pc4_r.q
dpc4[19] <= dffe32:pc4_r.q
dpc4[20] <= dffe32:pc4_r.q
dpc4[21] <= dffe32:pc4_r.q
dpc4[22] <= dffe32:pc4_r.q
dpc4[23] <= dffe32:pc4_r.q
dpc4[24] <= dffe32:pc4_r.q
dpc4[25] <= dffe32:pc4_r.q
dpc4[26] <= dffe32:pc4_r.q
dpc4[27] <= dffe32:pc4_r.q
dpc4[28] <= dffe32:pc4_r.q
dpc4[29] <= dffe32:pc4_r.q
dpc4[30] <= dffe32:pc4_r.q
dpc4[31] <= dffe32:pc4_r.q
inst[0] <= dffe32:ins_r.q
inst[1] <= dffe32:ins_r.q
inst[2] <= dffe32:ins_r.q
inst[3] <= dffe32:ins_r.q
inst[4] <= dffe32:ins_r.q
inst[5] <= dffe32:ins_r.q
inst[6] <= dffe32:ins_r.q
inst[7] <= dffe32:ins_r.q
inst[8] <= dffe32:ins_r.q
inst[9] <= dffe32:ins_r.q
inst[10] <= dffe32:ins_r.q
inst[11] <= dffe32:ins_r.q
inst[12] <= dffe32:ins_r.q
inst[13] <= dffe32:ins_r.q
inst[14] <= dffe32:ins_r.q
inst[15] <= dffe32:ins_r.q
inst[16] <= dffe32:ins_r.q
inst[17] <= dffe32:ins_r.q
inst[18] <= dffe32:ins_r.q
inst[19] <= dffe32:ins_r.q
inst[20] <= dffe32:ins_r.q
inst[21] <= dffe32:ins_r.q
inst[22] <= dffe32:ins_r.q
inst[23] <= dffe32:ins_r.q
inst[24] <= dffe32:ins_r.q
inst[25] <= dffe32:ins_r.q
inst[26] <= dffe32:ins_r.q
inst[27] <= dffe32:ins_r.q
inst[28] <= dffe32:ins_r.q
inst[29] <= dffe32:ins_r.q
inst[30] <= dffe32:ins_r.q
inst[31] <= dffe32:ins_r.q


|DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR|dffe32:pc4_r
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_IR:IR|dffe32:ins_r
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clrn => q[0]~reg0.ACLR
clrn => q[1]~reg0.ACLR
clrn => q[2]~reg0.ACLR
clrn => q[3]~reg0.ACLR
clrn => q[4]~reg0.ACLR
clrn => q[5]~reg0.ACLR
clrn => q[6]~reg0.ACLR
clrn => q[7]~reg0.ACLR
clrn => q[8]~reg0.ACLR
clrn => q[9]~reg0.ACLR
clrn => q[10]~reg0.ACLR
clrn => q[11]~reg0.ACLR
clrn => q[12]~reg0.ACLR
clrn => q[13]~reg0.ACLR
clrn => q[14]~reg0.ACLR
clrn => q[15]~reg0.ACLR
clrn => q[16]~reg0.ACLR
clrn => q[17]~reg0.ACLR
clrn => q[18]~reg0.ACLR
clrn => q[19]~reg0.ACLR
clrn => q[20]~reg0.ACLR
clrn => q[21]~reg0.ACLR
clrn => q[22]~reg0.ACLR
clrn => q[23]~reg0.ACLR
clrn => q[24]~reg0.ACLR
clrn => q[25]~reg0.ACLR
clrn => q[26]~reg0.ACLR
clrn => q[27]~reg0.ACLR
clrn => q[28]~reg0.ACLR
clrn => q[29]~reg0.ACLR
clrn => q[30]~reg0.ACLR
clrn => q[31]~reg0.ACLR
e => q[0]~reg0.ENA
e => q[31]~reg0.ENA
e => q[30]~reg0.ENA
e => q[29]~reg0.ENA
e => q[28]~reg0.ENA
e => q[27]~reg0.ENA
e => q[26]~reg0.ENA
e => q[25]~reg0.ENA
e => q[24]~reg0.ENA
e => q[23]~reg0.ENA
e => q[22]~reg0.ENA
e => q[21]~reg0.ENA
e => q[20]~reg0.ENA
e => q[19]~reg0.ENA
e => q[18]~reg0.ENA
e => q[17]~reg0.ENA
e => q[16]~reg0.ENA
e => q[15]~reg0.ENA
e => q[14]~reg0.ENA
e => q[13]~reg0.ENA
e => q[12]~reg0.ENA
e => q[11]~reg0.ENA
e => q[10]~reg0.ENA
e => q[9]~reg0.ENA
e => q[8]~reg0.ENA
e => q[7]~reg0.ENA
e => q[6]~reg0.ENA
e => q[5]~reg0.ENA
e => q[4]~reg0.ENA
e => q[3]~reg0.ENA
e => q[2]~reg0.ENA
e => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID
mwreg => mwreg.IN1
mrn[0] => mrn[0].IN1
mrn[1] => mrn[1].IN1
mrn[2] => mrn[2].IN1
mrn[3] => mrn[3].IN1
mrn[4] => mrn[4].IN1
ern[0] => ern[0].IN1
ern[1] => ern[1].IN1
ern[2] => ern[2].IN1
ern[3] => ern[3].IN1
ern[4] => ern[4].IN1
ewreg => ewreg.IN1
em2reg => em2reg.IN1
mm2reg => mm2reg.IN1
dpc4[0] => Add0.IN34
dpc4[1] => Add0.IN33
dpc4[2] => Add0.IN32
dpc4[3] => Add0.IN31
dpc4[4] => Add0.IN30
dpc4[5] => Add0.IN29
dpc4[6] => Add0.IN28
dpc4[7] => Add0.IN27
dpc4[8] => Add0.IN26
dpc4[9] => Add0.IN25
dpc4[10] => Add0.IN24
dpc4[11] => Add0.IN23
dpc4[12] => Add0.IN22
dpc4[13] => Add0.IN21
dpc4[14] => Add0.IN20
dpc4[15] => Add0.IN19
dpc4[16] => Add0.IN18
dpc4[17] => Add0.IN17
dpc4[18] => Add0.IN16
dpc4[19] => Add0.IN15
dpc4[20] => Add0.IN14
dpc4[21] => Add0.IN13
dpc4[22] => Add0.IN12
dpc4[23] => Add0.IN11
dpc4[24] => Add0.IN10
dpc4[25] => Add0.IN9
dpc4[26] => Add0.IN8
dpc4[27] => Add0.IN7
dpc4[28] => Add0.IN6
dpc4[28] => jpc[28].DATAIN
dpc4[29] => Add0.IN5
dpc4[29] => jpc[29].DATAIN
dpc4[30] => Add0.IN4
dpc4[30] => jpc[30].DATAIN
dpc4[31] => Add0.IN3
dpc4[31] => jpc[31].DATAIN
inst[0] => jpc[2].IN1
inst[1] => jpc[3].IN1
inst[2] => jpc[4].IN1
inst[3] => jpc[5].IN1
inst[4] => jpc[6].IN1
inst[5] => jpc[7].IN1
inst[6] => Add0.IN44
inst[6] => imm[6].DATAIN
inst[6] => jpc[8].DATAIN
inst[7] => Add0.IN43
inst[7] => imm[7].DATAIN
inst[7] => jpc[9].DATAIN
inst[8] => Add0.IN42
inst[8] => imm[8].DATAIN
inst[8] => jpc[10].DATAIN
inst[9] => Add0.IN41
inst[9] => imm[9].DATAIN
inst[9] => jpc[11].DATAIN
inst[10] => Add0.IN40
inst[10] => imm[10].DATAIN
inst[10] => jpc[12].DATAIN
inst[11] => Add0.IN39
inst[11] => rn.DATAA
inst[11] => imm[11].DATAIN
inst[11] => jpc[13].DATAIN
inst[12] => Add0.IN38
inst[12] => rn.DATAA
inst[12] => imm[12].DATAIN
inst[12] => jpc[14].DATAIN
inst[13] => Add0.IN37
inst[13] => rn.DATAA
inst[13] => imm[13].DATAIN
inst[13] => jpc[15].DATAIN
inst[14] => Add0.IN36
inst[14] => rn.DATAA
inst[14] => imm[14].DATAIN
inst[14] => jpc[16].DATAIN
inst[15] => br_offset[18].IN1
inst[15] => rn.DATAA
inst[15] => Add0.IN35
inst[15] => jpc[17].DATAIN
inst[15] => imm[15].DATAIN
inst[16] => rt[0].IN2
inst[17] => rt[1].IN2
inst[18] => rt[2].IN2
inst[19] => rt[3].IN2
inst[20] => rt[4].IN2
inst[21] => rs[0].IN2
inst[22] => rs[1].IN2
inst[23] => rs[2].IN2
inst[24] => rs[3].IN2
inst[25] => rs[4].IN2
inst[26] => op[0].IN1
inst[27] => op[1].IN1
inst[28] => op[2].IN1
inst[29] => op[3].IN1
inst[30] => op[4].IN1
inst[31] => op[5].IN1
wrn[0] => wrn[0].IN1
wrn[1] => wrn[1].IN1
wrn[2] => wrn[2].IN1
wrn[3] => wrn[3].IN1
wrn[4] => wrn[4].IN1
wdi[0] => wdi[0].IN1
wdi[1] => wdi[1].IN1
wdi[2] => wdi[2].IN1
wdi[3] => wdi[3].IN1
wdi[4] => wdi[4].IN1
wdi[5] => wdi[5].IN1
wdi[6] => wdi[6].IN1
wdi[7] => wdi[7].IN1
wdi[8] => wdi[8].IN1
wdi[9] => wdi[9].IN1
wdi[10] => wdi[10].IN1
wdi[11] => wdi[11].IN1
wdi[12] => wdi[12].IN1
wdi[13] => wdi[13].IN1
wdi[14] => wdi[14].IN1
wdi[15] => wdi[15].IN1
wdi[16] => wdi[16].IN1
wdi[17] => wdi[17].IN1
wdi[18] => wdi[18].IN1
wdi[19] => wdi[19].IN1
wdi[20] => wdi[20].IN1
wdi[21] => wdi[21].IN1
wdi[22] => wdi[22].IN1
wdi[23] => wdi[23].IN1
wdi[24] => wdi[24].IN1
wdi[25] => wdi[25].IN1
wdi[26] => wdi[26].IN1
wdi[27] => wdi[27].IN1
wdi[28] => wdi[28].IN1
wdi[29] => wdi[29].IN1
wdi[30] => wdi[30].IN1
wdi[31] => wdi[31].IN1
ealu[0] => Mux31.IN0
ealu[0] => Mux63.IN0
ealu[1] => Mux30.IN0
ealu[1] => Mux62.IN0
ealu[2] => Mux29.IN0
ealu[2] => Mux61.IN0
ealu[3] => Mux28.IN0
ealu[3] => Mux60.IN0
ealu[4] => Mux27.IN0
ealu[4] => Mux59.IN0
ealu[5] => Mux26.IN0
ealu[5] => Mux58.IN0
ealu[6] => Mux25.IN0
ealu[6] => Mux57.IN0
ealu[7] => Mux24.IN0
ealu[7] => Mux56.IN0
ealu[8] => Mux23.IN0
ealu[8] => Mux55.IN0
ealu[9] => Mux22.IN0
ealu[9] => Mux54.IN0
ealu[10] => Mux21.IN0
ealu[10] => Mux53.IN0
ealu[11] => Mux20.IN0
ealu[11] => Mux52.IN0
ealu[12] => Mux19.IN0
ealu[12] => Mux51.IN0
ealu[13] => Mux18.IN0
ealu[13] => Mux50.IN0
ealu[14] => Mux17.IN0
ealu[14] => Mux49.IN0
ealu[15] => Mux16.IN0
ealu[15] => Mux48.IN0
ealu[16] => Mux15.IN0
ealu[16] => Mux47.IN0
ealu[17] => Mux14.IN0
ealu[17] => Mux46.IN0
ealu[18] => Mux13.IN0
ealu[18] => Mux45.IN0
ealu[19] => Mux12.IN0
ealu[19] => Mux44.IN0
ealu[20] => Mux11.IN0
ealu[20] => Mux43.IN0
ealu[21] => Mux10.IN0
ealu[21] => Mux42.IN0
ealu[22] => Mux9.IN0
ealu[22] => Mux41.IN0
ealu[23] => Mux8.IN0
ealu[23] => Mux40.IN0
ealu[24] => Mux7.IN0
ealu[24] => Mux39.IN0
ealu[25] => Mux6.IN0
ealu[25] => Mux38.IN0
ealu[26] => Mux5.IN0
ealu[26] => Mux37.IN0
ealu[27] => Mux4.IN0
ealu[27] => Mux36.IN0
ealu[28] => Mux3.IN0
ealu[28] => Mux35.IN0
ealu[29] => Mux2.IN0
ealu[29] => Mux34.IN0
ealu[30] => Mux1.IN0
ealu[30] => Mux33.IN0
ealu[31] => Mux0.IN0
ealu[31] => Mux32.IN0
malu[0] => Mux31.IN1
malu[0] => Mux63.IN1
malu[1] => Mux30.IN1
malu[1] => Mux62.IN1
malu[2] => Mux29.IN1
malu[2] => Mux61.IN1
malu[3] => Mux28.IN1
malu[3] => Mux60.IN1
malu[4] => Mux27.IN1
malu[4] => Mux59.IN1
malu[5] => Mux26.IN1
malu[5] => Mux58.IN1
malu[6] => Mux25.IN1
malu[6] => Mux57.IN1
malu[7] => Mux24.IN1
malu[7] => Mux56.IN1
malu[8] => Mux23.IN1
malu[8] => Mux55.IN1
malu[9] => Mux22.IN1
malu[9] => Mux54.IN1
malu[10] => Mux21.IN1
malu[10] => Mux53.IN1
malu[11] => Mux20.IN1
malu[11] => Mux52.IN1
malu[12] => Mux19.IN1
malu[12] => Mux51.IN1
malu[13] => Mux18.IN1
malu[13] => Mux50.IN1
malu[14] => Mux17.IN1
malu[14] => Mux49.IN1
malu[15] => Mux16.IN1
malu[15] => Mux48.IN1
malu[16] => Mux15.IN1
malu[16] => Mux47.IN1
malu[17] => Mux14.IN1
malu[17] => Mux46.IN1
malu[18] => Mux13.IN1
malu[18] => Mux45.IN1
malu[19] => Mux12.IN1
malu[19] => Mux44.IN1
malu[20] => Mux11.IN1
malu[20] => Mux43.IN1
malu[21] => Mux10.IN1
malu[21] => Mux42.IN1
malu[22] => Mux9.IN1
malu[22] => Mux41.IN1
malu[23] => Mux8.IN1
malu[23] => Mux40.IN1
malu[24] => Mux7.IN1
malu[24] => Mux39.IN1
malu[25] => Mux6.IN1
malu[25] => Mux38.IN1
malu[26] => Mux5.IN1
malu[26] => Mux37.IN1
malu[27] => Mux4.IN1
malu[27] => Mux36.IN1
malu[28] => Mux3.IN1
malu[28] => Mux35.IN1
malu[29] => Mux2.IN1
malu[29] => Mux34.IN1
malu[30] => Mux1.IN1
malu[30] => Mux33.IN1
malu[31] => Mux0.IN1
malu[31] => Mux32.IN1
mmo[0] => Mux31.IN2
mmo[0] => Mux63.IN2
mmo[1] => Mux30.IN2
mmo[1] => Mux62.IN2
mmo[2] => Mux29.IN2
mmo[2] => Mux61.IN2
mmo[3] => Mux28.IN2
mmo[3] => Mux60.IN2
mmo[4] => Mux27.IN2
mmo[4] => Mux59.IN2
mmo[5] => Mux26.IN2
mmo[5] => Mux58.IN2
mmo[6] => Mux25.IN2
mmo[6] => Mux57.IN2
mmo[7] => Mux24.IN2
mmo[7] => Mux56.IN2
mmo[8] => Mux23.IN2
mmo[8] => Mux55.IN2
mmo[9] => Mux22.IN2
mmo[9] => Mux54.IN2
mmo[10] => Mux21.IN2
mmo[10] => Mux53.IN2
mmo[11] => Mux20.IN2
mmo[11] => Mux52.IN2
mmo[12] => Mux19.IN2
mmo[12] => Mux51.IN2
mmo[13] => Mux18.IN2
mmo[13] => Mux50.IN2
mmo[14] => Mux17.IN2
mmo[14] => Mux49.IN2
mmo[15] => Mux16.IN2
mmo[15] => Mux48.IN2
mmo[16] => Mux15.IN2
mmo[16] => Mux47.IN2
mmo[17] => Mux14.IN2
mmo[17] => Mux46.IN2
mmo[18] => Mux13.IN2
mmo[18] => Mux45.IN2
mmo[19] => Mux12.IN2
mmo[19] => Mux44.IN2
mmo[20] => Mux11.IN2
mmo[20] => Mux43.IN2
mmo[21] => Mux10.IN2
mmo[21] => Mux42.IN2
mmo[22] => Mux9.IN2
mmo[22] => Mux41.IN2
mmo[23] => Mux8.IN2
mmo[23] => Mux40.IN2
mmo[24] => Mux7.IN2
mmo[24] => Mux39.IN2
mmo[25] => Mux6.IN2
mmo[25] => Mux38.IN2
mmo[26] => Mux5.IN2
mmo[26] => Mux37.IN2
mmo[27] => Mux4.IN2
mmo[27] => Mux36.IN2
mmo[28] => Mux3.IN2
mmo[28] => Mux35.IN2
mmo[29] => Mux2.IN2
mmo[29] => Mux34.IN2
mmo[30] => Mux1.IN2
mmo[30] => Mux33.IN2
mmo[31] => Mux0.IN2
mmo[31] => Mux32.IN2
wwreg => wwreg.IN1
clk => _.IN1
clrn => clrn.IN1
bpc[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
bpc[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
jpc[0] <= <GND>
jpc[1] <= <GND>
jpc[2] <= jpc[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[3] <= jpc[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[4] <= jpc[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[5] <= jpc[5].DB_MAX_OUTPUT_PORT_TYPE
jpc[6] <= jpc[6].DB_MAX_OUTPUT_PORT_TYPE
jpc[7] <= jpc[7].DB_MAX_OUTPUT_PORT_TYPE
jpc[8] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
jpc[9] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
jpc[10] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
jpc[11] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
jpc[12] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
jpc[13] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
jpc[14] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
jpc[15] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
jpc[16] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
jpc[17] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
jpc[18] <= rt[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[19] <= rt[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[20] <= rt[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[21] <= rt[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[22] <= rt[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[23] <= rs[0].DB_MAX_OUTPUT_PORT_TYPE
jpc[24] <= rs[1].DB_MAX_OUTPUT_PORT_TYPE
jpc[25] <= rs[2].DB_MAX_OUTPUT_PORT_TYPE
jpc[26] <= rs[3].DB_MAX_OUTPUT_PORT_TYPE
jpc[27] <= rs[4].DB_MAX_OUTPUT_PORT_TYPE
jpc[28] <= dpc4[28].DB_MAX_OUTPUT_PORT_TYPE
jpc[29] <= dpc4[29].DB_MAX_OUTPUT_PORT_TYPE
jpc[30] <= dpc4[30].DB_MAX_OUTPUT_PORT_TYPE
jpc[31] <= dpc4[31].DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= ldw_CU:CU.pcsource
pcsource[1] <= ldw_CU:CU.pcsource
nostall <= ldw_CU:CU.nostall
wreg <= ldw_CU:CU.wreg
m2reg <= ldw_CU:CU.m2reg
wmem <= ldw_CU:CU.wmem
aluc[0] <= ldw_CU:CU.aluc
aluc[1] <= ldw_CU:CU.aluc
aluc[2] <= ldw_CU:CU.aluc
aluc[3] <= ldw_CU:CU.aluc
aluimm <= ldw_CU:CU.aluimm
a[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
a[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
a[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
a[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
a[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
a[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
a[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
a[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
a[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
a[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
a[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
a[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
a[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
a[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
a[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
a[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
a[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
a[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
a[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
a[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
a[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
a[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
a[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
a[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
a[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
a[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
a[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
a[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
a[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
a[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
a[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
a[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
b[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
b[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
b[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
b[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
b[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
b[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
b[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
b[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
b[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
b[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
b[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
b[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
b[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
b[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
b[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
b[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
b[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
b[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
b[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
b[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
b[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
b[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
b[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
b[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
b[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
b[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
b[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
b[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= jpc[2].DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= jpc[3].DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= jpc[4].DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= jpc[5].DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= jpc[6].DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= jpc[7].DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= inst[6].DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= inst[12].DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= inst[13].DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= inst[14].DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= br_offset[18].DB_MAX_OUTPUT_PORT_TYPE
rn[0] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[1] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[2] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[3] <= rn.DB_MAX_OUTPUT_PORT_TYPE
rn[4] <= rn.DB_MAX_OUTPUT_PORT_TYPE
shift <= ldw_CU:CU.shift
jal <= ldw_CU:CU.jal


|DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_CU:CU
mwreg => always1.IN1
mrn[0] => Equal4.IN4
mrn[0] => Equal5.IN4
mrn[0] => Equal3.IN31
mrn[1] => Equal4.IN3
mrn[1] => Equal5.IN3
mrn[1] => Equal3.IN30
mrn[2] => Equal4.IN2
mrn[2] => Equal5.IN2
mrn[2] => Equal3.IN29
mrn[3] => Equal4.IN1
mrn[3] => Equal5.IN1
mrn[3] => Equal3.IN28
mrn[4] => Equal4.IN0
mrn[4] => Equal5.IN0
mrn[4] => Equal3.IN27
ern[0] => Equal1.IN4
ern[0] => Equal2.IN4
ern[0] => Equal0.IN31
ern[1] => Equal1.IN3
ern[1] => Equal2.IN3
ern[1] => Equal0.IN30
ern[2] => Equal1.IN2
ern[2] => Equal2.IN2
ern[2] => Equal0.IN29
ern[3] => Equal1.IN1
ern[3] => Equal2.IN1
ern[3] => Equal0.IN28
ern[4] => Equal1.IN0
ern[4] => Equal2.IN0
ern[4] => Equal0.IN27
ewreg => nostall.IN0
ewreg => always1.IN1
em2reg => nostall.IN1
em2reg => always1.IN1
em2reg => always1.IN1
mm2reg => always1.IN1
mm2reg => always1.IN1
mm2reg => always1.IN1
mm2reg => always1.IN1
rsrtequ => pcsource.IN1
rsrtequ => pcsource.IN1
func[0] => Decoder0.IN5
func[1] => Decoder0.IN4
func[2] => Decoder0.IN3
func[3] => Decoder0.IN2
func[4] => Decoder0.IN1
func[5] => Decoder0.IN0
op[0] => Decoder1.IN5
op[1] => Decoder1.IN4
op[2] => Decoder1.IN3
op[3] => Decoder1.IN2
op[4] => Decoder1.IN1
op[5] => Decoder1.IN0
rs[0] => Equal1.IN9
rs[0] => Equal4.IN9
rs[1] => Equal1.IN8
rs[1] => Equal4.IN8
rs[2] => Equal1.IN7
rs[2] => Equal4.IN7
rs[3] => Equal1.IN6
rs[3] => Equal4.IN6
rs[4] => Equal1.IN5
rs[4] => Equal4.IN5
rt[0] => Equal2.IN9
rt[0] => Equal5.IN9
rt[1] => Equal2.IN8
rt[1] => Equal5.IN8
rt[2] => Equal2.IN7
rt[2] => Equal5.IN7
rt[3] => Equal2.IN6
rt[3] => Equal5.IN6
rt[4] => Equal2.IN5
rt[4] => Equal5.IN5
wreg <= wreg.DB_MAX_OUTPUT_PORT_TYPE
m2reg <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE
wmem <= wmem.DB_MAX_OUTPUT_PORT_TYPE
aluc[0] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[1] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[2] <= aluc.DB_MAX_OUTPUT_PORT_TYPE
aluc[3] <= i_sra.DB_MAX_OUTPUT_PORT_TYPE
regrt <= regrt.DB_MAX_OUTPUT_PORT_TYPE
aluimm <= aluimm.DB_MAX_OUTPUT_PORT_TYPE
fwda[0] <= fwda.DB_MAX_OUTPUT_PORT_TYPE
fwda[1] <= fwda.DB_MAX_OUTPUT_PORT_TYPE
fwdb[0] <= fwdb.DB_MAX_OUTPUT_PORT_TYPE
fwdb[1] <= fwdb.DB_MAX_OUTPUT_PORT_TYPE
nostall <= nostall.DB_MAX_OUTPUT_PORT_TYPE
sext <= sext.DB_MAX_OUTPUT_PORT_TYPE
pcsource[0] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
pcsource[1] <= pcsource.DB_MAX_OUTPUT_PORT_TYPE
shift <= shift.DB_MAX_OUTPUT_PORT_TYPE
jal <= Decoder1.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_ID:ID|ldw_RegFile:RF
rna[0] => Mux0.IN5
rna[0] => Mux1.IN5
rna[0] => Mux2.IN5
rna[0] => Mux3.IN5
rna[0] => Mux4.IN5
rna[0] => Mux5.IN5
rna[0] => Mux6.IN5
rna[0] => Mux7.IN5
rna[0] => Mux8.IN5
rna[0] => Mux9.IN5
rna[0] => Mux10.IN5
rna[0] => Mux11.IN5
rna[0] => Mux12.IN5
rna[0] => Mux13.IN5
rna[0] => Mux14.IN5
rna[0] => Mux15.IN5
rna[0] => Mux16.IN5
rna[0] => Mux17.IN5
rna[0] => Mux18.IN5
rna[0] => Mux19.IN5
rna[0] => Mux20.IN5
rna[0] => Mux21.IN5
rna[0] => Mux22.IN5
rna[0] => Mux23.IN5
rna[0] => Mux24.IN5
rna[0] => Mux25.IN5
rna[0] => Mux26.IN5
rna[0] => Mux27.IN5
rna[0] => Mux28.IN5
rna[0] => Mux29.IN5
rna[0] => Mux30.IN5
rna[0] => Mux31.IN5
rna[0] => Equal1.IN31
rna[1] => Mux0.IN4
rna[1] => Mux1.IN4
rna[1] => Mux2.IN4
rna[1] => Mux3.IN4
rna[1] => Mux4.IN4
rna[1] => Mux5.IN4
rna[1] => Mux6.IN4
rna[1] => Mux7.IN4
rna[1] => Mux8.IN4
rna[1] => Mux9.IN4
rna[1] => Mux10.IN4
rna[1] => Mux11.IN4
rna[1] => Mux12.IN4
rna[1] => Mux13.IN4
rna[1] => Mux14.IN4
rna[1] => Mux15.IN4
rna[1] => Mux16.IN4
rna[1] => Mux17.IN4
rna[1] => Mux18.IN4
rna[1] => Mux19.IN4
rna[1] => Mux20.IN4
rna[1] => Mux21.IN4
rna[1] => Mux22.IN4
rna[1] => Mux23.IN4
rna[1] => Mux24.IN4
rna[1] => Mux25.IN4
rna[1] => Mux26.IN4
rna[1] => Mux27.IN4
rna[1] => Mux28.IN4
rna[1] => Mux29.IN4
rna[1] => Mux30.IN4
rna[1] => Mux31.IN4
rna[1] => Equal1.IN30
rna[2] => Mux0.IN3
rna[2] => Mux1.IN3
rna[2] => Mux2.IN3
rna[2] => Mux3.IN3
rna[2] => Mux4.IN3
rna[2] => Mux5.IN3
rna[2] => Mux6.IN3
rna[2] => Mux7.IN3
rna[2] => Mux8.IN3
rna[2] => Mux9.IN3
rna[2] => Mux10.IN3
rna[2] => Mux11.IN3
rna[2] => Mux12.IN3
rna[2] => Mux13.IN3
rna[2] => Mux14.IN3
rna[2] => Mux15.IN3
rna[2] => Mux16.IN3
rna[2] => Mux17.IN3
rna[2] => Mux18.IN3
rna[2] => Mux19.IN3
rna[2] => Mux20.IN3
rna[2] => Mux21.IN3
rna[2] => Mux22.IN3
rna[2] => Mux23.IN3
rna[2] => Mux24.IN3
rna[2] => Mux25.IN3
rna[2] => Mux26.IN3
rna[2] => Mux27.IN3
rna[2] => Mux28.IN3
rna[2] => Mux29.IN3
rna[2] => Mux30.IN3
rna[2] => Mux31.IN3
rna[2] => Equal1.IN29
rna[3] => Mux0.IN2
rna[3] => Mux1.IN2
rna[3] => Mux2.IN2
rna[3] => Mux3.IN2
rna[3] => Mux4.IN2
rna[3] => Mux5.IN2
rna[3] => Mux6.IN2
rna[3] => Mux7.IN2
rna[3] => Mux8.IN2
rna[3] => Mux9.IN2
rna[3] => Mux10.IN2
rna[3] => Mux11.IN2
rna[3] => Mux12.IN2
rna[3] => Mux13.IN2
rna[3] => Mux14.IN2
rna[3] => Mux15.IN2
rna[3] => Mux16.IN2
rna[3] => Mux17.IN2
rna[3] => Mux18.IN2
rna[3] => Mux19.IN2
rna[3] => Mux20.IN2
rna[3] => Mux21.IN2
rna[3] => Mux22.IN2
rna[3] => Mux23.IN2
rna[3] => Mux24.IN2
rna[3] => Mux25.IN2
rna[3] => Mux26.IN2
rna[3] => Mux27.IN2
rna[3] => Mux28.IN2
rna[3] => Mux29.IN2
rna[3] => Mux30.IN2
rna[3] => Mux31.IN2
rna[3] => Equal1.IN28
rna[4] => Mux0.IN1
rna[4] => Mux1.IN1
rna[4] => Mux2.IN1
rna[4] => Mux3.IN1
rna[4] => Mux4.IN1
rna[4] => Mux5.IN1
rna[4] => Mux6.IN1
rna[4] => Mux7.IN1
rna[4] => Mux8.IN1
rna[4] => Mux9.IN1
rna[4] => Mux10.IN1
rna[4] => Mux11.IN1
rna[4] => Mux12.IN1
rna[4] => Mux13.IN1
rna[4] => Mux14.IN1
rna[4] => Mux15.IN1
rna[4] => Mux16.IN1
rna[4] => Mux17.IN1
rna[4] => Mux18.IN1
rna[4] => Mux19.IN1
rna[4] => Mux20.IN1
rna[4] => Mux21.IN1
rna[4] => Mux22.IN1
rna[4] => Mux23.IN1
rna[4] => Mux24.IN1
rna[4] => Mux25.IN1
rna[4] => Mux26.IN1
rna[4] => Mux27.IN1
rna[4] => Mux28.IN1
rna[4] => Mux29.IN1
rna[4] => Mux30.IN1
rna[4] => Mux31.IN1
rna[4] => Equal1.IN27
rnb[0] => Mux32.IN5
rnb[0] => Mux33.IN5
rnb[0] => Mux34.IN5
rnb[0] => Mux35.IN5
rnb[0] => Mux36.IN5
rnb[0] => Mux37.IN5
rnb[0] => Mux38.IN5
rnb[0] => Mux39.IN5
rnb[0] => Mux40.IN5
rnb[0] => Mux41.IN5
rnb[0] => Mux42.IN5
rnb[0] => Mux43.IN5
rnb[0] => Mux44.IN5
rnb[0] => Mux45.IN5
rnb[0] => Mux46.IN5
rnb[0] => Mux47.IN5
rnb[0] => Mux48.IN5
rnb[0] => Mux49.IN5
rnb[0] => Mux50.IN5
rnb[0] => Mux51.IN5
rnb[0] => Mux52.IN5
rnb[0] => Mux53.IN5
rnb[0] => Mux54.IN5
rnb[0] => Mux55.IN5
rnb[0] => Mux56.IN5
rnb[0] => Mux57.IN5
rnb[0] => Mux58.IN5
rnb[0] => Mux59.IN5
rnb[0] => Mux60.IN5
rnb[0] => Mux61.IN5
rnb[0] => Mux62.IN5
rnb[0] => Mux63.IN5
rnb[0] => Equal2.IN31
rnb[1] => Mux32.IN4
rnb[1] => Mux33.IN4
rnb[1] => Mux34.IN4
rnb[1] => Mux35.IN4
rnb[1] => Mux36.IN4
rnb[1] => Mux37.IN4
rnb[1] => Mux38.IN4
rnb[1] => Mux39.IN4
rnb[1] => Mux40.IN4
rnb[1] => Mux41.IN4
rnb[1] => Mux42.IN4
rnb[1] => Mux43.IN4
rnb[1] => Mux44.IN4
rnb[1] => Mux45.IN4
rnb[1] => Mux46.IN4
rnb[1] => Mux47.IN4
rnb[1] => Mux48.IN4
rnb[1] => Mux49.IN4
rnb[1] => Mux50.IN4
rnb[1] => Mux51.IN4
rnb[1] => Mux52.IN4
rnb[1] => Mux53.IN4
rnb[1] => Mux54.IN4
rnb[1] => Mux55.IN4
rnb[1] => Mux56.IN4
rnb[1] => Mux57.IN4
rnb[1] => Mux58.IN4
rnb[1] => Mux59.IN4
rnb[1] => Mux60.IN4
rnb[1] => Mux61.IN4
rnb[1] => Mux62.IN4
rnb[1] => Mux63.IN4
rnb[1] => Equal2.IN30
rnb[2] => Mux32.IN3
rnb[2] => Mux33.IN3
rnb[2] => Mux34.IN3
rnb[2] => Mux35.IN3
rnb[2] => Mux36.IN3
rnb[2] => Mux37.IN3
rnb[2] => Mux38.IN3
rnb[2] => Mux39.IN3
rnb[2] => Mux40.IN3
rnb[2] => Mux41.IN3
rnb[2] => Mux42.IN3
rnb[2] => Mux43.IN3
rnb[2] => Mux44.IN3
rnb[2] => Mux45.IN3
rnb[2] => Mux46.IN3
rnb[2] => Mux47.IN3
rnb[2] => Mux48.IN3
rnb[2] => Mux49.IN3
rnb[2] => Mux50.IN3
rnb[2] => Mux51.IN3
rnb[2] => Mux52.IN3
rnb[2] => Mux53.IN3
rnb[2] => Mux54.IN3
rnb[2] => Mux55.IN3
rnb[2] => Mux56.IN3
rnb[2] => Mux57.IN3
rnb[2] => Mux58.IN3
rnb[2] => Mux59.IN3
rnb[2] => Mux60.IN3
rnb[2] => Mux61.IN3
rnb[2] => Mux62.IN3
rnb[2] => Mux63.IN3
rnb[2] => Equal2.IN29
rnb[3] => Mux32.IN2
rnb[3] => Mux33.IN2
rnb[3] => Mux34.IN2
rnb[3] => Mux35.IN2
rnb[3] => Mux36.IN2
rnb[3] => Mux37.IN2
rnb[3] => Mux38.IN2
rnb[3] => Mux39.IN2
rnb[3] => Mux40.IN2
rnb[3] => Mux41.IN2
rnb[3] => Mux42.IN2
rnb[3] => Mux43.IN2
rnb[3] => Mux44.IN2
rnb[3] => Mux45.IN2
rnb[3] => Mux46.IN2
rnb[3] => Mux47.IN2
rnb[3] => Mux48.IN2
rnb[3] => Mux49.IN2
rnb[3] => Mux50.IN2
rnb[3] => Mux51.IN2
rnb[3] => Mux52.IN2
rnb[3] => Mux53.IN2
rnb[3] => Mux54.IN2
rnb[3] => Mux55.IN2
rnb[3] => Mux56.IN2
rnb[3] => Mux57.IN2
rnb[3] => Mux58.IN2
rnb[3] => Mux59.IN2
rnb[3] => Mux60.IN2
rnb[3] => Mux61.IN2
rnb[3] => Mux62.IN2
rnb[3] => Mux63.IN2
rnb[3] => Equal2.IN28
rnb[4] => Mux32.IN1
rnb[4] => Mux33.IN1
rnb[4] => Mux34.IN1
rnb[4] => Mux35.IN1
rnb[4] => Mux36.IN1
rnb[4] => Mux37.IN1
rnb[4] => Mux38.IN1
rnb[4] => Mux39.IN1
rnb[4] => Mux40.IN1
rnb[4] => Mux41.IN1
rnb[4] => Mux42.IN1
rnb[4] => Mux43.IN1
rnb[4] => Mux44.IN1
rnb[4] => Mux45.IN1
rnb[4] => Mux46.IN1
rnb[4] => Mux47.IN1
rnb[4] => Mux48.IN1
rnb[4] => Mux49.IN1
rnb[4] => Mux50.IN1
rnb[4] => Mux51.IN1
rnb[4] => Mux52.IN1
rnb[4] => Mux53.IN1
rnb[4] => Mux54.IN1
rnb[4] => Mux55.IN1
rnb[4] => Mux56.IN1
rnb[4] => Mux57.IN1
rnb[4] => Mux58.IN1
rnb[4] => Mux59.IN1
rnb[4] => Mux60.IN1
rnb[4] => Mux61.IN1
rnb[4] => Mux62.IN1
rnb[4] => Mux63.IN1
rnb[4] => Equal2.IN27
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[0] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[1] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[2] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[3] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[4] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[5] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[6] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[7] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[8] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[9] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[10] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[11] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[12] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[13] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[14] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[15] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[16] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[17] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[18] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[19] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[20] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[21] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[22] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[23] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[24] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[25] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[26] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[27] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[28] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[29] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[30] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
d[31] => register.DATAB
wn[0] => Decoder0.IN4
wn[0] => Equal0.IN31
wn[1] => Decoder0.IN3
wn[1] => Equal0.IN30
wn[2] => Decoder0.IN2
wn[2] => Equal0.IN29
wn[3] => Decoder0.IN1
wn[3] => Equal0.IN28
wn[4] => Decoder0.IN0
wn[4] => Equal0.IN27
we => always0.IN1
clk => register[31][0].CLK
clk => register[31][1].CLK
clk => register[31][2].CLK
clk => register[31][3].CLK
clk => register[31][4].CLK
clk => register[31][5].CLK
clk => register[31][6].CLK
clk => register[31][7].CLK
clk => register[31][8].CLK
clk => register[31][9].CLK
clk => register[31][10].CLK
clk => register[31][11].CLK
clk => register[31][12].CLK
clk => register[31][13].CLK
clk => register[31][14].CLK
clk => register[31][15].CLK
clk => register[31][16].CLK
clk => register[31][17].CLK
clk => register[31][18].CLK
clk => register[31][19].CLK
clk => register[31][20].CLK
clk => register[31][21].CLK
clk => register[31][22].CLK
clk => register[31][23].CLK
clk => register[31][24].CLK
clk => register[31][25].CLK
clk => register[31][26].CLK
clk => register[31][27].CLK
clk => register[31][28].CLK
clk => register[31][29].CLK
clk => register[31][30].CLK
clk => register[31][31].CLK
clk => register[30][0].CLK
clk => register[30][1].CLK
clk => register[30][2].CLK
clk => register[30][3].CLK
clk => register[30][4].CLK
clk => register[30][5].CLK
clk => register[30][6].CLK
clk => register[30][7].CLK
clk => register[30][8].CLK
clk => register[30][9].CLK
clk => register[30][10].CLK
clk => register[30][11].CLK
clk => register[30][12].CLK
clk => register[30][13].CLK
clk => register[30][14].CLK
clk => register[30][15].CLK
clk => register[30][16].CLK
clk => register[30][17].CLK
clk => register[30][18].CLK
clk => register[30][19].CLK
clk => register[30][20].CLK
clk => register[30][21].CLK
clk => register[30][22].CLK
clk => register[30][23].CLK
clk => register[30][24].CLK
clk => register[30][25].CLK
clk => register[30][26].CLK
clk => register[30][27].CLK
clk => register[30][28].CLK
clk => register[30][29].CLK
clk => register[30][30].CLK
clk => register[30][31].CLK
clk => register[29][0].CLK
clk => register[29][1].CLK
clk => register[29][2].CLK
clk => register[29][3].CLK
clk => register[29][4].CLK
clk => register[29][5].CLK
clk => register[29][6].CLK
clk => register[29][7].CLK
clk => register[29][8].CLK
clk => register[29][9].CLK
clk => register[29][10].CLK
clk => register[29][11].CLK
clk => register[29][12].CLK
clk => register[29][13].CLK
clk => register[29][14].CLK
clk => register[29][15].CLK
clk => register[29][16].CLK
clk => register[29][17].CLK
clk => register[29][18].CLK
clk => register[29][19].CLK
clk => register[29][20].CLK
clk => register[29][21].CLK
clk => register[29][22].CLK
clk => register[29][23].CLK
clk => register[29][24].CLK
clk => register[29][25].CLK
clk => register[29][26].CLK
clk => register[29][27].CLK
clk => register[29][28].CLK
clk => register[29][29].CLK
clk => register[29][30].CLK
clk => register[29][31].CLK
clk => register[28][0].CLK
clk => register[28][1].CLK
clk => register[28][2].CLK
clk => register[28][3].CLK
clk => register[28][4].CLK
clk => register[28][5].CLK
clk => register[28][6].CLK
clk => register[28][7].CLK
clk => register[28][8].CLK
clk => register[28][9].CLK
clk => register[28][10].CLK
clk => register[28][11].CLK
clk => register[28][12].CLK
clk => register[28][13].CLK
clk => register[28][14].CLK
clk => register[28][15].CLK
clk => register[28][16].CLK
clk => register[28][17].CLK
clk => register[28][18].CLK
clk => register[28][19].CLK
clk => register[28][20].CLK
clk => register[28][21].CLK
clk => register[28][22].CLK
clk => register[28][23].CLK
clk => register[28][24].CLK
clk => register[28][25].CLK
clk => register[28][26].CLK
clk => register[28][27].CLK
clk => register[28][28].CLK
clk => register[28][29].CLK
clk => register[28][30].CLK
clk => register[28][31].CLK
clk => register[27][0].CLK
clk => register[27][1].CLK
clk => register[27][2].CLK
clk => register[27][3].CLK
clk => register[27][4].CLK
clk => register[27][5].CLK
clk => register[27][6].CLK
clk => register[27][7].CLK
clk => register[27][8].CLK
clk => register[27][9].CLK
clk => register[27][10].CLK
clk => register[27][11].CLK
clk => register[27][12].CLK
clk => register[27][13].CLK
clk => register[27][14].CLK
clk => register[27][15].CLK
clk => register[27][16].CLK
clk => register[27][17].CLK
clk => register[27][18].CLK
clk => register[27][19].CLK
clk => register[27][20].CLK
clk => register[27][21].CLK
clk => register[27][22].CLK
clk => register[27][23].CLK
clk => register[27][24].CLK
clk => register[27][25].CLK
clk => register[27][26].CLK
clk => register[27][27].CLK
clk => register[27][28].CLK
clk => register[27][29].CLK
clk => register[27][30].CLK
clk => register[27][31].CLK
clk => register[26][0].CLK
clk => register[26][1].CLK
clk => register[26][2].CLK
clk => register[26][3].CLK
clk => register[26][4].CLK
clk => register[26][5].CLK
clk => register[26][6].CLK
clk => register[26][7].CLK
clk => register[26][8].CLK
clk => register[26][9].CLK
clk => register[26][10].CLK
clk => register[26][11].CLK
clk => register[26][12].CLK
clk => register[26][13].CLK
clk => register[26][14].CLK
clk => register[26][15].CLK
clk => register[26][16].CLK
clk => register[26][17].CLK
clk => register[26][18].CLK
clk => register[26][19].CLK
clk => register[26][20].CLK
clk => register[26][21].CLK
clk => register[26][22].CLK
clk => register[26][23].CLK
clk => register[26][24].CLK
clk => register[26][25].CLK
clk => register[26][26].CLK
clk => register[26][27].CLK
clk => register[26][28].CLK
clk => register[26][29].CLK
clk => register[26][30].CLK
clk => register[26][31].CLK
clk => register[25][0].CLK
clk => register[25][1].CLK
clk => register[25][2].CLK
clk => register[25][3].CLK
clk => register[25][4].CLK
clk => register[25][5].CLK
clk => register[25][6].CLK
clk => register[25][7].CLK
clk => register[25][8].CLK
clk => register[25][9].CLK
clk => register[25][10].CLK
clk => register[25][11].CLK
clk => register[25][12].CLK
clk => register[25][13].CLK
clk => register[25][14].CLK
clk => register[25][15].CLK
clk => register[25][16].CLK
clk => register[25][17].CLK
clk => register[25][18].CLK
clk => register[25][19].CLK
clk => register[25][20].CLK
clk => register[25][21].CLK
clk => register[25][22].CLK
clk => register[25][23].CLK
clk => register[25][24].CLK
clk => register[25][25].CLK
clk => register[25][26].CLK
clk => register[25][27].CLK
clk => register[25][28].CLK
clk => register[25][29].CLK
clk => register[25][30].CLK
clk => register[25][31].CLK
clk => register[24][0].CLK
clk => register[24][1].CLK
clk => register[24][2].CLK
clk => register[24][3].CLK
clk => register[24][4].CLK
clk => register[24][5].CLK
clk => register[24][6].CLK
clk => register[24][7].CLK
clk => register[24][8].CLK
clk => register[24][9].CLK
clk => register[24][10].CLK
clk => register[24][11].CLK
clk => register[24][12].CLK
clk => register[24][13].CLK
clk => register[24][14].CLK
clk => register[24][15].CLK
clk => register[24][16].CLK
clk => register[24][17].CLK
clk => register[24][18].CLK
clk => register[24][19].CLK
clk => register[24][20].CLK
clk => register[24][21].CLK
clk => register[24][22].CLK
clk => register[24][23].CLK
clk => register[24][24].CLK
clk => register[24][25].CLK
clk => register[24][26].CLK
clk => register[24][27].CLK
clk => register[24][28].CLK
clk => register[24][29].CLK
clk => register[24][30].CLK
clk => register[24][31].CLK
clk => register[23][0].CLK
clk => register[23][1].CLK
clk => register[23][2].CLK
clk => register[23][3].CLK
clk => register[23][4].CLK
clk => register[23][5].CLK
clk => register[23][6].CLK
clk => register[23][7].CLK
clk => register[23][8].CLK
clk => register[23][9].CLK
clk => register[23][10].CLK
clk => register[23][11].CLK
clk => register[23][12].CLK
clk => register[23][13].CLK
clk => register[23][14].CLK
clk => register[23][15].CLK
clk => register[23][16].CLK
clk => register[23][17].CLK
clk => register[23][18].CLK
clk => register[23][19].CLK
clk => register[23][20].CLK
clk => register[23][21].CLK
clk => register[23][22].CLK
clk => register[23][23].CLK
clk => register[23][24].CLK
clk => register[23][25].CLK
clk => register[23][26].CLK
clk => register[23][27].CLK
clk => register[23][28].CLK
clk => register[23][29].CLK
clk => register[23][30].CLK
clk => register[23][31].CLK
clk => register[22][0].CLK
clk => register[22][1].CLK
clk => register[22][2].CLK
clk => register[22][3].CLK
clk => register[22][4].CLK
clk => register[22][5].CLK
clk => register[22][6].CLK
clk => register[22][7].CLK
clk => register[22][8].CLK
clk => register[22][9].CLK
clk => register[22][10].CLK
clk => register[22][11].CLK
clk => register[22][12].CLK
clk => register[22][13].CLK
clk => register[22][14].CLK
clk => register[22][15].CLK
clk => register[22][16].CLK
clk => register[22][17].CLK
clk => register[22][18].CLK
clk => register[22][19].CLK
clk => register[22][20].CLK
clk => register[22][21].CLK
clk => register[22][22].CLK
clk => register[22][23].CLK
clk => register[22][24].CLK
clk => register[22][25].CLK
clk => register[22][26].CLK
clk => register[22][27].CLK
clk => register[22][28].CLK
clk => register[22][29].CLK
clk => register[22][30].CLK
clk => register[22][31].CLK
clk => register[21][0].CLK
clk => register[21][1].CLK
clk => register[21][2].CLK
clk => register[21][3].CLK
clk => register[21][4].CLK
clk => register[21][5].CLK
clk => register[21][6].CLK
clk => register[21][7].CLK
clk => register[21][8].CLK
clk => register[21][9].CLK
clk => register[21][10].CLK
clk => register[21][11].CLK
clk => register[21][12].CLK
clk => register[21][13].CLK
clk => register[21][14].CLK
clk => register[21][15].CLK
clk => register[21][16].CLK
clk => register[21][17].CLK
clk => register[21][18].CLK
clk => register[21][19].CLK
clk => register[21][20].CLK
clk => register[21][21].CLK
clk => register[21][22].CLK
clk => register[21][23].CLK
clk => register[21][24].CLK
clk => register[21][25].CLK
clk => register[21][26].CLK
clk => register[21][27].CLK
clk => register[21][28].CLK
clk => register[21][29].CLK
clk => register[21][30].CLK
clk => register[21][31].CLK
clk => register[20][0].CLK
clk => register[20][1].CLK
clk => register[20][2].CLK
clk => register[20][3].CLK
clk => register[20][4].CLK
clk => register[20][5].CLK
clk => register[20][6].CLK
clk => register[20][7].CLK
clk => register[20][8].CLK
clk => register[20][9].CLK
clk => register[20][10].CLK
clk => register[20][11].CLK
clk => register[20][12].CLK
clk => register[20][13].CLK
clk => register[20][14].CLK
clk => register[20][15].CLK
clk => register[20][16].CLK
clk => register[20][17].CLK
clk => register[20][18].CLK
clk => register[20][19].CLK
clk => register[20][20].CLK
clk => register[20][21].CLK
clk => register[20][22].CLK
clk => register[20][23].CLK
clk => register[20][24].CLK
clk => register[20][25].CLK
clk => register[20][26].CLK
clk => register[20][27].CLK
clk => register[20][28].CLK
clk => register[20][29].CLK
clk => register[20][30].CLK
clk => register[20][31].CLK
clk => register[19][0].CLK
clk => register[19][1].CLK
clk => register[19][2].CLK
clk => register[19][3].CLK
clk => register[19][4].CLK
clk => register[19][5].CLK
clk => register[19][6].CLK
clk => register[19][7].CLK
clk => register[19][8].CLK
clk => register[19][9].CLK
clk => register[19][10].CLK
clk => register[19][11].CLK
clk => register[19][12].CLK
clk => register[19][13].CLK
clk => register[19][14].CLK
clk => register[19][15].CLK
clk => register[19][16].CLK
clk => register[19][17].CLK
clk => register[19][18].CLK
clk => register[19][19].CLK
clk => register[19][20].CLK
clk => register[19][21].CLK
clk => register[19][22].CLK
clk => register[19][23].CLK
clk => register[19][24].CLK
clk => register[19][25].CLK
clk => register[19][26].CLK
clk => register[19][27].CLK
clk => register[19][28].CLK
clk => register[19][29].CLK
clk => register[19][30].CLK
clk => register[19][31].CLK
clk => register[18][0].CLK
clk => register[18][1].CLK
clk => register[18][2].CLK
clk => register[18][3].CLK
clk => register[18][4].CLK
clk => register[18][5].CLK
clk => register[18][6].CLK
clk => register[18][7].CLK
clk => register[18][8].CLK
clk => register[18][9].CLK
clk => register[18][10].CLK
clk => register[18][11].CLK
clk => register[18][12].CLK
clk => register[18][13].CLK
clk => register[18][14].CLK
clk => register[18][15].CLK
clk => register[18][16].CLK
clk => register[18][17].CLK
clk => register[18][18].CLK
clk => register[18][19].CLK
clk => register[18][20].CLK
clk => register[18][21].CLK
clk => register[18][22].CLK
clk => register[18][23].CLK
clk => register[18][24].CLK
clk => register[18][25].CLK
clk => register[18][26].CLK
clk => register[18][27].CLK
clk => register[18][28].CLK
clk => register[18][29].CLK
clk => register[18][30].CLK
clk => register[18][31].CLK
clk => register[17][0].CLK
clk => register[17][1].CLK
clk => register[17][2].CLK
clk => register[17][3].CLK
clk => register[17][4].CLK
clk => register[17][5].CLK
clk => register[17][6].CLK
clk => register[17][7].CLK
clk => register[17][8].CLK
clk => register[17][9].CLK
clk => register[17][10].CLK
clk => register[17][11].CLK
clk => register[17][12].CLK
clk => register[17][13].CLK
clk => register[17][14].CLK
clk => register[17][15].CLK
clk => register[17][16].CLK
clk => register[17][17].CLK
clk => register[17][18].CLK
clk => register[17][19].CLK
clk => register[17][20].CLK
clk => register[17][21].CLK
clk => register[17][22].CLK
clk => register[17][23].CLK
clk => register[17][24].CLK
clk => register[17][25].CLK
clk => register[17][26].CLK
clk => register[17][27].CLK
clk => register[17][28].CLK
clk => register[17][29].CLK
clk => register[17][30].CLK
clk => register[17][31].CLK
clk => register[16][0].CLK
clk => register[16][1].CLK
clk => register[16][2].CLK
clk => register[16][3].CLK
clk => register[16][4].CLK
clk => register[16][5].CLK
clk => register[16][6].CLK
clk => register[16][7].CLK
clk => register[16][8].CLK
clk => register[16][9].CLK
clk => register[16][10].CLK
clk => register[16][11].CLK
clk => register[16][12].CLK
clk => register[16][13].CLK
clk => register[16][14].CLK
clk => register[16][15].CLK
clk => register[16][16].CLK
clk => register[16][17].CLK
clk => register[16][18].CLK
clk => register[16][19].CLK
clk => register[16][20].CLK
clk => register[16][21].CLK
clk => register[16][22].CLK
clk => register[16][23].CLK
clk => register[16][24].CLK
clk => register[16][25].CLK
clk => register[16][26].CLK
clk => register[16][27].CLK
clk => register[16][28].CLK
clk => register[16][29].CLK
clk => register[16][30].CLK
clk => register[16][31].CLK
clk => register[15][0].CLK
clk => register[15][1].CLK
clk => register[15][2].CLK
clk => register[15][3].CLK
clk => register[15][4].CLK
clk => register[15][5].CLK
clk => register[15][6].CLK
clk => register[15][7].CLK
clk => register[15][8].CLK
clk => register[15][9].CLK
clk => register[15][10].CLK
clk => register[15][11].CLK
clk => register[15][12].CLK
clk => register[15][13].CLK
clk => register[15][14].CLK
clk => register[15][15].CLK
clk => register[15][16].CLK
clk => register[15][17].CLK
clk => register[15][18].CLK
clk => register[15][19].CLK
clk => register[15][20].CLK
clk => register[15][21].CLK
clk => register[15][22].CLK
clk => register[15][23].CLK
clk => register[15][24].CLK
clk => register[15][25].CLK
clk => register[15][26].CLK
clk => register[15][27].CLK
clk => register[15][28].CLK
clk => register[15][29].CLK
clk => register[15][30].CLK
clk => register[15][31].CLK
clk => register[14][0].CLK
clk => register[14][1].CLK
clk => register[14][2].CLK
clk => register[14][3].CLK
clk => register[14][4].CLK
clk => register[14][5].CLK
clk => register[14][6].CLK
clk => register[14][7].CLK
clk => register[14][8].CLK
clk => register[14][9].CLK
clk => register[14][10].CLK
clk => register[14][11].CLK
clk => register[14][12].CLK
clk => register[14][13].CLK
clk => register[14][14].CLK
clk => register[14][15].CLK
clk => register[14][16].CLK
clk => register[14][17].CLK
clk => register[14][18].CLK
clk => register[14][19].CLK
clk => register[14][20].CLK
clk => register[14][21].CLK
clk => register[14][22].CLK
clk => register[14][23].CLK
clk => register[14][24].CLK
clk => register[14][25].CLK
clk => register[14][26].CLK
clk => register[14][27].CLK
clk => register[14][28].CLK
clk => register[14][29].CLK
clk => register[14][30].CLK
clk => register[14][31].CLK
clk => register[13][0].CLK
clk => register[13][1].CLK
clk => register[13][2].CLK
clk => register[13][3].CLK
clk => register[13][4].CLK
clk => register[13][5].CLK
clk => register[13][6].CLK
clk => register[13][7].CLK
clk => register[13][8].CLK
clk => register[13][9].CLK
clk => register[13][10].CLK
clk => register[13][11].CLK
clk => register[13][12].CLK
clk => register[13][13].CLK
clk => register[13][14].CLK
clk => register[13][15].CLK
clk => register[13][16].CLK
clk => register[13][17].CLK
clk => register[13][18].CLK
clk => register[13][19].CLK
clk => register[13][20].CLK
clk => register[13][21].CLK
clk => register[13][22].CLK
clk => register[13][23].CLK
clk => register[13][24].CLK
clk => register[13][25].CLK
clk => register[13][26].CLK
clk => register[13][27].CLK
clk => register[13][28].CLK
clk => register[13][29].CLK
clk => register[13][30].CLK
clk => register[13][31].CLK
clk => register[12][0].CLK
clk => register[12][1].CLK
clk => register[12][2].CLK
clk => register[12][3].CLK
clk => register[12][4].CLK
clk => register[12][5].CLK
clk => register[12][6].CLK
clk => register[12][7].CLK
clk => register[12][8].CLK
clk => register[12][9].CLK
clk => register[12][10].CLK
clk => register[12][11].CLK
clk => register[12][12].CLK
clk => register[12][13].CLK
clk => register[12][14].CLK
clk => register[12][15].CLK
clk => register[12][16].CLK
clk => register[12][17].CLK
clk => register[12][18].CLK
clk => register[12][19].CLK
clk => register[12][20].CLK
clk => register[12][21].CLK
clk => register[12][22].CLK
clk => register[12][23].CLK
clk => register[12][24].CLK
clk => register[12][25].CLK
clk => register[12][26].CLK
clk => register[12][27].CLK
clk => register[12][28].CLK
clk => register[12][29].CLK
clk => register[12][30].CLK
clk => register[12][31].CLK
clk => register[11][0].CLK
clk => register[11][1].CLK
clk => register[11][2].CLK
clk => register[11][3].CLK
clk => register[11][4].CLK
clk => register[11][5].CLK
clk => register[11][6].CLK
clk => register[11][7].CLK
clk => register[11][8].CLK
clk => register[11][9].CLK
clk => register[11][10].CLK
clk => register[11][11].CLK
clk => register[11][12].CLK
clk => register[11][13].CLK
clk => register[11][14].CLK
clk => register[11][15].CLK
clk => register[11][16].CLK
clk => register[11][17].CLK
clk => register[11][18].CLK
clk => register[11][19].CLK
clk => register[11][20].CLK
clk => register[11][21].CLK
clk => register[11][22].CLK
clk => register[11][23].CLK
clk => register[11][24].CLK
clk => register[11][25].CLK
clk => register[11][26].CLK
clk => register[11][27].CLK
clk => register[11][28].CLK
clk => register[11][29].CLK
clk => register[11][30].CLK
clk => register[11][31].CLK
clk => register[10][0].CLK
clk => register[10][1].CLK
clk => register[10][2].CLK
clk => register[10][3].CLK
clk => register[10][4].CLK
clk => register[10][5].CLK
clk => register[10][6].CLK
clk => register[10][7].CLK
clk => register[10][8].CLK
clk => register[10][9].CLK
clk => register[10][10].CLK
clk => register[10][11].CLK
clk => register[10][12].CLK
clk => register[10][13].CLK
clk => register[10][14].CLK
clk => register[10][15].CLK
clk => register[10][16].CLK
clk => register[10][17].CLK
clk => register[10][18].CLK
clk => register[10][19].CLK
clk => register[10][20].CLK
clk => register[10][21].CLK
clk => register[10][22].CLK
clk => register[10][23].CLK
clk => register[10][24].CLK
clk => register[10][25].CLK
clk => register[10][26].CLK
clk => register[10][27].CLK
clk => register[10][28].CLK
clk => register[10][29].CLK
clk => register[10][30].CLK
clk => register[10][31].CLK
clk => register[9][0].CLK
clk => register[9][1].CLK
clk => register[9][2].CLK
clk => register[9][3].CLK
clk => register[9][4].CLK
clk => register[9][5].CLK
clk => register[9][6].CLK
clk => register[9][7].CLK
clk => register[9][8].CLK
clk => register[9][9].CLK
clk => register[9][10].CLK
clk => register[9][11].CLK
clk => register[9][12].CLK
clk => register[9][13].CLK
clk => register[9][14].CLK
clk => register[9][15].CLK
clk => register[9][16].CLK
clk => register[9][17].CLK
clk => register[9][18].CLK
clk => register[9][19].CLK
clk => register[9][20].CLK
clk => register[9][21].CLK
clk => register[9][22].CLK
clk => register[9][23].CLK
clk => register[9][24].CLK
clk => register[9][25].CLK
clk => register[9][26].CLK
clk => register[9][27].CLK
clk => register[9][28].CLK
clk => register[9][29].CLK
clk => register[9][30].CLK
clk => register[9][31].CLK
clk => register[8][0].CLK
clk => register[8][1].CLK
clk => register[8][2].CLK
clk => register[8][3].CLK
clk => register[8][4].CLK
clk => register[8][5].CLK
clk => register[8][6].CLK
clk => register[8][7].CLK
clk => register[8][8].CLK
clk => register[8][9].CLK
clk => register[8][10].CLK
clk => register[8][11].CLK
clk => register[8][12].CLK
clk => register[8][13].CLK
clk => register[8][14].CLK
clk => register[8][15].CLK
clk => register[8][16].CLK
clk => register[8][17].CLK
clk => register[8][18].CLK
clk => register[8][19].CLK
clk => register[8][20].CLK
clk => register[8][21].CLK
clk => register[8][22].CLK
clk => register[8][23].CLK
clk => register[8][24].CLK
clk => register[8][25].CLK
clk => register[8][26].CLK
clk => register[8][27].CLK
clk => register[8][28].CLK
clk => register[8][29].CLK
clk => register[8][30].CLK
clk => register[8][31].CLK
clk => register[7][0].CLK
clk => register[7][1].CLK
clk => register[7][2].CLK
clk => register[7][3].CLK
clk => register[7][4].CLK
clk => register[7][5].CLK
clk => register[7][6].CLK
clk => register[7][7].CLK
clk => register[7][8].CLK
clk => register[7][9].CLK
clk => register[7][10].CLK
clk => register[7][11].CLK
clk => register[7][12].CLK
clk => register[7][13].CLK
clk => register[7][14].CLK
clk => register[7][15].CLK
clk => register[7][16].CLK
clk => register[7][17].CLK
clk => register[7][18].CLK
clk => register[7][19].CLK
clk => register[7][20].CLK
clk => register[7][21].CLK
clk => register[7][22].CLK
clk => register[7][23].CLK
clk => register[7][24].CLK
clk => register[7][25].CLK
clk => register[7][26].CLK
clk => register[7][27].CLK
clk => register[7][28].CLK
clk => register[7][29].CLK
clk => register[7][30].CLK
clk => register[7][31].CLK
clk => register[6][0].CLK
clk => register[6][1].CLK
clk => register[6][2].CLK
clk => register[6][3].CLK
clk => register[6][4].CLK
clk => register[6][5].CLK
clk => register[6][6].CLK
clk => register[6][7].CLK
clk => register[6][8].CLK
clk => register[6][9].CLK
clk => register[6][10].CLK
clk => register[6][11].CLK
clk => register[6][12].CLK
clk => register[6][13].CLK
clk => register[6][14].CLK
clk => register[6][15].CLK
clk => register[6][16].CLK
clk => register[6][17].CLK
clk => register[6][18].CLK
clk => register[6][19].CLK
clk => register[6][20].CLK
clk => register[6][21].CLK
clk => register[6][22].CLK
clk => register[6][23].CLK
clk => register[6][24].CLK
clk => register[6][25].CLK
clk => register[6][26].CLK
clk => register[6][27].CLK
clk => register[6][28].CLK
clk => register[6][29].CLK
clk => register[6][30].CLK
clk => register[6][31].CLK
clk => register[5][0].CLK
clk => register[5][1].CLK
clk => register[5][2].CLK
clk => register[5][3].CLK
clk => register[5][4].CLK
clk => register[5][5].CLK
clk => register[5][6].CLK
clk => register[5][7].CLK
clk => register[5][8].CLK
clk => register[5][9].CLK
clk => register[5][10].CLK
clk => register[5][11].CLK
clk => register[5][12].CLK
clk => register[5][13].CLK
clk => register[5][14].CLK
clk => register[5][15].CLK
clk => register[5][16].CLK
clk => register[5][17].CLK
clk => register[5][18].CLK
clk => register[5][19].CLK
clk => register[5][20].CLK
clk => register[5][21].CLK
clk => register[5][22].CLK
clk => register[5][23].CLK
clk => register[5][24].CLK
clk => register[5][25].CLK
clk => register[5][26].CLK
clk => register[5][27].CLK
clk => register[5][28].CLK
clk => register[5][29].CLK
clk => register[5][30].CLK
clk => register[5][31].CLK
clk => register[4][0].CLK
clk => register[4][1].CLK
clk => register[4][2].CLK
clk => register[4][3].CLK
clk => register[4][4].CLK
clk => register[4][5].CLK
clk => register[4][6].CLK
clk => register[4][7].CLK
clk => register[4][8].CLK
clk => register[4][9].CLK
clk => register[4][10].CLK
clk => register[4][11].CLK
clk => register[4][12].CLK
clk => register[4][13].CLK
clk => register[4][14].CLK
clk => register[4][15].CLK
clk => register[4][16].CLK
clk => register[4][17].CLK
clk => register[4][18].CLK
clk => register[4][19].CLK
clk => register[4][20].CLK
clk => register[4][21].CLK
clk => register[4][22].CLK
clk => register[4][23].CLK
clk => register[4][24].CLK
clk => register[4][25].CLK
clk => register[4][26].CLK
clk => register[4][27].CLK
clk => register[4][28].CLK
clk => register[4][29].CLK
clk => register[4][30].CLK
clk => register[4][31].CLK
clk => register[3][0].CLK
clk => register[3][1].CLK
clk => register[3][2].CLK
clk => register[3][3].CLK
clk => register[3][4].CLK
clk => register[3][5].CLK
clk => register[3][6].CLK
clk => register[3][7].CLK
clk => register[3][8].CLK
clk => register[3][9].CLK
clk => register[3][10].CLK
clk => register[3][11].CLK
clk => register[3][12].CLK
clk => register[3][13].CLK
clk => register[3][14].CLK
clk => register[3][15].CLK
clk => register[3][16].CLK
clk => register[3][17].CLK
clk => register[3][18].CLK
clk => register[3][19].CLK
clk => register[3][20].CLK
clk => register[3][21].CLK
clk => register[3][22].CLK
clk => register[3][23].CLK
clk => register[3][24].CLK
clk => register[3][25].CLK
clk => register[3][26].CLK
clk => register[3][27].CLK
clk => register[3][28].CLK
clk => register[3][29].CLK
clk => register[3][30].CLK
clk => register[3][31].CLK
clk => register[2][0].CLK
clk => register[2][1].CLK
clk => register[2][2].CLK
clk => register[2][3].CLK
clk => register[2][4].CLK
clk => register[2][5].CLK
clk => register[2][6].CLK
clk => register[2][7].CLK
clk => register[2][8].CLK
clk => register[2][9].CLK
clk => register[2][10].CLK
clk => register[2][11].CLK
clk => register[2][12].CLK
clk => register[2][13].CLK
clk => register[2][14].CLK
clk => register[2][15].CLK
clk => register[2][16].CLK
clk => register[2][17].CLK
clk => register[2][18].CLK
clk => register[2][19].CLK
clk => register[2][20].CLK
clk => register[2][21].CLK
clk => register[2][22].CLK
clk => register[2][23].CLK
clk => register[2][24].CLK
clk => register[2][25].CLK
clk => register[2][26].CLK
clk => register[2][27].CLK
clk => register[2][28].CLK
clk => register[2][29].CLK
clk => register[2][30].CLK
clk => register[2][31].CLK
clk => register[1][0].CLK
clk => register[1][1].CLK
clk => register[1][2].CLK
clk => register[1][3].CLK
clk => register[1][4].CLK
clk => register[1][5].CLK
clk => register[1][6].CLK
clk => register[1][7].CLK
clk => register[1][8].CLK
clk => register[1][9].CLK
clk => register[1][10].CLK
clk => register[1][11].CLK
clk => register[1][12].CLK
clk => register[1][13].CLK
clk => register[1][14].CLK
clk => register[1][15].CLK
clk => register[1][16].CLK
clk => register[1][17].CLK
clk => register[1][18].CLK
clk => register[1][19].CLK
clk => register[1][20].CLK
clk => register[1][21].CLK
clk => register[1][22].CLK
clk => register[1][23].CLK
clk => register[1][24].CLK
clk => register[1][25].CLK
clk => register[1][26].CLK
clk => register[1][27].CLK
clk => register[1][28].CLK
clk => register[1][29].CLK
clk => register[1][30].CLK
clk => register[1][31].CLK
clrn => register[31][0].ACLR
clrn => register[31][1].ACLR
clrn => register[31][2].ACLR
clrn => register[31][3].ACLR
clrn => register[31][4].ACLR
clrn => register[31][5].ACLR
clrn => register[31][6].ACLR
clrn => register[31][7].ACLR
clrn => register[31][8].ACLR
clrn => register[31][9].ACLR
clrn => register[31][10].ACLR
clrn => register[31][11].ACLR
clrn => register[31][12].ACLR
clrn => register[31][13].ACLR
clrn => register[31][14].ACLR
clrn => register[31][15].ACLR
clrn => register[31][16].ACLR
clrn => register[31][17].ACLR
clrn => register[31][18].ACLR
clrn => register[31][19].ACLR
clrn => register[31][20].ACLR
clrn => register[31][21].ACLR
clrn => register[31][22].ACLR
clrn => register[31][23].ACLR
clrn => register[31][24].ACLR
clrn => register[31][25].ACLR
clrn => register[31][26].ACLR
clrn => register[31][27].ACLR
clrn => register[31][28].ACLR
clrn => register[31][29].ACLR
clrn => register[31][30].ACLR
clrn => register[31][31].ACLR
clrn => register[30][0].ACLR
clrn => register[30][1].ACLR
clrn => register[30][2].ACLR
clrn => register[30][3].ACLR
clrn => register[30][4].ACLR
clrn => register[30][5].ACLR
clrn => register[30][6].ACLR
clrn => register[30][7].ACLR
clrn => register[30][8].ACLR
clrn => register[30][9].ACLR
clrn => register[30][10].ACLR
clrn => register[30][11].ACLR
clrn => register[30][12].ACLR
clrn => register[30][13].ACLR
clrn => register[30][14].ACLR
clrn => register[30][15].ACLR
clrn => register[30][16].ACLR
clrn => register[30][17].ACLR
clrn => register[30][18].ACLR
clrn => register[30][19].ACLR
clrn => register[30][20].ACLR
clrn => register[30][21].ACLR
clrn => register[30][22].ACLR
clrn => register[30][23].ACLR
clrn => register[30][24].ACLR
clrn => register[30][25].ACLR
clrn => register[30][26].ACLR
clrn => register[30][27].ACLR
clrn => register[30][28].ACLR
clrn => register[30][29].ACLR
clrn => register[30][30].ACLR
clrn => register[30][31].ACLR
clrn => register[29][0].ACLR
clrn => register[29][1].ACLR
clrn => register[29][2].ACLR
clrn => register[29][3].ACLR
clrn => register[29][4].ACLR
clrn => register[29][5].ACLR
clrn => register[29][6].ACLR
clrn => register[29][7].ACLR
clrn => register[29][8].ACLR
clrn => register[29][9].ACLR
clrn => register[29][10].ACLR
clrn => register[29][11].ACLR
clrn => register[29][12].ACLR
clrn => register[29][13].ACLR
clrn => register[29][14].ACLR
clrn => register[29][15].ACLR
clrn => register[29][16].ACLR
clrn => register[29][17].ACLR
clrn => register[29][18].ACLR
clrn => register[29][19].ACLR
clrn => register[29][20].ACLR
clrn => register[29][21].ACLR
clrn => register[29][22].ACLR
clrn => register[29][23].ACLR
clrn => register[29][24].ACLR
clrn => register[29][25].ACLR
clrn => register[29][26].ACLR
clrn => register[29][27].ACLR
clrn => register[29][28].ACLR
clrn => register[29][29].ACLR
clrn => register[29][30].ACLR
clrn => register[29][31].ACLR
clrn => register[28][0].ACLR
clrn => register[28][1].ACLR
clrn => register[28][2].ACLR
clrn => register[28][3].ACLR
clrn => register[28][4].ACLR
clrn => register[28][5].ACLR
clrn => register[28][6].ACLR
clrn => register[28][7].ACLR
clrn => register[28][8].ACLR
clrn => register[28][9].ACLR
clrn => register[28][10].ACLR
clrn => register[28][11].ACLR
clrn => register[28][12].ACLR
clrn => register[28][13].ACLR
clrn => register[28][14].ACLR
clrn => register[28][15].ACLR
clrn => register[28][16].ACLR
clrn => register[28][17].ACLR
clrn => register[28][18].ACLR
clrn => register[28][19].ACLR
clrn => register[28][20].ACLR
clrn => register[28][21].ACLR
clrn => register[28][22].ACLR
clrn => register[28][23].ACLR
clrn => register[28][24].ACLR
clrn => register[28][25].ACLR
clrn => register[28][26].ACLR
clrn => register[28][27].ACLR
clrn => register[28][28].ACLR
clrn => register[28][29].ACLR
clrn => register[28][30].ACLR
clrn => register[28][31].ACLR
clrn => register[27][0].ACLR
clrn => register[27][1].ACLR
clrn => register[27][2].ACLR
clrn => register[27][3].ACLR
clrn => register[27][4].ACLR
clrn => register[27][5].ACLR
clrn => register[27][6].ACLR
clrn => register[27][7].ACLR
clrn => register[27][8].ACLR
clrn => register[27][9].ACLR
clrn => register[27][10].ACLR
clrn => register[27][11].ACLR
clrn => register[27][12].ACLR
clrn => register[27][13].ACLR
clrn => register[27][14].ACLR
clrn => register[27][15].ACLR
clrn => register[27][16].ACLR
clrn => register[27][17].ACLR
clrn => register[27][18].ACLR
clrn => register[27][19].ACLR
clrn => register[27][20].ACLR
clrn => register[27][21].ACLR
clrn => register[27][22].ACLR
clrn => register[27][23].ACLR
clrn => register[27][24].ACLR
clrn => register[27][25].ACLR
clrn => register[27][26].ACLR
clrn => register[27][27].ACLR
clrn => register[27][28].ACLR
clrn => register[27][29].ACLR
clrn => register[27][30].ACLR
clrn => register[27][31].ACLR
clrn => register[26][0].ACLR
clrn => register[26][1].ACLR
clrn => register[26][2].ACLR
clrn => register[26][3].ACLR
clrn => register[26][4].ACLR
clrn => register[26][5].ACLR
clrn => register[26][6].ACLR
clrn => register[26][7].ACLR
clrn => register[26][8].ACLR
clrn => register[26][9].ACLR
clrn => register[26][10].ACLR
clrn => register[26][11].ACLR
clrn => register[26][12].ACLR
clrn => register[26][13].ACLR
clrn => register[26][14].ACLR
clrn => register[26][15].ACLR
clrn => register[26][16].ACLR
clrn => register[26][17].ACLR
clrn => register[26][18].ACLR
clrn => register[26][19].ACLR
clrn => register[26][20].ACLR
clrn => register[26][21].ACLR
clrn => register[26][22].ACLR
clrn => register[26][23].ACLR
clrn => register[26][24].ACLR
clrn => register[26][25].ACLR
clrn => register[26][26].ACLR
clrn => register[26][27].ACLR
clrn => register[26][28].ACLR
clrn => register[26][29].ACLR
clrn => register[26][30].ACLR
clrn => register[26][31].ACLR
clrn => register[25][0].ACLR
clrn => register[25][1].ACLR
clrn => register[25][2].ACLR
clrn => register[25][3].ACLR
clrn => register[25][4].ACLR
clrn => register[25][5].ACLR
clrn => register[25][6].ACLR
clrn => register[25][7].ACLR
clrn => register[25][8].ACLR
clrn => register[25][9].ACLR
clrn => register[25][10].ACLR
clrn => register[25][11].ACLR
clrn => register[25][12].ACLR
clrn => register[25][13].ACLR
clrn => register[25][14].ACLR
clrn => register[25][15].ACLR
clrn => register[25][16].ACLR
clrn => register[25][17].ACLR
clrn => register[25][18].ACLR
clrn => register[25][19].ACLR
clrn => register[25][20].ACLR
clrn => register[25][21].ACLR
clrn => register[25][22].ACLR
clrn => register[25][23].ACLR
clrn => register[25][24].ACLR
clrn => register[25][25].ACLR
clrn => register[25][26].ACLR
clrn => register[25][27].ACLR
clrn => register[25][28].ACLR
clrn => register[25][29].ACLR
clrn => register[25][30].ACLR
clrn => register[25][31].ACLR
clrn => register[24][0].ACLR
clrn => register[24][1].ACLR
clrn => register[24][2].ACLR
clrn => register[24][3].ACLR
clrn => register[24][4].ACLR
clrn => register[24][5].ACLR
clrn => register[24][6].ACLR
clrn => register[24][7].ACLR
clrn => register[24][8].ACLR
clrn => register[24][9].ACLR
clrn => register[24][10].ACLR
clrn => register[24][11].ACLR
clrn => register[24][12].ACLR
clrn => register[24][13].ACLR
clrn => register[24][14].ACLR
clrn => register[24][15].ACLR
clrn => register[24][16].ACLR
clrn => register[24][17].ACLR
clrn => register[24][18].ACLR
clrn => register[24][19].ACLR
clrn => register[24][20].ACLR
clrn => register[24][21].ACLR
clrn => register[24][22].ACLR
clrn => register[24][23].ACLR
clrn => register[24][24].ACLR
clrn => register[24][25].ACLR
clrn => register[24][26].ACLR
clrn => register[24][27].ACLR
clrn => register[24][28].ACLR
clrn => register[24][29].ACLR
clrn => register[24][30].ACLR
clrn => register[24][31].ACLR
clrn => register[23][0].ACLR
clrn => register[23][1].ACLR
clrn => register[23][2].ACLR
clrn => register[23][3].ACLR
clrn => register[23][4].ACLR
clrn => register[23][5].ACLR
clrn => register[23][6].ACLR
clrn => register[23][7].ACLR
clrn => register[23][8].ACLR
clrn => register[23][9].ACLR
clrn => register[23][10].ACLR
clrn => register[23][11].ACLR
clrn => register[23][12].ACLR
clrn => register[23][13].ACLR
clrn => register[23][14].ACLR
clrn => register[23][15].ACLR
clrn => register[23][16].ACLR
clrn => register[23][17].ACLR
clrn => register[23][18].ACLR
clrn => register[23][19].ACLR
clrn => register[23][20].ACLR
clrn => register[23][21].ACLR
clrn => register[23][22].ACLR
clrn => register[23][23].ACLR
clrn => register[23][24].ACLR
clrn => register[23][25].ACLR
clrn => register[23][26].ACLR
clrn => register[23][27].ACLR
clrn => register[23][28].ACLR
clrn => register[23][29].ACLR
clrn => register[23][30].ACLR
clrn => register[23][31].ACLR
clrn => register[22][0].ACLR
clrn => register[22][1].ACLR
clrn => register[22][2].ACLR
clrn => register[22][3].ACLR
clrn => register[22][4].ACLR
clrn => register[22][5].ACLR
clrn => register[22][6].ACLR
clrn => register[22][7].ACLR
clrn => register[22][8].ACLR
clrn => register[22][9].ACLR
clrn => register[22][10].ACLR
clrn => register[22][11].ACLR
clrn => register[22][12].ACLR
clrn => register[22][13].ACLR
clrn => register[22][14].ACLR
clrn => register[22][15].ACLR
clrn => register[22][16].ACLR
clrn => register[22][17].ACLR
clrn => register[22][18].ACLR
clrn => register[22][19].ACLR
clrn => register[22][20].ACLR
clrn => register[22][21].ACLR
clrn => register[22][22].ACLR
clrn => register[22][23].ACLR
clrn => register[22][24].ACLR
clrn => register[22][25].ACLR
clrn => register[22][26].ACLR
clrn => register[22][27].ACLR
clrn => register[22][28].ACLR
clrn => register[22][29].ACLR
clrn => register[22][30].ACLR
clrn => register[22][31].ACLR
clrn => register[21][0].ACLR
clrn => register[21][1].ACLR
clrn => register[21][2].ACLR
clrn => register[21][3].ACLR
clrn => register[21][4].ACLR
clrn => register[21][5].ACLR
clrn => register[21][6].ACLR
clrn => register[21][7].ACLR
clrn => register[21][8].ACLR
clrn => register[21][9].ACLR
clrn => register[21][10].ACLR
clrn => register[21][11].ACLR
clrn => register[21][12].ACLR
clrn => register[21][13].ACLR
clrn => register[21][14].ACLR
clrn => register[21][15].ACLR
clrn => register[21][16].ACLR
clrn => register[21][17].ACLR
clrn => register[21][18].ACLR
clrn => register[21][19].ACLR
clrn => register[21][20].ACLR
clrn => register[21][21].ACLR
clrn => register[21][22].ACLR
clrn => register[21][23].ACLR
clrn => register[21][24].ACLR
clrn => register[21][25].ACLR
clrn => register[21][26].ACLR
clrn => register[21][27].ACLR
clrn => register[21][28].ACLR
clrn => register[21][29].ACLR
clrn => register[21][30].ACLR
clrn => register[21][31].ACLR
clrn => register[20][0].ACLR
clrn => register[20][1].ACLR
clrn => register[20][2].ACLR
clrn => register[20][3].ACLR
clrn => register[20][4].ACLR
clrn => register[20][5].ACLR
clrn => register[20][6].ACLR
clrn => register[20][7].ACLR
clrn => register[20][8].ACLR
clrn => register[20][9].ACLR
clrn => register[20][10].ACLR
clrn => register[20][11].ACLR
clrn => register[20][12].ACLR
clrn => register[20][13].ACLR
clrn => register[20][14].ACLR
clrn => register[20][15].ACLR
clrn => register[20][16].ACLR
clrn => register[20][17].ACLR
clrn => register[20][18].ACLR
clrn => register[20][19].ACLR
clrn => register[20][20].ACLR
clrn => register[20][21].ACLR
clrn => register[20][22].ACLR
clrn => register[20][23].ACLR
clrn => register[20][24].ACLR
clrn => register[20][25].ACLR
clrn => register[20][26].ACLR
clrn => register[20][27].ACLR
clrn => register[20][28].ACLR
clrn => register[20][29].ACLR
clrn => register[20][30].ACLR
clrn => register[20][31].ACLR
clrn => register[19][0].ACLR
clrn => register[19][1].ACLR
clrn => register[19][2].ACLR
clrn => register[19][3].ACLR
clrn => register[19][4].ACLR
clrn => register[19][5].ACLR
clrn => register[19][6].ACLR
clrn => register[19][7].ACLR
clrn => register[19][8].ACLR
clrn => register[19][9].ACLR
clrn => register[19][10].ACLR
clrn => register[19][11].ACLR
clrn => register[19][12].ACLR
clrn => register[19][13].ACLR
clrn => register[19][14].ACLR
clrn => register[19][15].ACLR
clrn => register[19][16].ACLR
clrn => register[19][17].ACLR
clrn => register[19][18].ACLR
clrn => register[19][19].ACLR
clrn => register[19][20].ACLR
clrn => register[19][21].ACLR
clrn => register[19][22].ACLR
clrn => register[19][23].ACLR
clrn => register[19][24].ACLR
clrn => register[19][25].ACLR
clrn => register[19][26].ACLR
clrn => register[19][27].ACLR
clrn => register[19][28].ACLR
clrn => register[19][29].ACLR
clrn => register[19][30].ACLR
clrn => register[19][31].ACLR
clrn => register[18][0].ACLR
clrn => register[18][1].ACLR
clrn => register[18][2].ACLR
clrn => register[18][3].ACLR
clrn => register[18][4].ACLR
clrn => register[18][5].ACLR
clrn => register[18][6].ACLR
clrn => register[18][7].ACLR
clrn => register[18][8].ACLR
clrn => register[18][9].ACLR
clrn => register[18][10].ACLR
clrn => register[18][11].ACLR
clrn => register[18][12].ACLR
clrn => register[18][13].ACLR
clrn => register[18][14].ACLR
clrn => register[18][15].ACLR
clrn => register[18][16].ACLR
clrn => register[18][17].ACLR
clrn => register[18][18].ACLR
clrn => register[18][19].ACLR
clrn => register[18][20].ACLR
clrn => register[18][21].ACLR
clrn => register[18][22].ACLR
clrn => register[18][23].ACLR
clrn => register[18][24].ACLR
clrn => register[18][25].ACLR
clrn => register[18][26].ACLR
clrn => register[18][27].ACLR
clrn => register[18][28].ACLR
clrn => register[18][29].ACLR
clrn => register[18][30].ACLR
clrn => register[18][31].ACLR
clrn => register[17][0].ACLR
clrn => register[17][1].ACLR
clrn => register[17][2].ACLR
clrn => register[17][3].ACLR
clrn => register[17][4].ACLR
clrn => register[17][5].ACLR
clrn => register[17][6].ACLR
clrn => register[17][7].ACLR
clrn => register[17][8].ACLR
clrn => register[17][9].ACLR
clrn => register[17][10].ACLR
clrn => register[17][11].ACLR
clrn => register[17][12].ACLR
clrn => register[17][13].ACLR
clrn => register[17][14].ACLR
clrn => register[17][15].ACLR
clrn => register[17][16].ACLR
clrn => register[17][17].ACLR
clrn => register[17][18].ACLR
clrn => register[17][19].ACLR
clrn => register[17][20].ACLR
clrn => register[17][21].ACLR
clrn => register[17][22].ACLR
clrn => register[17][23].ACLR
clrn => register[17][24].ACLR
clrn => register[17][25].ACLR
clrn => register[17][26].ACLR
clrn => register[17][27].ACLR
clrn => register[17][28].ACLR
clrn => register[17][29].ACLR
clrn => register[17][30].ACLR
clrn => register[17][31].ACLR
clrn => register[16][0].ACLR
clrn => register[16][1].ACLR
clrn => register[16][2].ACLR
clrn => register[16][3].ACLR
clrn => register[16][4].ACLR
clrn => register[16][5].ACLR
clrn => register[16][6].ACLR
clrn => register[16][7].ACLR
clrn => register[16][8].ACLR
clrn => register[16][9].ACLR
clrn => register[16][10].ACLR
clrn => register[16][11].ACLR
clrn => register[16][12].ACLR
clrn => register[16][13].ACLR
clrn => register[16][14].ACLR
clrn => register[16][15].ACLR
clrn => register[16][16].ACLR
clrn => register[16][17].ACLR
clrn => register[16][18].ACLR
clrn => register[16][19].ACLR
clrn => register[16][20].ACLR
clrn => register[16][21].ACLR
clrn => register[16][22].ACLR
clrn => register[16][23].ACLR
clrn => register[16][24].ACLR
clrn => register[16][25].ACLR
clrn => register[16][26].ACLR
clrn => register[16][27].ACLR
clrn => register[16][28].ACLR
clrn => register[16][29].ACLR
clrn => register[16][30].ACLR
clrn => register[16][31].ACLR
clrn => register[15][0].ACLR
clrn => register[15][1].ACLR
clrn => register[15][2].ACLR
clrn => register[15][3].ACLR
clrn => register[15][4].ACLR
clrn => register[15][5].ACLR
clrn => register[15][6].ACLR
clrn => register[15][7].ACLR
clrn => register[15][8].ACLR
clrn => register[15][9].ACLR
clrn => register[15][10].ACLR
clrn => register[15][11].ACLR
clrn => register[15][12].ACLR
clrn => register[15][13].ACLR
clrn => register[15][14].ACLR
clrn => register[15][15].ACLR
clrn => register[15][16].ACLR
clrn => register[15][17].ACLR
clrn => register[15][18].ACLR
clrn => register[15][19].ACLR
clrn => register[15][20].ACLR
clrn => register[15][21].ACLR
clrn => register[15][22].ACLR
clrn => register[15][23].ACLR
clrn => register[15][24].ACLR
clrn => register[15][25].ACLR
clrn => register[15][26].ACLR
clrn => register[15][27].ACLR
clrn => register[15][28].ACLR
clrn => register[15][29].ACLR
clrn => register[15][30].ACLR
clrn => register[15][31].ACLR
clrn => register[14][0].ACLR
clrn => register[14][1].ACLR
clrn => register[14][2].ACLR
clrn => register[14][3].ACLR
clrn => register[14][4].ACLR
clrn => register[14][5].ACLR
clrn => register[14][6].ACLR
clrn => register[14][7].ACLR
clrn => register[14][8].ACLR
clrn => register[14][9].ACLR
clrn => register[14][10].ACLR
clrn => register[14][11].ACLR
clrn => register[14][12].ACLR
clrn => register[14][13].ACLR
clrn => register[14][14].ACLR
clrn => register[14][15].ACLR
clrn => register[14][16].ACLR
clrn => register[14][17].ACLR
clrn => register[14][18].ACLR
clrn => register[14][19].ACLR
clrn => register[14][20].ACLR
clrn => register[14][21].ACLR
clrn => register[14][22].ACLR
clrn => register[14][23].ACLR
clrn => register[14][24].ACLR
clrn => register[14][25].ACLR
clrn => register[14][26].ACLR
clrn => register[14][27].ACLR
clrn => register[14][28].ACLR
clrn => register[14][29].ACLR
clrn => register[14][30].ACLR
clrn => register[14][31].ACLR
clrn => register[13][0].ACLR
clrn => register[13][1].ACLR
clrn => register[13][2].ACLR
clrn => register[13][3].ACLR
clrn => register[13][4].ACLR
clrn => register[13][5].ACLR
clrn => register[13][6].ACLR
clrn => register[13][7].ACLR
clrn => register[13][8].ACLR
clrn => register[13][9].ACLR
clrn => register[13][10].ACLR
clrn => register[13][11].ACLR
clrn => register[13][12].ACLR
clrn => register[13][13].ACLR
clrn => register[13][14].ACLR
clrn => register[13][15].ACLR
clrn => register[13][16].ACLR
clrn => register[13][17].ACLR
clrn => register[13][18].ACLR
clrn => register[13][19].ACLR
clrn => register[13][20].ACLR
clrn => register[13][21].ACLR
clrn => register[13][22].ACLR
clrn => register[13][23].ACLR
clrn => register[13][24].ACLR
clrn => register[13][25].ACLR
clrn => register[13][26].ACLR
clrn => register[13][27].ACLR
clrn => register[13][28].ACLR
clrn => register[13][29].ACLR
clrn => register[13][30].ACLR
clrn => register[13][31].ACLR
clrn => register[12][0].ACLR
clrn => register[12][1].ACLR
clrn => register[12][2].ACLR
clrn => register[12][3].ACLR
clrn => register[12][4].ACLR
clrn => register[12][5].ACLR
clrn => register[12][6].ACLR
clrn => register[12][7].ACLR
clrn => register[12][8].ACLR
clrn => register[12][9].ACLR
clrn => register[12][10].ACLR
clrn => register[12][11].ACLR
clrn => register[12][12].ACLR
clrn => register[12][13].ACLR
clrn => register[12][14].ACLR
clrn => register[12][15].ACLR
clrn => register[12][16].ACLR
clrn => register[12][17].ACLR
clrn => register[12][18].ACLR
clrn => register[12][19].ACLR
clrn => register[12][20].ACLR
clrn => register[12][21].ACLR
clrn => register[12][22].ACLR
clrn => register[12][23].ACLR
clrn => register[12][24].ACLR
clrn => register[12][25].ACLR
clrn => register[12][26].ACLR
clrn => register[12][27].ACLR
clrn => register[12][28].ACLR
clrn => register[12][29].ACLR
clrn => register[12][30].ACLR
clrn => register[12][31].ACLR
clrn => register[11][0].ACLR
clrn => register[11][1].ACLR
clrn => register[11][2].ACLR
clrn => register[11][3].ACLR
clrn => register[11][4].ACLR
clrn => register[11][5].ACLR
clrn => register[11][6].ACLR
clrn => register[11][7].ACLR
clrn => register[11][8].ACLR
clrn => register[11][9].ACLR
clrn => register[11][10].ACLR
clrn => register[11][11].ACLR
clrn => register[11][12].ACLR
clrn => register[11][13].ACLR
clrn => register[11][14].ACLR
clrn => register[11][15].ACLR
clrn => register[11][16].ACLR
clrn => register[11][17].ACLR
clrn => register[11][18].ACLR
clrn => register[11][19].ACLR
clrn => register[11][20].ACLR
clrn => register[11][21].ACLR
clrn => register[11][22].ACLR
clrn => register[11][23].ACLR
clrn => register[11][24].ACLR
clrn => register[11][25].ACLR
clrn => register[11][26].ACLR
clrn => register[11][27].ACLR
clrn => register[11][28].ACLR
clrn => register[11][29].ACLR
clrn => register[11][30].ACLR
clrn => register[11][31].ACLR
clrn => register[10][0].ACLR
clrn => register[10][1].ACLR
clrn => register[10][2].ACLR
clrn => register[10][3].ACLR
clrn => register[10][4].ACLR
clrn => register[10][5].ACLR
clrn => register[10][6].ACLR
clrn => register[10][7].ACLR
clrn => register[10][8].ACLR
clrn => register[10][9].ACLR
clrn => register[10][10].ACLR
clrn => register[10][11].ACLR
clrn => register[10][12].ACLR
clrn => register[10][13].ACLR
clrn => register[10][14].ACLR
clrn => register[10][15].ACLR
clrn => register[10][16].ACLR
clrn => register[10][17].ACLR
clrn => register[10][18].ACLR
clrn => register[10][19].ACLR
clrn => register[10][20].ACLR
clrn => register[10][21].ACLR
clrn => register[10][22].ACLR
clrn => register[10][23].ACLR
clrn => register[10][24].ACLR
clrn => register[10][25].ACLR
clrn => register[10][26].ACLR
clrn => register[10][27].ACLR
clrn => register[10][28].ACLR
clrn => register[10][29].ACLR
clrn => register[10][30].ACLR
clrn => register[10][31].ACLR
clrn => register[9][0].ACLR
clrn => register[9][1].ACLR
clrn => register[9][2].ACLR
clrn => register[9][3].ACLR
clrn => register[9][4].ACLR
clrn => register[9][5].ACLR
clrn => register[9][6].ACLR
clrn => register[9][7].ACLR
clrn => register[9][8].ACLR
clrn => register[9][9].ACLR
clrn => register[9][10].ACLR
clrn => register[9][11].ACLR
clrn => register[9][12].ACLR
clrn => register[9][13].ACLR
clrn => register[9][14].ACLR
clrn => register[9][15].ACLR
clrn => register[9][16].ACLR
clrn => register[9][17].ACLR
clrn => register[9][18].ACLR
clrn => register[9][19].ACLR
clrn => register[9][20].ACLR
clrn => register[9][21].ACLR
clrn => register[9][22].ACLR
clrn => register[9][23].ACLR
clrn => register[9][24].ACLR
clrn => register[9][25].ACLR
clrn => register[9][26].ACLR
clrn => register[9][27].ACLR
clrn => register[9][28].ACLR
clrn => register[9][29].ACLR
clrn => register[9][30].ACLR
clrn => register[9][31].ACLR
clrn => register[8][0].ACLR
clrn => register[8][1].ACLR
clrn => register[8][2].ACLR
clrn => register[8][3].ACLR
clrn => register[8][4].ACLR
clrn => register[8][5].ACLR
clrn => register[8][6].ACLR
clrn => register[8][7].ACLR
clrn => register[8][8].ACLR
clrn => register[8][9].ACLR
clrn => register[8][10].ACLR
clrn => register[8][11].ACLR
clrn => register[8][12].ACLR
clrn => register[8][13].ACLR
clrn => register[8][14].ACLR
clrn => register[8][15].ACLR
clrn => register[8][16].ACLR
clrn => register[8][17].ACLR
clrn => register[8][18].ACLR
clrn => register[8][19].ACLR
clrn => register[8][20].ACLR
clrn => register[8][21].ACLR
clrn => register[8][22].ACLR
clrn => register[8][23].ACLR
clrn => register[8][24].ACLR
clrn => register[8][25].ACLR
clrn => register[8][26].ACLR
clrn => register[8][27].ACLR
clrn => register[8][28].ACLR
clrn => register[8][29].ACLR
clrn => register[8][30].ACLR
clrn => register[8][31].ACLR
clrn => register[7][0].ACLR
clrn => register[7][1].ACLR
clrn => register[7][2].ACLR
clrn => register[7][3].ACLR
clrn => register[7][4].ACLR
clrn => register[7][5].ACLR
clrn => register[7][6].ACLR
clrn => register[7][7].ACLR
clrn => register[7][8].ACLR
clrn => register[7][9].ACLR
clrn => register[7][10].ACLR
clrn => register[7][11].ACLR
clrn => register[7][12].ACLR
clrn => register[7][13].ACLR
clrn => register[7][14].ACLR
clrn => register[7][15].ACLR
clrn => register[7][16].ACLR
clrn => register[7][17].ACLR
clrn => register[7][18].ACLR
clrn => register[7][19].ACLR
clrn => register[7][20].ACLR
clrn => register[7][21].ACLR
clrn => register[7][22].ACLR
clrn => register[7][23].ACLR
clrn => register[7][24].ACLR
clrn => register[7][25].ACLR
clrn => register[7][26].ACLR
clrn => register[7][27].ACLR
clrn => register[7][28].ACLR
clrn => register[7][29].ACLR
clrn => register[7][30].ACLR
clrn => register[7][31].ACLR
clrn => register[6][0].ACLR
clrn => register[6][1].ACLR
clrn => register[6][2].ACLR
clrn => register[6][3].ACLR
clrn => register[6][4].ACLR
clrn => register[6][5].ACLR
clrn => register[6][6].ACLR
clrn => register[6][7].ACLR
clrn => register[6][8].ACLR
clrn => register[6][9].ACLR
clrn => register[6][10].ACLR
clrn => register[6][11].ACLR
clrn => register[6][12].ACLR
clrn => register[6][13].ACLR
clrn => register[6][14].ACLR
clrn => register[6][15].ACLR
clrn => register[6][16].ACLR
clrn => register[6][17].ACLR
clrn => register[6][18].ACLR
clrn => register[6][19].ACLR
clrn => register[6][20].ACLR
clrn => register[6][21].ACLR
clrn => register[6][22].ACLR
clrn => register[6][23].ACLR
clrn => register[6][24].ACLR
clrn => register[6][25].ACLR
clrn => register[6][26].ACLR
clrn => register[6][27].ACLR
clrn => register[6][28].ACLR
clrn => register[6][29].ACLR
clrn => register[6][30].ACLR
clrn => register[6][31].ACLR
clrn => register[5][0].ACLR
clrn => register[5][1].ACLR
clrn => register[5][2].ACLR
clrn => register[5][3].ACLR
clrn => register[5][4].ACLR
clrn => register[5][5].ACLR
clrn => register[5][6].ACLR
clrn => register[5][7].ACLR
clrn => register[5][8].ACLR
clrn => register[5][9].ACLR
clrn => register[5][10].ACLR
clrn => register[5][11].ACLR
clrn => register[5][12].ACLR
clrn => register[5][13].ACLR
clrn => register[5][14].ACLR
clrn => register[5][15].ACLR
clrn => register[5][16].ACLR
clrn => register[5][17].ACLR
clrn => register[5][18].ACLR
clrn => register[5][19].ACLR
clrn => register[5][20].ACLR
clrn => register[5][21].ACLR
clrn => register[5][22].ACLR
clrn => register[5][23].ACLR
clrn => register[5][24].ACLR
clrn => register[5][25].ACLR
clrn => register[5][26].ACLR
clrn => register[5][27].ACLR
clrn => register[5][28].ACLR
clrn => register[5][29].ACLR
clrn => register[5][30].ACLR
clrn => register[5][31].ACLR
clrn => register[4][0].ACLR
clrn => register[4][1].ACLR
clrn => register[4][2].ACLR
clrn => register[4][3].ACLR
clrn => register[4][4].ACLR
clrn => register[4][5].ACLR
clrn => register[4][6].ACLR
clrn => register[4][7].ACLR
clrn => register[4][8].ACLR
clrn => register[4][9].ACLR
clrn => register[4][10].ACLR
clrn => register[4][11].ACLR
clrn => register[4][12].ACLR
clrn => register[4][13].ACLR
clrn => register[4][14].ACLR
clrn => register[4][15].ACLR
clrn => register[4][16].ACLR
clrn => register[4][17].ACLR
clrn => register[4][18].ACLR
clrn => register[4][19].ACLR
clrn => register[4][20].ACLR
clrn => register[4][21].ACLR
clrn => register[4][22].ACLR
clrn => register[4][23].ACLR
clrn => register[4][24].ACLR
clrn => register[4][25].ACLR
clrn => register[4][26].ACLR
clrn => register[4][27].ACLR
clrn => register[4][28].ACLR
clrn => register[4][29].ACLR
clrn => register[4][30].ACLR
clrn => register[4][31].ACLR
clrn => register[3][0].ACLR
clrn => register[3][1].ACLR
clrn => register[3][2].ACLR
clrn => register[3][3].ACLR
clrn => register[3][4].ACLR
clrn => register[3][5].ACLR
clrn => register[3][6].ACLR
clrn => register[3][7].ACLR
clrn => register[3][8].ACLR
clrn => register[3][9].ACLR
clrn => register[3][10].ACLR
clrn => register[3][11].ACLR
clrn => register[3][12].ACLR
clrn => register[3][13].ACLR
clrn => register[3][14].ACLR
clrn => register[3][15].ACLR
clrn => register[3][16].ACLR
clrn => register[3][17].ACLR
clrn => register[3][18].ACLR
clrn => register[3][19].ACLR
clrn => register[3][20].ACLR
clrn => register[3][21].ACLR
clrn => register[3][22].ACLR
clrn => register[3][23].ACLR
clrn => register[3][24].ACLR
clrn => register[3][25].ACLR
clrn => register[3][26].ACLR
clrn => register[3][27].ACLR
clrn => register[3][28].ACLR
clrn => register[3][29].ACLR
clrn => register[3][30].ACLR
clrn => register[3][31].ACLR
clrn => register[2][0].ACLR
clrn => register[2][1].ACLR
clrn => register[2][2].ACLR
clrn => register[2][3].ACLR
clrn => register[2][4].ACLR
clrn => register[2][5].ACLR
clrn => register[2][6].ACLR
clrn => register[2][7].ACLR
clrn => register[2][8].ACLR
clrn => register[2][9].ACLR
clrn => register[2][10].ACLR
clrn => register[2][11].ACLR
clrn => register[2][12].ACLR
clrn => register[2][13].ACLR
clrn => register[2][14].ACLR
clrn => register[2][15].ACLR
clrn => register[2][16].ACLR
clrn => register[2][17].ACLR
clrn => register[2][18].ACLR
clrn => register[2][19].ACLR
clrn => register[2][20].ACLR
clrn => register[2][21].ACLR
clrn => register[2][22].ACLR
clrn => register[2][23].ACLR
clrn => register[2][24].ACLR
clrn => register[2][25].ACLR
clrn => register[2][26].ACLR
clrn => register[2][27].ACLR
clrn => register[2][28].ACLR
clrn => register[2][29].ACLR
clrn => register[2][30].ACLR
clrn => register[2][31].ACLR
clrn => register[1][0].ACLR
clrn => register[1][1].ACLR
clrn => register[1][2].ACLR
clrn => register[1][3].ACLR
clrn => register[1][4].ACLR
clrn => register[1][5].ACLR
clrn => register[1][6].ACLR
clrn => register[1][7].ACLR
clrn => register[1][8].ACLR
clrn => register[1][9].ACLR
clrn => register[1][10].ACLR
clrn => register[1][11].ACLR
clrn => register[1][12].ACLR
clrn => register[1][13].ACLR
clrn => register[1][14].ACLR
clrn => register[1][15].ACLR
clrn => register[1][16].ACLR
clrn => register[1][17].ACLR
clrn => register[1][18].ACLR
clrn => register[1][19].ACLR
clrn => register[1][20].ACLR
clrn => register[1][21].ACLR
clrn => register[1][22].ACLR
clrn => register[1][23].ACLR
clrn => register[1][24].ACLR
clrn => register[1][25].ACLR
clrn => register[1][26].ACLR
clrn => register[1][27].ACLR
clrn => register[1][28].ACLR
clrn => register[1][29].ACLR
clrn => register[1][30].ACLR
clrn => register[1][31].ACLR
qa[0] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[1] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[2] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[3] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[4] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[5] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[6] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[7] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[8] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[9] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[10] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[11] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[12] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[13] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[14] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[15] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[16] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[17] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[18] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[19] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[20] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[21] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[22] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[23] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[24] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[25] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[26] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[27] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[28] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[29] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[30] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qa[31] <= qa.DB_MAX_OUTPUT_PORT_TYPE
qb[0] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[1] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[2] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[3] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[4] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[5] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[6] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[7] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[8] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[9] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[10] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[11] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[12] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[13] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[14] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[15] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[16] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[17] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[18] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[19] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[20] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[21] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[22] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[23] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[24] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[25] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[26] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[27] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[28] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[29] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[30] <= qb.DB_MAX_OUTPUT_PORT_TYPE
qb[31] <= qb.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_DEReg:DEReg
dwreg => ewreg~reg0.DATAIN
dm2reg => em2reg~reg0.DATAIN
dwmem => ewmem~reg0.DATAIN
daluc[0] => ealuc[0]~reg0.DATAIN
daluc[1] => ealuc[1]~reg0.DATAIN
daluc[2] => ealuc[2]~reg0.DATAIN
daluc[3] => ealuc[3]~reg0.DATAIN
daluimm => ealuimm~reg0.DATAIN
da[0] => ea[0]~reg0.DATAIN
da[1] => ea[1]~reg0.DATAIN
da[2] => ea[2]~reg0.DATAIN
da[3] => ea[3]~reg0.DATAIN
da[4] => ea[4]~reg0.DATAIN
da[5] => ea[5]~reg0.DATAIN
da[6] => ea[6]~reg0.DATAIN
da[7] => ea[7]~reg0.DATAIN
da[8] => ea[8]~reg0.DATAIN
da[9] => ea[9]~reg0.DATAIN
da[10] => ea[10]~reg0.DATAIN
da[11] => ea[11]~reg0.DATAIN
da[12] => ea[12]~reg0.DATAIN
da[13] => ea[13]~reg0.DATAIN
da[14] => ea[14]~reg0.DATAIN
da[15] => ea[15]~reg0.DATAIN
da[16] => ea[16]~reg0.DATAIN
da[17] => ea[17]~reg0.DATAIN
da[18] => ea[18]~reg0.DATAIN
da[19] => ea[19]~reg0.DATAIN
da[20] => ea[20]~reg0.DATAIN
da[21] => ea[21]~reg0.DATAIN
da[22] => ea[22]~reg0.DATAIN
da[23] => ea[23]~reg0.DATAIN
da[24] => ea[24]~reg0.DATAIN
da[25] => ea[25]~reg0.DATAIN
da[26] => ea[26]~reg0.DATAIN
da[27] => ea[27]~reg0.DATAIN
da[28] => ea[28]~reg0.DATAIN
da[29] => ea[29]~reg0.DATAIN
da[30] => ea[30]~reg0.DATAIN
da[31] => ea[31]~reg0.DATAIN
db[0] => eb[0]~reg0.DATAIN
db[1] => eb[1]~reg0.DATAIN
db[2] => eb[2]~reg0.DATAIN
db[3] => eb[3]~reg0.DATAIN
db[4] => eb[4]~reg0.DATAIN
db[5] => eb[5]~reg0.DATAIN
db[6] => eb[6]~reg0.DATAIN
db[7] => eb[7]~reg0.DATAIN
db[8] => eb[8]~reg0.DATAIN
db[9] => eb[9]~reg0.DATAIN
db[10] => eb[10]~reg0.DATAIN
db[11] => eb[11]~reg0.DATAIN
db[12] => eb[12]~reg0.DATAIN
db[13] => eb[13]~reg0.DATAIN
db[14] => eb[14]~reg0.DATAIN
db[15] => eb[15]~reg0.DATAIN
db[16] => eb[16]~reg0.DATAIN
db[17] => eb[17]~reg0.DATAIN
db[18] => eb[18]~reg0.DATAIN
db[19] => eb[19]~reg0.DATAIN
db[20] => eb[20]~reg0.DATAIN
db[21] => eb[21]~reg0.DATAIN
db[22] => eb[22]~reg0.DATAIN
db[23] => eb[23]~reg0.DATAIN
db[24] => eb[24]~reg0.DATAIN
db[25] => eb[25]~reg0.DATAIN
db[26] => eb[26]~reg0.DATAIN
db[27] => eb[27]~reg0.DATAIN
db[28] => eb[28]~reg0.DATAIN
db[29] => eb[29]~reg0.DATAIN
db[30] => eb[30]~reg0.DATAIN
db[31] => eb[31]~reg0.DATAIN
dimm[0] => eimm[0]~reg0.DATAIN
dimm[1] => eimm[1]~reg0.DATAIN
dimm[2] => eimm[2]~reg0.DATAIN
dimm[3] => eimm[3]~reg0.DATAIN
dimm[4] => eimm[4]~reg0.DATAIN
dimm[5] => eimm[5]~reg0.DATAIN
dimm[6] => eimm[6]~reg0.DATAIN
dimm[7] => eimm[7]~reg0.DATAIN
dimm[8] => eimm[8]~reg0.DATAIN
dimm[9] => eimm[9]~reg0.DATAIN
dimm[10] => eimm[10]~reg0.DATAIN
dimm[11] => eimm[11]~reg0.DATAIN
dimm[12] => eimm[12]~reg0.DATAIN
dimm[13] => eimm[13]~reg0.DATAIN
dimm[14] => eimm[14]~reg0.DATAIN
dimm[15] => eimm[15]~reg0.DATAIN
dimm[16] => eimm[16]~reg0.DATAIN
dimm[17] => eimm[17]~reg0.DATAIN
dimm[18] => eimm[18]~reg0.DATAIN
dimm[19] => eimm[19]~reg0.DATAIN
dimm[20] => eimm[20]~reg0.DATAIN
dimm[21] => eimm[21]~reg0.DATAIN
dimm[22] => eimm[22]~reg0.DATAIN
dimm[23] => eimm[23]~reg0.DATAIN
dimm[24] => eimm[24]~reg0.DATAIN
dimm[25] => eimm[25]~reg0.DATAIN
dimm[26] => eimm[26]~reg0.DATAIN
dimm[27] => eimm[27]~reg0.DATAIN
dimm[28] => eimm[28]~reg0.DATAIN
dimm[29] => eimm[29]~reg0.DATAIN
dimm[30] => eimm[30]~reg0.DATAIN
dimm[31] => eimm[31]~reg0.DATAIN
drn[0] => ern[0]~reg0.DATAIN
drn[1] => ern[1]~reg0.DATAIN
drn[2] => ern[2]~reg0.DATAIN
drn[3] => ern[3]~reg0.DATAIN
drn[4] => ern[4]~reg0.DATAIN
dshift => eshift~reg0.DATAIN
djal => ejal~reg0.DATAIN
dpc4[0] => epc4[0]~reg0.DATAIN
dpc4[1] => epc4[1]~reg0.DATAIN
dpc4[2] => epc4[2]~reg0.DATAIN
dpc4[3] => epc4[3]~reg0.DATAIN
dpc4[4] => epc4[4]~reg0.DATAIN
dpc4[5] => epc4[5]~reg0.DATAIN
dpc4[6] => epc4[6]~reg0.DATAIN
dpc4[7] => epc4[7]~reg0.DATAIN
dpc4[8] => epc4[8]~reg0.DATAIN
dpc4[9] => epc4[9]~reg0.DATAIN
dpc4[10] => epc4[10]~reg0.DATAIN
dpc4[11] => epc4[11]~reg0.DATAIN
dpc4[12] => epc4[12]~reg0.DATAIN
dpc4[13] => epc4[13]~reg0.DATAIN
dpc4[14] => epc4[14]~reg0.DATAIN
dpc4[15] => epc4[15]~reg0.DATAIN
dpc4[16] => epc4[16]~reg0.DATAIN
dpc4[17] => epc4[17]~reg0.DATAIN
dpc4[18] => epc4[18]~reg0.DATAIN
dpc4[19] => epc4[19]~reg0.DATAIN
dpc4[20] => epc4[20]~reg0.DATAIN
dpc4[21] => epc4[21]~reg0.DATAIN
dpc4[22] => epc4[22]~reg0.DATAIN
dpc4[23] => epc4[23]~reg0.DATAIN
dpc4[24] => epc4[24]~reg0.DATAIN
dpc4[25] => epc4[25]~reg0.DATAIN
dpc4[26] => epc4[26]~reg0.DATAIN
dpc4[27] => epc4[27]~reg0.DATAIN
dpc4[28] => epc4[28]~reg0.DATAIN
dpc4[29] => epc4[29]~reg0.DATAIN
dpc4[30] => epc4[30]~reg0.DATAIN
dpc4[31] => epc4[31]~reg0.DATAIN
clk => ejal~reg0.CLK
clk => eshift~reg0.CLK
clk => ealuimm~reg0.CLK
clk => ewmem~reg0.CLK
clk => em2reg~reg0.CLK
clk => ewreg~reg0.CLK
clk => ealuc[0]~reg0.CLK
clk => ealuc[1]~reg0.CLK
clk => ealuc[2]~reg0.CLK
clk => ealuc[3]~reg0.CLK
clk => ern[0]~reg0.CLK
clk => ern[1]~reg0.CLK
clk => ern[2]~reg0.CLK
clk => ern[3]~reg0.CLK
clk => ern[4]~reg0.CLK
clk => epc4[0]~reg0.CLK
clk => epc4[1]~reg0.CLK
clk => epc4[2]~reg0.CLK
clk => epc4[3]~reg0.CLK
clk => epc4[4]~reg0.CLK
clk => epc4[5]~reg0.CLK
clk => epc4[6]~reg0.CLK
clk => epc4[7]~reg0.CLK
clk => epc4[8]~reg0.CLK
clk => epc4[9]~reg0.CLK
clk => epc4[10]~reg0.CLK
clk => epc4[11]~reg0.CLK
clk => epc4[12]~reg0.CLK
clk => epc4[13]~reg0.CLK
clk => epc4[14]~reg0.CLK
clk => epc4[15]~reg0.CLK
clk => epc4[16]~reg0.CLK
clk => epc4[17]~reg0.CLK
clk => epc4[18]~reg0.CLK
clk => epc4[19]~reg0.CLK
clk => epc4[20]~reg0.CLK
clk => epc4[21]~reg0.CLK
clk => epc4[22]~reg0.CLK
clk => epc4[23]~reg0.CLK
clk => epc4[24]~reg0.CLK
clk => epc4[25]~reg0.CLK
clk => epc4[26]~reg0.CLK
clk => epc4[27]~reg0.CLK
clk => epc4[28]~reg0.CLK
clk => epc4[29]~reg0.CLK
clk => epc4[30]~reg0.CLK
clk => epc4[31]~reg0.CLK
clk => eimm[0]~reg0.CLK
clk => eimm[1]~reg0.CLK
clk => eimm[2]~reg0.CLK
clk => eimm[3]~reg0.CLK
clk => eimm[4]~reg0.CLK
clk => eimm[5]~reg0.CLK
clk => eimm[6]~reg0.CLK
clk => eimm[7]~reg0.CLK
clk => eimm[8]~reg0.CLK
clk => eimm[9]~reg0.CLK
clk => eimm[10]~reg0.CLK
clk => eimm[11]~reg0.CLK
clk => eimm[12]~reg0.CLK
clk => eimm[13]~reg0.CLK
clk => eimm[14]~reg0.CLK
clk => eimm[15]~reg0.CLK
clk => eimm[16]~reg0.CLK
clk => eimm[17]~reg0.CLK
clk => eimm[18]~reg0.CLK
clk => eimm[19]~reg0.CLK
clk => eimm[20]~reg0.CLK
clk => eimm[21]~reg0.CLK
clk => eimm[22]~reg0.CLK
clk => eimm[23]~reg0.CLK
clk => eimm[24]~reg0.CLK
clk => eimm[25]~reg0.CLK
clk => eimm[26]~reg0.CLK
clk => eimm[27]~reg0.CLK
clk => eimm[28]~reg0.CLK
clk => eimm[29]~reg0.CLK
clk => eimm[30]~reg0.CLK
clk => eimm[31]~reg0.CLK
clk => eb[0]~reg0.CLK
clk => eb[1]~reg0.CLK
clk => eb[2]~reg0.CLK
clk => eb[3]~reg0.CLK
clk => eb[4]~reg0.CLK
clk => eb[5]~reg0.CLK
clk => eb[6]~reg0.CLK
clk => eb[7]~reg0.CLK
clk => eb[8]~reg0.CLK
clk => eb[9]~reg0.CLK
clk => eb[10]~reg0.CLK
clk => eb[11]~reg0.CLK
clk => eb[12]~reg0.CLK
clk => eb[13]~reg0.CLK
clk => eb[14]~reg0.CLK
clk => eb[15]~reg0.CLK
clk => eb[16]~reg0.CLK
clk => eb[17]~reg0.CLK
clk => eb[18]~reg0.CLK
clk => eb[19]~reg0.CLK
clk => eb[20]~reg0.CLK
clk => eb[21]~reg0.CLK
clk => eb[22]~reg0.CLK
clk => eb[23]~reg0.CLK
clk => eb[24]~reg0.CLK
clk => eb[25]~reg0.CLK
clk => eb[26]~reg0.CLK
clk => eb[27]~reg0.CLK
clk => eb[28]~reg0.CLK
clk => eb[29]~reg0.CLK
clk => eb[30]~reg0.CLK
clk => eb[31]~reg0.CLK
clk => ea[0]~reg0.CLK
clk => ea[1]~reg0.CLK
clk => ea[2]~reg0.CLK
clk => ea[3]~reg0.CLK
clk => ea[4]~reg0.CLK
clk => ea[5]~reg0.CLK
clk => ea[6]~reg0.CLK
clk => ea[7]~reg0.CLK
clk => ea[8]~reg0.CLK
clk => ea[9]~reg0.CLK
clk => ea[10]~reg0.CLK
clk => ea[11]~reg0.CLK
clk => ea[12]~reg0.CLK
clk => ea[13]~reg0.CLK
clk => ea[14]~reg0.CLK
clk => ea[15]~reg0.CLK
clk => ea[16]~reg0.CLK
clk => ea[17]~reg0.CLK
clk => ea[18]~reg0.CLK
clk => ea[19]~reg0.CLK
clk => ea[20]~reg0.CLK
clk => ea[21]~reg0.CLK
clk => ea[22]~reg0.CLK
clk => ea[23]~reg0.CLK
clk => ea[24]~reg0.CLK
clk => ea[25]~reg0.CLK
clk => ea[26]~reg0.CLK
clk => ea[27]~reg0.CLK
clk => ea[28]~reg0.CLK
clk => ea[29]~reg0.CLK
clk => ea[30]~reg0.CLK
clk => ea[31]~reg0.CLK
clrn => ejal~reg0.ACLR
clrn => eshift~reg0.ACLR
clrn => ealuimm~reg0.ACLR
clrn => ewmem~reg0.ACLR
clrn => em2reg~reg0.ACLR
clrn => ewreg~reg0.ACLR
clrn => ealuc[0]~reg0.ACLR
clrn => ealuc[1]~reg0.ACLR
clrn => ealuc[2]~reg0.ACLR
clrn => ealuc[3]~reg0.ACLR
clrn => ern[0]~reg0.ACLR
clrn => ern[1]~reg0.ACLR
clrn => ern[2]~reg0.ACLR
clrn => ern[3]~reg0.ACLR
clrn => ern[4]~reg0.ACLR
clrn => epc4[0]~reg0.ACLR
clrn => epc4[1]~reg0.ACLR
clrn => epc4[2]~reg0.ACLR
clrn => epc4[3]~reg0.ACLR
clrn => epc4[4]~reg0.ACLR
clrn => epc4[5]~reg0.ACLR
clrn => epc4[6]~reg0.ACLR
clrn => epc4[7]~reg0.ACLR
clrn => epc4[8]~reg0.ACLR
clrn => epc4[9]~reg0.ACLR
clrn => epc4[10]~reg0.ACLR
clrn => epc4[11]~reg0.ACLR
clrn => epc4[12]~reg0.ACLR
clrn => epc4[13]~reg0.ACLR
clrn => epc4[14]~reg0.ACLR
clrn => epc4[15]~reg0.ACLR
clrn => epc4[16]~reg0.ACLR
clrn => epc4[17]~reg0.ACLR
clrn => epc4[18]~reg0.ACLR
clrn => epc4[19]~reg0.ACLR
clrn => epc4[20]~reg0.ACLR
clrn => epc4[21]~reg0.ACLR
clrn => epc4[22]~reg0.ACLR
clrn => epc4[23]~reg0.ACLR
clrn => epc4[24]~reg0.ACLR
clrn => epc4[25]~reg0.ACLR
clrn => epc4[26]~reg0.ACLR
clrn => epc4[27]~reg0.ACLR
clrn => epc4[28]~reg0.ACLR
clrn => epc4[29]~reg0.ACLR
clrn => epc4[30]~reg0.ACLR
clrn => epc4[31]~reg0.ACLR
clrn => eimm[0]~reg0.ACLR
clrn => eimm[1]~reg0.ACLR
clrn => eimm[2]~reg0.ACLR
clrn => eimm[3]~reg0.ACLR
clrn => eimm[4]~reg0.ACLR
clrn => eimm[5]~reg0.ACLR
clrn => eimm[6]~reg0.ACLR
clrn => eimm[7]~reg0.ACLR
clrn => eimm[8]~reg0.ACLR
clrn => eimm[9]~reg0.ACLR
clrn => eimm[10]~reg0.ACLR
clrn => eimm[11]~reg0.ACLR
clrn => eimm[12]~reg0.ACLR
clrn => eimm[13]~reg0.ACLR
clrn => eimm[14]~reg0.ACLR
clrn => eimm[15]~reg0.ACLR
clrn => eimm[16]~reg0.ACLR
clrn => eimm[17]~reg0.ACLR
clrn => eimm[18]~reg0.ACLR
clrn => eimm[19]~reg0.ACLR
clrn => eimm[20]~reg0.ACLR
clrn => eimm[21]~reg0.ACLR
clrn => eimm[22]~reg0.ACLR
clrn => eimm[23]~reg0.ACLR
clrn => eimm[24]~reg0.ACLR
clrn => eimm[25]~reg0.ACLR
clrn => eimm[26]~reg0.ACLR
clrn => eimm[27]~reg0.ACLR
clrn => eimm[28]~reg0.ACLR
clrn => eimm[29]~reg0.ACLR
clrn => eimm[30]~reg0.ACLR
clrn => eimm[31]~reg0.ACLR
clrn => eb[0]~reg0.ACLR
clrn => eb[1]~reg0.ACLR
clrn => eb[2]~reg0.ACLR
clrn => eb[3]~reg0.ACLR
clrn => eb[4]~reg0.ACLR
clrn => eb[5]~reg0.ACLR
clrn => eb[6]~reg0.ACLR
clrn => eb[7]~reg0.ACLR
clrn => eb[8]~reg0.ACLR
clrn => eb[9]~reg0.ACLR
clrn => eb[10]~reg0.ACLR
clrn => eb[11]~reg0.ACLR
clrn => eb[12]~reg0.ACLR
clrn => eb[13]~reg0.ACLR
clrn => eb[14]~reg0.ACLR
clrn => eb[15]~reg0.ACLR
clrn => eb[16]~reg0.ACLR
clrn => eb[17]~reg0.ACLR
clrn => eb[18]~reg0.ACLR
clrn => eb[19]~reg0.ACLR
clrn => eb[20]~reg0.ACLR
clrn => eb[21]~reg0.ACLR
clrn => eb[22]~reg0.ACLR
clrn => eb[23]~reg0.ACLR
clrn => eb[24]~reg0.ACLR
clrn => eb[25]~reg0.ACLR
clrn => eb[26]~reg0.ACLR
clrn => eb[27]~reg0.ACLR
clrn => eb[28]~reg0.ACLR
clrn => eb[29]~reg0.ACLR
clrn => eb[30]~reg0.ACLR
clrn => eb[31]~reg0.ACLR
clrn => ea[0]~reg0.ACLR
clrn => ea[1]~reg0.ACLR
clrn => ea[2]~reg0.ACLR
clrn => ea[3]~reg0.ACLR
clrn => ea[4]~reg0.ACLR
clrn => ea[5]~reg0.ACLR
clrn => ea[6]~reg0.ACLR
clrn => ea[7]~reg0.ACLR
clrn => ea[8]~reg0.ACLR
clrn => ea[9]~reg0.ACLR
clrn => ea[10]~reg0.ACLR
clrn => ea[11]~reg0.ACLR
clrn => ea[12]~reg0.ACLR
clrn => ea[13]~reg0.ACLR
clrn => ea[14]~reg0.ACLR
clrn => ea[15]~reg0.ACLR
clrn => ea[16]~reg0.ACLR
clrn => ea[17]~reg0.ACLR
clrn => ea[18]~reg0.ACLR
clrn => ea[19]~reg0.ACLR
clrn => ea[20]~reg0.ACLR
clrn => ea[21]~reg0.ACLR
clrn => ea[22]~reg0.ACLR
clrn => ea[23]~reg0.ACLR
clrn => ea[24]~reg0.ACLR
clrn => ea[25]~reg0.ACLR
clrn => ea[26]~reg0.ACLR
clrn => ea[27]~reg0.ACLR
clrn => ea[28]~reg0.ACLR
clrn => ea[29]~reg0.ACLR
clrn => ea[30]~reg0.ACLR
clrn => ea[31]~reg0.ACLR
ewreg <= ewreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
em2reg <= em2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
ewmem <= ewmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[0] <= ealuc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[1] <= ealuc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[2] <= ealuc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuc[3] <= ealuc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ealuimm <= ealuimm~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[0] <= ea[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[1] <= ea[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[2] <= ea[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[3] <= ea[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[4] <= ea[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[5] <= ea[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[6] <= ea[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[7] <= ea[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[8] <= ea[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[9] <= ea[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[10] <= ea[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[11] <= ea[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[12] <= ea[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[13] <= ea[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[14] <= ea[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[15] <= ea[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[16] <= ea[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[17] <= ea[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[18] <= ea[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[19] <= ea[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[20] <= ea[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[21] <= ea[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[22] <= ea[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[23] <= ea[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[24] <= ea[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[25] <= ea[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[26] <= ea[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[27] <= ea[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[28] <= ea[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[29] <= ea[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[30] <= ea[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ea[31] <= ea[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[0] <= eb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[1] <= eb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[2] <= eb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[3] <= eb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[4] <= eb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[5] <= eb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[6] <= eb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[7] <= eb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[8] <= eb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[9] <= eb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[10] <= eb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[11] <= eb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[12] <= eb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[13] <= eb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[14] <= eb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[15] <= eb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[16] <= eb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[17] <= eb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[18] <= eb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[19] <= eb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[20] <= eb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[21] <= eb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[22] <= eb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[23] <= eb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[24] <= eb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[25] <= eb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[26] <= eb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[27] <= eb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[28] <= eb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[29] <= eb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[30] <= eb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eb[31] <= eb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[0] <= eimm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[1] <= eimm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[2] <= eimm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[3] <= eimm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[4] <= eimm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[5] <= eimm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[6] <= eimm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[7] <= eimm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[8] <= eimm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[9] <= eimm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[10] <= eimm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[11] <= eimm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[12] <= eimm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[13] <= eimm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[14] <= eimm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[15] <= eimm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[16] <= eimm[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[17] <= eimm[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[18] <= eimm[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[19] <= eimm[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[20] <= eimm[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[21] <= eimm[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[22] <= eimm[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[23] <= eimm[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[24] <= eimm[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[25] <= eimm[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[26] <= eimm[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[27] <= eimm[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[28] <= eimm[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[29] <= eimm[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[30] <= eimm[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eimm[31] <= eimm[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[0] <= ern[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[1] <= ern[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[2] <= ern[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[3] <= ern[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ern[4] <= ern[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
eshift <= eshift~reg0.DB_MAX_OUTPUT_PORT_TYPE
ejal <= ejal~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[0] <= epc4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[1] <= epc4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[2] <= epc4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[3] <= epc4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[4] <= epc4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[5] <= epc4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[6] <= epc4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[7] <= epc4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[8] <= epc4[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[9] <= epc4[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[10] <= epc4[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[11] <= epc4[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[12] <= epc4[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[13] <= epc4[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[14] <= epc4[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[15] <= epc4[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[16] <= epc4[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[17] <= epc4[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[18] <= epc4[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[19] <= epc4[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[20] <= epc4[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[21] <= epc4[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[22] <= epc4[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[23] <= epc4[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[24] <= epc4[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[25] <= epc4[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[26] <= epc4[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[27] <= epc4[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[28] <= epc4[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[29] <= epc4[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[30] <= epc4[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
epc4[31] <= epc4[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE
ealuc[0] => ealuc[0].IN1
ealuc[1] => ealuc[1].IN1
ealuc[2] => ealuc[2].IN1
ealuc[3] => ealuc[3].IN1
ealuimm => Decoder1.IN0
ea[0] => alua.DATAA
ea[1] => alua.DATAA
ea[2] => alua.DATAA
ea[3] => alua.DATAA
ea[4] => alua.DATAA
ea[5] => alua.DATAA
ea[6] => alua.DATAA
ea[7] => alua.DATAA
ea[8] => alua.DATAA
ea[9] => alua.DATAA
ea[10] => alua.DATAA
ea[11] => alua.DATAA
ea[12] => alua.DATAA
ea[13] => alua.DATAA
ea[14] => alua.DATAA
ea[15] => alua.DATAA
ea[16] => alua.DATAA
ea[17] => alua.DATAA
ea[18] => alua.DATAA
ea[19] => alua.DATAA
ea[20] => alua.DATAA
ea[21] => alua.DATAA
ea[22] => alua.DATAA
ea[23] => alua.DATAA
ea[24] => alua.DATAA
ea[25] => alua.DATAA
ea[26] => alua.DATAA
ea[27] => alua.DATAA
ea[28] => alua.DATAA
ea[29] => alua.DATAA
ea[30] => alua.DATAA
ea[31] => alua.DATAA
eb[0] => alub.DATAA
eb[1] => alub.DATAA
eb[2] => alub.DATAA
eb[3] => alub.DATAA
eb[4] => alub.DATAA
eb[5] => alub.DATAA
eb[6] => alub.DATAA
eb[7] => alub.DATAA
eb[8] => alub.DATAA
eb[9] => alub.DATAA
eb[10] => alub.DATAA
eb[11] => alub.DATAA
eb[12] => alub.DATAA
eb[13] => alub.DATAA
eb[14] => alub.DATAA
eb[15] => alub.DATAA
eb[16] => alub.DATAA
eb[17] => alub.DATAA
eb[18] => alub.DATAA
eb[19] => alub.DATAA
eb[20] => alub.DATAA
eb[21] => alub.DATAA
eb[22] => alub.DATAA
eb[23] => alub.DATAA
eb[24] => alub.DATAA
eb[25] => alub.DATAA
eb[26] => alub.DATAA
eb[27] => alub.DATAA
eb[28] => alub.DATAA
eb[29] => alub.DATAA
eb[30] => alub.DATAA
eb[31] => alub.DATAA
eimm[0] => alua.DATAB
eimm[0] => alub.DATAB
eimm[1] => alua.DATAB
eimm[1] => alub.DATAB
eimm[2] => alua.DATAB
eimm[2] => alub.DATAB
eimm[3] => alua.DATAB
eimm[3] => alub.DATAB
eimm[4] => alua.DATAB
eimm[4] => alub.DATAB
eimm[5] => alua.DATAB
eimm[5] => alub.DATAB
eimm[6] => alua.DATAB
eimm[6] => alub.DATAB
eimm[7] => alua.DATAB
eimm[7] => alub.DATAB
eimm[8] => alua.DATAB
eimm[8] => alub.DATAB
eimm[9] => alua.DATAB
eimm[9] => alub.DATAB
eimm[10] => alua.DATAB
eimm[10] => alub.DATAB
eimm[11] => alua.DATAB
eimm[11] => alub.DATAB
eimm[12] => alua.DATAB
eimm[12] => alub.DATAB
eimm[13] => alua.DATAB
eimm[13] => alub.DATAB
eimm[14] => alua.DATAB
eimm[14] => alub.DATAB
eimm[15] => alua.DATAB
eimm[15] => alub.DATAB
eimm[16] => alua.DATAB
eimm[16] => alub.DATAB
eimm[17] => alua.DATAB
eimm[17] => alub.DATAB
eimm[18] => alua.DATAB
eimm[18] => alub.DATAB
eimm[19] => alua.DATAB
eimm[19] => alub.DATAB
eimm[20] => alua.DATAB
eimm[20] => alub.DATAB
eimm[21] => alua.DATAB
eimm[21] => alub.DATAB
eimm[22] => alua.DATAB
eimm[22] => alub.DATAB
eimm[23] => alua.DATAB
eimm[23] => alub.DATAB
eimm[24] => alua.DATAB
eimm[24] => alub.DATAB
eimm[25] => alua.DATAB
eimm[25] => alub.DATAB
eimm[26] => alua.DATAB
eimm[26] => alub.DATAB
eimm[27] => alua.DATAB
eimm[27] => alub.DATAB
eimm[28] => alua.DATAB
eimm[28] => alub.DATAB
eimm[29] => alua.DATAB
eimm[29] => alub.DATAB
eimm[30] => alua.DATAB
eimm[30] => alub.DATAB
eimm[31] => alua.DATAB
eimm[31] => alub.DATAB
eshift => Decoder0.IN0
ern0[0] => ern.IN0
ern0[1] => ern.IN0
ern0[2] => ern.IN0
ern0[3] => ern.IN0
ern0[4] => ern.IN0
epc4[0] => ealu.DATAB
epc4[1] => ealu.DATAB
epc4[2] => Add0.IN60
epc4[3] => Add0.IN59
epc4[4] => Add0.IN58
epc4[5] => Add0.IN57
epc4[6] => Add0.IN56
epc4[7] => Add0.IN55
epc4[8] => Add0.IN54
epc4[9] => Add0.IN53
epc4[10] => Add0.IN52
epc4[11] => Add0.IN51
epc4[12] => Add0.IN50
epc4[13] => Add0.IN49
epc4[14] => Add0.IN48
epc4[15] => Add0.IN47
epc4[16] => Add0.IN46
epc4[17] => Add0.IN45
epc4[18] => Add0.IN44
epc4[19] => Add0.IN43
epc4[20] => Add0.IN42
epc4[21] => Add0.IN41
epc4[22] => Add0.IN40
epc4[23] => Add0.IN39
epc4[24] => Add0.IN38
epc4[25] => Add0.IN37
epc4[26] => Add0.IN36
epc4[27] => Add0.IN35
epc4[28] => Add0.IN34
epc4[29] => Add0.IN33
epc4[30] => Add0.IN32
epc4[31] => Add0.IN31
ejal => Decoder2.IN0
ejal => ern.IN1
ejal => ern.IN1
ejal => ern.IN1
ejal => ern.IN1
ejal => ern.IN1
ern[0] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[1] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[2] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[3] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ern[4] <= ern.DB_MAX_OUTPUT_PORT_TYPE
ealu[0] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[1] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[2] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[3] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[4] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[5] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[6] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[7] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[8] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[9] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[10] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[11] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[12] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[13] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[14] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[15] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[16] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[17] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[18] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[19] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[20] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[21] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[22] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[23] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[24] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[25] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[26] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[27] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[28] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[29] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[30] <= ealu.DB_MAX_OUTPUT_PORT_TYPE
ealu[31] <= ealu.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_EXE:EXE|ldw_ALU:ALU
a[0] => Add0.IN32
a[0] => Add1.IN64
a[0] => r.IN0
a[0] => r.IN0
a[0] => r.IN0
a[0] => ShiftLeft0.IN5
a[0] => ShiftRight0.IN5
a[0] => ShiftRight1.IN4
a[1] => Add0.IN31
a[1] => Add1.IN63
a[1] => r.IN0
a[1] => r.IN0
a[1] => r.IN0
a[1] => ShiftLeft0.IN4
a[1] => ShiftRight0.IN4
a[1] => ShiftRight1.IN3
a[2] => Add0.IN30
a[2] => Add1.IN62
a[2] => r.IN0
a[2] => r.IN0
a[2] => r.IN0
a[2] => ShiftLeft0.IN3
a[2] => ShiftRight0.IN3
a[2] => ShiftRight1.IN2
a[3] => Add0.IN29
a[3] => Add1.IN61
a[3] => r.IN0
a[3] => r.IN0
a[3] => r.IN0
a[3] => ShiftLeft0.IN2
a[3] => ShiftRight0.IN2
a[3] => ShiftRight1.IN1
a[4] => Add0.IN28
a[4] => Add1.IN60
a[4] => r.IN0
a[4] => r.IN0
a[4] => r.IN0
a[4] => ShiftLeft0.IN1
a[4] => ShiftRight0.IN1
a[4] => ShiftRight1.IN0
a[5] => Add0.IN27
a[5] => Add1.IN59
a[5] => r.IN0
a[5] => r.IN0
a[5] => r.IN0
a[6] => Add0.IN26
a[6] => Add1.IN58
a[6] => r.IN0
a[6] => r.IN0
a[6] => r.IN0
a[7] => Add0.IN25
a[7] => Add1.IN57
a[7] => r.IN0
a[7] => r.IN0
a[7] => r.IN0
a[8] => Add0.IN24
a[8] => Add1.IN56
a[8] => r.IN0
a[8] => r.IN0
a[8] => r.IN0
a[9] => Add0.IN23
a[9] => Add1.IN55
a[9] => r.IN0
a[9] => r.IN0
a[9] => r.IN0
a[10] => Add0.IN22
a[10] => Add1.IN54
a[10] => r.IN0
a[10] => r.IN0
a[10] => r.IN0
a[11] => Add0.IN21
a[11] => Add1.IN53
a[11] => r.IN0
a[11] => r.IN0
a[11] => r.IN0
a[12] => Add0.IN20
a[12] => Add1.IN52
a[12] => r.IN0
a[12] => r.IN0
a[12] => r.IN0
a[13] => Add0.IN19
a[13] => Add1.IN51
a[13] => r.IN0
a[13] => r.IN0
a[13] => r.IN0
a[14] => Add0.IN18
a[14] => Add1.IN50
a[14] => r.IN0
a[14] => r.IN0
a[14] => r.IN0
a[15] => Add0.IN17
a[15] => Add1.IN49
a[15] => r.IN0
a[15] => r.IN0
a[15] => r.IN0
a[16] => Add0.IN16
a[16] => Add1.IN48
a[16] => r.IN0
a[16] => r.IN0
a[16] => r.IN0
a[17] => Add0.IN15
a[17] => Add1.IN47
a[17] => r.IN0
a[17] => r.IN0
a[17] => r.IN0
a[18] => Add0.IN14
a[18] => Add1.IN46
a[18] => r.IN0
a[18] => r.IN0
a[18] => r.IN0
a[19] => Add0.IN13
a[19] => Add1.IN45
a[19] => r.IN0
a[19] => r.IN0
a[19] => r.IN0
a[20] => Add0.IN12
a[20] => Add1.IN44
a[20] => r.IN0
a[20] => r.IN0
a[20] => r.IN0
a[21] => Add0.IN11
a[21] => Add1.IN43
a[21] => r.IN0
a[21] => r.IN0
a[21] => r.IN0
a[22] => Add0.IN10
a[22] => Add1.IN42
a[22] => r.IN0
a[22] => r.IN0
a[22] => r.IN0
a[23] => Add0.IN9
a[23] => Add1.IN41
a[23] => r.IN0
a[23] => r.IN0
a[23] => r.IN0
a[24] => Add0.IN8
a[24] => Add1.IN40
a[24] => r.IN0
a[24] => r.IN0
a[24] => r.IN0
a[25] => Add0.IN7
a[25] => Add1.IN39
a[25] => r.IN0
a[25] => r.IN0
a[25] => r.IN0
a[26] => Add0.IN6
a[26] => Add1.IN38
a[26] => r.IN0
a[26] => r.IN0
a[26] => r.IN0
a[27] => Add0.IN5
a[27] => Add1.IN37
a[27] => r.IN0
a[27] => r.IN0
a[27] => r.IN0
a[28] => Add0.IN4
a[28] => Add1.IN36
a[28] => r.IN0
a[28] => r.IN0
a[28] => r.IN0
a[29] => Add0.IN3
a[29] => Add1.IN35
a[29] => r.IN0
a[29] => r.IN0
a[29] => r.IN0
a[30] => Add0.IN2
a[30] => Add1.IN34
a[30] => r.IN0
a[30] => r.IN0
a[30] => r.IN0
a[31] => Add0.IN1
a[31] => Add1.IN33
a[31] => r.IN0
a[31] => r.IN0
a[31] => r.IN0
b[0] => Add0.IN64
b[0] => r.IN1
b[0] => r.IN1
b[0] => r.IN1
b[0] => ShiftLeft0.IN37
b[0] => ShiftRight0.IN37
b[0] => ShiftRight1.IN37
b[0] => Mux15.IN14
b[0] => Mux15.IN15
b[0] => Add1.IN32
b[1] => Add0.IN63
b[1] => r.IN1
b[1] => r.IN1
b[1] => r.IN1
b[1] => ShiftLeft0.IN36
b[1] => ShiftRight0.IN36
b[1] => ShiftRight1.IN36
b[1] => Mux14.IN14
b[1] => Mux14.IN15
b[1] => Add1.IN31
b[2] => Add0.IN62
b[2] => r.IN1
b[2] => r.IN1
b[2] => r.IN1
b[2] => ShiftLeft0.IN35
b[2] => ShiftRight0.IN35
b[2] => ShiftRight1.IN35
b[2] => Mux13.IN14
b[2] => Mux13.IN15
b[2] => Add1.IN30
b[3] => Add0.IN61
b[3] => r.IN1
b[3] => r.IN1
b[3] => r.IN1
b[3] => ShiftLeft0.IN34
b[3] => ShiftRight0.IN34
b[3] => ShiftRight1.IN34
b[3] => Mux12.IN14
b[3] => Mux12.IN15
b[3] => Add1.IN29
b[4] => Add0.IN60
b[4] => r.IN1
b[4] => r.IN1
b[4] => r.IN1
b[4] => ShiftLeft0.IN33
b[4] => ShiftRight0.IN33
b[4] => ShiftRight1.IN33
b[4] => Mux11.IN14
b[4] => Mux11.IN15
b[4] => Add1.IN28
b[5] => Add0.IN59
b[5] => r.IN1
b[5] => r.IN1
b[5] => r.IN1
b[5] => ShiftLeft0.IN32
b[5] => ShiftRight0.IN32
b[5] => ShiftRight1.IN32
b[5] => Mux10.IN14
b[5] => Mux10.IN15
b[5] => Add1.IN27
b[6] => Add0.IN58
b[6] => r.IN1
b[6] => r.IN1
b[6] => r.IN1
b[6] => ShiftLeft0.IN31
b[6] => ShiftRight0.IN31
b[6] => ShiftRight1.IN31
b[6] => Mux9.IN14
b[6] => Mux9.IN15
b[6] => Add1.IN26
b[7] => Add0.IN57
b[7] => r.IN1
b[7] => r.IN1
b[7] => r.IN1
b[7] => ShiftLeft0.IN30
b[7] => ShiftRight0.IN30
b[7] => ShiftRight1.IN30
b[7] => Mux8.IN14
b[7] => Mux8.IN15
b[7] => Add1.IN25
b[8] => Add0.IN56
b[8] => r.IN1
b[8] => r.IN1
b[8] => r.IN1
b[8] => ShiftLeft0.IN29
b[8] => ShiftRight0.IN29
b[8] => ShiftRight1.IN29
b[8] => Mux7.IN14
b[8] => Mux7.IN15
b[8] => Add1.IN24
b[9] => Add0.IN55
b[9] => r.IN1
b[9] => r.IN1
b[9] => r.IN1
b[9] => ShiftLeft0.IN28
b[9] => ShiftRight0.IN28
b[9] => ShiftRight1.IN28
b[9] => Mux6.IN14
b[9] => Mux6.IN15
b[9] => Add1.IN23
b[10] => Add0.IN54
b[10] => r.IN1
b[10] => r.IN1
b[10] => r.IN1
b[10] => ShiftLeft0.IN27
b[10] => ShiftRight0.IN27
b[10] => ShiftRight1.IN27
b[10] => Mux5.IN14
b[10] => Mux5.IN15
b[10] => Add1.IN22
b[11] => Add0.IN53
b[11] => r.IN1
b[11] => r.IN1
b[11] => r.IN1
b[11] => ShiftLeft0.IN26
b[11] => ShiftRight0.IN26
b[11] => ShiftRight1.IN26
b[11] => Mux4.IN14
b[11] => Mux4.IN15
b[11] => Add1.IN21
b[12] => Add0.IN52
b[12] => r.IN1
b[12] => r.IN1
b[12] => r.IN1
b[12] => ShiftLeft0.IN25
b[12] => ShiftRight0.IN25
b[12] => ShiftRight1.IN25
b[12] => Mux3.IN14
b[12] => Mux3.IN15
b[12] => Add1.IN20
b[13] => Add0.IN51
b[13] => r.IN1
b[13] => r.IN1
b[13] => r.IN1
b[13] => ShiftLeft0.IN24
b[13] => ShiftRight0.IN24
b[13] => ShiftRight1.IN24
b[13] => Mux2.IN14
b[13] => Mux2.IN15
b[13] => Add1.IN19
b[14] => Add0.IN50
b[14] => r.IN1
b[14] => r.IN1
b[14] => r.IN1
b[14] => ShiftLeft0.IN23
b[14] => ShiftRight0.IN23
b[14] => ShiftRight1.IN23
b[14] => Mux1.IN14
b[14] => Mux1.IN15
b[14] => Add1.IN18
b[15] => Add0.IN49
b[15] => r.IN1
b[15] => r.IN1
b[15] => r.IN1
b[15] => ShiftLeft0.IN22
b[15] => ShiftRight0.IN22
b[15] => ShiftRight1.IN22
b[15] => Mux0.IN14
b[15] => Mux0.IN15
b[15] => Add1.IN17
b[16] => Add0.IN48
b[16] => r.IN1
b[16] => r.IN1
b[16] => r.IN1
b[16] => ShiftLeft0.IN21
b[16] => ShiftRight0.IN21
b[16] => ShiftRight1.IN21
b[16] => Add1.IN16
b[17] => Add0.IN47
b[17] => r.IN1
b[17] => r.IN1
b[17] => r.IN1
b[17] => ShiftLeft0.IN20
b[17] => ShiftRight0.IN20
b[17] => ShiftRight1.IN20
b[17] => Add1.IN15
b[18] => Add0.IN46
b[18] => r.IN1
b[18] => r.IN1
b[18] => r.IN1
b[18] => ShiftLeft0.IN19
b[18] => ShiftRight0.IN19
b[18] => ShiftRight1.IN19
b[18] => Add1.IN14
b[19] => Add0.IN45
b[19] => r.IN1
b[19] => r.IN1
b[19] => r.IN1
b[19] => ShiftLeft0.IN18
b[19] => ShiftRight0.IN18
b[19] => ShiftRight1.IN18
b[19] => Add1.IN13
b[20] => Add0.IN44
b[20] => r.IN1
b[20] => r.IN1
b[20] => r.IN1
b[20] => ShiftLeft0.IN17
b[20] => ShiftRight0.IN17
b[20] => ShiftRight1.IN17
b[20] => Add1.IN12
b[21] => Add0.IN43
b[21] => r.IN1
b[21] => r.IN1
b[21] => r.IN1
b[21] => ShiftLeft0.IN16
b[21] => ShiftRight0.IN16
b[21] => ShiftRight1.IN16
b[21] => Add1.IN11
b[22] => Add0.IN42
b[22] => r.IN1
b[22] => r.IN1
b[22] => r.IN1
b[22] => ShiftLeft0.IN15
b[22] => ShiftRight0.IN15
b[22] => ShiftRight1.IN15
b[22] => Add1.IN10
b[23] => Add0.IN41
b[23] => r.IN1
b[23] => r.IN1
b[23] => r.IN1
b[23] => ShiftLeft0.IN14
b[23] => ShiftRight0.IN14
b[23] => ShiftRight1.IN14
b[23] => Add1.IN9
b[24] => Add0.IN40
b[24] => r.IN1
b[24] => r.IN1
b[24] => r.IN1
b[24] => ShiftLeft0.IN13
b[24] => ShiftRight0.IN13
b[24] => ShiftRight1.IN13
b[24] => Add1.IN8
b[25] => Add0.IN39
b[25] => r.IN1
b[25] => r.IN1
b[25] => r.IN1
b[25] => ShiftLeft0.IN12
b[25] => ShiftRight0.IN12
b[25] => ShiftRight1.IN12
b[25] => Add1.IN7
b[26] => Add0.IN38
b[26] => r.IN1
b[26] => r.IN1
b[26] => r.IN1
b[26] => ShiftLeft0.IN11
b[26] => ShiftRight0.IN11
b[26] => ShiftRight1.IN11
b[26] => Add1.IN6
b[27] => Add0.IN37
b[27] => r.IN1
b[27] => r.IN1
b[27] => r.IN1
b[27] => ShiftLeft0.IN10
b[27] => ShiftRight0.IN10
b[27] => ShiftRight1.IN10
b[27] => Add1.IN5
b[28] => Add0.IN36
b[28] => r.IN1
b[28] => r.IN1
b[28] => r.IN1
b[28] => ShiftLeft0.IN9
b[28] => ShiftRight0.IN9
b[28] => ShiftRight1.IN9
b[28] => Add1.IN4
b[29] => Add0.IN35
b[29] => r.IN1
b[29] => r.IN1
b[29] => r.IN1
b[29] => ShiftLeft0.IN8
b[29] => ShiftRight0.IN8
b[29] => ShiftRight1.IN8
b[29] => Add1.IN3
b[30] => Add0.IN34
b[30] => r.IN1
b[30] => r.IN1
b[30] => r.IN1
b[30] => ShiftLeft0.IN7
b[30] => ShiftRight0.IN7
b[30] => ShiftRight1.IN7
b[30] => Add1.IN2
b[31] => Add0.IN33
b[31] => r.IN1
b[31] => r.IN1
b[31] => r.IN1
b[31] => ShiftLeft0.IN6
b[31] => ShiftRight0.IN6
b[31] => ShiftRight1.IN5
b[31] => ShiftRight1.IN6
b[31] => Add1.IN1
op[0] => Mux0.IN19
op[0] => Mux1.IN19
op[0] => Mux2.IN19
op[0] => Mux3.IN19
op[0] => Mux4.IN19
op[0] => Mux5.IN19
op[0] => Mux6.IN19
op[0] => Mux7.IN19
op[0] => Mux8.IN19
op[0] => Mux9.IN19
op[0] => Mux10.IN19
op[0] => Mux11.IN19
op[0] => Mux12.IN19
op[0] => Mux13.IN19
op[0] => Mux14.IN19
op[0] => Mux15.IN19
op[0] => Mux16.IN19
op[0] => Mux17.IN19
op[0] => Mux18.IN19
op[0] => Mux19.IN19
op[0] => Mux20.IN19
op[0] => Mux21.IN19
op[0] => Mux22.IN19
op[0] => Mux23.IN19
op[0] => Mux24.IN19
op[0] => Mux25.IN19
op[0] => Mux26.IN19
op[0] => Mux27.IN19
op[0] => Mux28.IN19
op[0] => Mux29.IN19
op[0] => Mux30.IN19
op[0] => Mux31.IN19
op[1] => Mux0.IN18
op[1] => Mux1.IN18
op[1] => Mux2.IN18
op[1] => Mux3.IN18
op[1] => Mux4.IN18
op[1] => Mux5.IN18
op[1] => Mux6.IN18
op[1] => Mux7.IN18
op[1] => Mux8.IN18
op[1] => Mux9.IN18
op[1] => Mux10.IN18
op[1] => Mux11.IN18
op[1] => Mux12.IN18
op[1] => Mux13.IN18
op[1] => Mux14.IN18
op[1] => Mux15.IN18
op[1] => Mux16.IN18
op[1] => Mux17.IN18
op[1] => Mux18.IN18
op[1] => Mux19.IN18
op[1] => Mux20.IN18
op[1] => Mux21.IN18
op[1] => Mux22.IN18
op[1] => Mux23.IN18
op[1] => Mux24.IN18
op[1] => Mux25.IN18
op[1] => Mux26.IN18
op[1] => Mux27.IN18
op[1] => Mux28.IN18
op[1] => Mux29.IN18
op[1] => Mux30.IN18
op[1] => Mux31.IN18
op[2] => Mux0.IN17
op[2] => Mux1.IN17
op[2] => Mux2.IN17
op[2] => Mux3.IN17
op[2] => Mux4.IN17
op[2] => Mux5.IN17
op[2] => Mux6.IN17
op[2] => Mux7.IN17
op[2] => Mux8.IN17
op[2] => Mux9.IN17
op[2] => Mux10.IN17
op[2] => Mux11.IN17
op[2] => Mux12.IN17
op[2] => Mux13.IN17
op[2] => Mux14.IN17
op[2] => Mux15.IN17
op[2] => Mux16.IN17
op[2] => Mux17.IN17
op[2] => Mux18.IN17
op[2] => Mux19.IN17
op[2] => Mux20.IN17
op[2] => Mux21.IN17
op[2] => Mux22.IN17
op[2] => Mux23.IN17
op[2] => Mux24.IN17
op[2] => Mux25.IN17
op[2] => Mux26.IN17
op[2] => Mux27.IN17
op[2] => Mux28.IN17
op[2] => Mux29.IN17
op[2] => Mux30.IN17
op[2] => Mux31.IN17
op[3] => Mux0.IN16
op[3] => Mux1.IN16
op[3] => Mux2.IN16
op[3] => Mux3.IN16
op[3] => Mux4.IN16
op[3] => Mux5.IN16
op[3] => Mux6.IN16
op[3] => Mux7.IN16
op[3] => Mux8.IN16
op[3] => Mux9.IN16
op[3] => Mux10.IN16
op[3] => Mux11.IN16
op[3] => Mux12.IN16
op[3] => Mux13.IN16
op[3] => Mux14.IN16
op[3] => Mux15.IN16
op[3] => Mux16.IN16
op[3] => Mux17.IN16
op[3] => Mux18.IN16
op[3] => Mux19.IN16
op[3] => Mux20.IN16
op[3] => Mux21.IN16
op[3] => Mux22.IN16
op[3] => Mux23.IN16
op[3] => Mux24.IN16
op[3] => Mux25.IN16
op[3] => Mux26.IN16
op[3] => Mux27.IN16
op[3] => Mux28.IN16
op[3] => Mux29.IN16
op[3] => Mux30.IN16
op[3] => Mux31.IN16
r[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
r[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
r[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
r[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
r[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
r[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
r[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
r[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
r[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
r[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
r[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
r[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
r[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
r[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
r[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
r[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
r[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
r[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
r[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
r[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
r[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
r[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
r[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
r[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
r[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
r[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
r[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
r[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
r[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
z <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_EMReg:EMReg
ewreg => mwreg~reg0.DATAIN
em2reg => mm2reg~reg0.DATAIN
ewmem => mwmem~reg0.DATAIN
ealu[0] => malu[0]~reg0.DATAIN
ealu[1] => malu[1]~reg0.DATAIN
ealu[2] => malu[2]~reg0.DATAIN
ealu[3] => malu[3]~reg0.DATAIN
ealu[4] => malu[4]~reg0.DATAIN
ealu[5] => malu[5]~reg0.DATAIN
ealu[6] => malu[6]~reg0.DATAIN
ealu[7] => malu[7]~reg0.DATAIN
ealu[8] => malu[8]~reg0.DATAIN
ealu[9] => malu[9]~reg0.DATAIN
ealu[10] => malu[10]~reg0.DATAIN
ealu[11] => malu[11]~reg0.DATAIN
ealu[12] => malu[12]~reg0.DATAIN
ealu[13] => malu[13]~reg0.DATAIN
ealu[14] => malu[14]~reg0.DATAIN
ealu[15] => malu[15]~reg0.DATAIN
ealu[16] => malu[16]~reg0.DATAIN
ealu[17] => malu[17]~reg0.DATAIN
ealu[18] => malu[18]~reg0.DATAIN
ealu[19] => malu[19]~reg0.DATAIN
ealu[20] => malu[20]~reg0.DATAIN
ealu[21] => malu[21]~reg0.DATAIN
ealu[22] => malu[22]~reg0.DATAIN
ealu[23] => malu[23]~reg0.DATAIN
ealu[24] => malu[24]~reg0.DATAIN
ealu[25] => malu[25]~reg0.DATAIN
ealu[26] => malu[26]~reg0.DATAIN
ealu[27] => malu[27]~reg0.DATAIN
ealu[28] => malu[28]~reg0.DATAIN
ealu[29] => malu[29]~reg0.DATAIN
ealu[30] => malu[30]~reg0.DATAIN
ealu[31] => malu[31]~reg0.DATAIN
eb[0] => mb[0]~reg0.DATAIN
eb[1] => mb[1]~reg0.DATAIN
eb[2] => mb[2]~reg0.DATAIN
eb[3] => mb[3]~reg0.DATAIN
eb[4] => mb[4]~reg0.DATAIN
eb[5] => mb[5]~reg0.DATAIN
eb[6] => mb[6]~reg0.DATAIN
eb[7] => mb[7]~reg0.DATAIN
eb[8] => mb[8]~reg0.DATAIN
eb[9] => mb[9]~reg0.DATAIN
eb[10] => mb[10]~reg0.DATAIN
eb[11] => mb[11]~reg0.DATAIN
eb[12] => mb[12]~reg0.DATAIN
eb[13] => mb[13]~reg0.DATAIN
eb[14] => mb[14]~reg0.DATAIN
eb[15] => mb[15]~reg0.DATAIN
eb[16] => mb[16]~reg0.DATAIN
eb[17] => mb[17]~reg0.DATAIN
eb[18] => mb[18]~reg0.DATAIN
eb[19] => mb[19]~reg0.DATAIN
eb[20] => mb[20]~reg0.DATAIN
eb[21] => mb[21]~reg0.DATAIN
eb[22] => mb[22]~reg0.DATAIN
eb[23] => mb[23]~reg0.DATAIN
eb[24] => mb[24]~reg0.DATAIN
eb[25] => mb[25]~reg0.DATAIN
eb[26] => mb[26]~reg0.DATAIN
eb[27] => mb[27]~reg0.DATAIN
eb[28] => mb[28]~reg0.DATAIN
eb[29] => mb[29]~reg0.DATAIN
eb[30] => mb[30]~reg0.DATAIN
eb[31] => mb[31]~reg0.DATAIN
ern[0] => mrn[0]~reg0.DATAIN
ern[1] => mrn[1]~reg0.DATAIN
ern[2] => mrn[2]~reg0.DATAIN
ern[3] => mrn[3]~reg0.DATAIN
ern[4] => mrn[4]~reg0.DATAIN
clk => mrn[0]~reg0.CLK
clk => mrn[1]~reg0.CLK
clk => mrn[2]~reg0.CLK
clk => mrn[3]~reg0.CLK
clk => mrn[4]~reg0.CLK
clk => mb[0]~reg0.CLK
clk => mb[1]~reg0.CLK
clk => mb[2]~reg0.CLK
clk => mb[3]~reg0.CLK
clk => mb[4]~reg0.CLK
clk => mb[5]~reg0.CLK
clk => mb[6]~reg0.CLK
clk => mb[7]~reg0.CLK
clk => mb[8]~reg0.CLK
clk => mb[9]~reg0.CLK
clk => mb[10]~reg0.CLK
clk => mb[11]~reg0.CLK
clk => mb[12]~reg0.CLK
clk => mb[13]~reg0.CLK
clk => mb[14]~reg0.CLK
clk => mb[15]~reg0.CLK
clk => mb[16]~reg0.CLK
clk => mb[17]~reg0.CLK
clk => mb[18]~reg0.CLK
clk => mb[19]~reg0.CLK
clk => mb[20]~reg0.CLK
clk => mb[21]~reg0.CLK
clk => mb[22]~reg0.CLK
clk => mb[23]~reg0.CLK
clk => mb[24]~reg0.CLK
clk => mb[25]~reg0.CLK
clk => mb[26]~reg0.CLK
clk => mb[27]~reg0.CLK
clk => mb[28]~reg0.CLK
clk => mb[29]~reg0.CLK
clk => mb[30]~reg0.CLK
clk => mb[31]~reg0.CLK
clk => malu[0]~reg0.CLK
clk => malu[1]~reg0.CLK
clk => malu[2]~reg0.CLK
clk => malu[3]~reg0.CLK
clk => malu[4]~reg0.CLK
clk => malu[5]~reg0.CLK
clk => malu[6]~reg0.CLK
clk => malu[7]~reg0.CLK
clk => malu[8]~reg0.CLK
clk => malu[9]~reg0.CLK
clk => malu[10]~reg0.CLK
clk => malu[11]~reg0.CLK
clk => malu[12]~reg0.CLK
clk => malu[13]~reg0.CLK
clk => malu[14]~reg0.CLK
clk => malu[15]~reg0.CLK
clk => malu[16]~reg0.CLK
clk => malu[17]~reg0.CLK
clk => malu[18]~reg0.CLK
clk => malu[19]~reg0.CLK
clk => malu[20]~reg0.CLK
clk => malu[21]~reg0.CLK
clk => malu[22]~reg0.CLK
clk => malu[23]~reg0.CLK
clk => malu[24]~reg0.CLK
clk => malu[25]~reg0.CLK
clk => malu[26]~reg0.CLK
clk => malu[27]~reg0.CLK
clk => malu[28]~reg0.CLK
clk => malu[29]~reg0.CLK
clk => malu[30]~reg0.CLK
clk => malu[31]~reg0.CLK
clk => mwmem~reg0.CLK
clk => mm2reg~reg0.CLK
clk => mwreg~reg0.CLK
clrn => mrn[0]~reg0.ACLR
clrn => mrn[1]~reg0.ACLR
clrn => mrn[2]~reg0.ACLR
clrn => mrn[3]~reg0.ACLR
clrn => mrn[4]~reg0.ACLR
clrn => mb[0]~reg0.ACLR
clrn => mb[1]~reg0.ACLR
clrn => mb[2]~reg0.ACLR
clrn => mb[3]~reg0.ACLR
clrn => mb[4]~reg0.ACLR
clrn => mb[5]~reg0.ACLR
clrn => mb[6]~reg0.ACLR
clrn => mb[7]~reg0.ACLR
clrn => mb[8]~reg0.ACLR
clrn => mb[9]~reg0.ACLR
clrn => mb[10]~reg0.ACLR
clrn => mb[11]~reg0.ACLR
clrn => mb[12]~reg0.ACLR
clrn => mb[13]~reg0.ACLR
clrn => mb[14]~reg0.ACLR
clrn => mb[15]~reg0.ACLR
clrn => mb[16]~reg0.ACLR
clrn => mb[17]~reg0.ACLR
clrn => mb[18]~reg0.ACLR
clrn => mb[19]~reg0.ACLR
clrn => mb[20]~reg0.ACLR
clrn => mb[21]~reg0.ACLR
clrn => mb[22]~reg0.ACLR
clrn => mb[23]~reg0.ACLR
clrn => mb[24]~reg0.ACLR
clrn => mb[25]~reg0.ACLR
clrn => mb[26]~reg0.ACLR
clrn => mb[27]~reg0.ACLR
clrn => mb[28]~reg0.ACLR
clrn => mb[29]~reg0.ACLR
clrn => mb[30]~reg0.ACLR
clrn => mb[31]~reg0.ACLR
clrn => malu[0]~reg0.ACLR
clrn => malu[1]~reg0.ACLR
clrn => malu[2]~reg0.ACLR
clrn => malu[3]~reg0.ACLR
clrn => malu[4]~reg0.ACLR
clrn => malu[5]~reg0.ACLR
clrn => malu[6]~reg0.ACLR
clrn => malu[7]~reg0.ACLR
clrn => malu[8]~reg0.ACLR
clrn => malu[9]~reg0.ACLR
clrn => malu[10]~reg0.ACLR
clrn => malu[11]~reg0.ACLR
clrn => malu[12]~reg0.ACLR
clrn => malu[13]~reg0.ACLR
clrn => malu[14]~reg0.ACLR
clrn => malu[15]~reg0.ACLR
clrn => malu[16]~reg0.ACLR
clrn => malu[17]~reg0.ACLR
clrn => malu[18]~reg0.ACLR
clrn => malu[19]~reg0.ACLR
clrn => malu[20]~reg0.ACLR
clrn => malu[21]~reg0.ACLR
clrn => malu[22]~reg0.ACLR
clrn => malu[23]~reg0.ACLR
clrn => malu[24]~reg0.ACLR
clrn => malu[25]~reg0.ACLR
clrn => malu[26]~reg0.ACLR
clrn => malu[27]~reg0.ACLR
clrn => malu[28]~reg0.ACLR
clrn => malu[29]~reg0.ACLR
clrn => malu[30]~reg0.ACLR
clrn => malu[31]~reg0.ACLR
clrn => mwmem~reg0.ACLR
clrn => mm2reg~reg0.ACLR
clrn => mwreg~reg0.ACLR
mwreg <= mwreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mm2reg <= mm2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
mwmem <= mwmem~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[0] <= malu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[1] <= malu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[2] <= malu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[3] <= malu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[4] <= malu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[5] <= malu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[6] <= malu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[7] <= malu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[8] <= malu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[9] <= malu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[10] <= malu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[11] <= malu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[12] <= malu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[13] <= malu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[14] <= malu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[15] <= malu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[16] <= malu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[17] <= malu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[18] <= malu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[19] <= malu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[20] <= malu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[21] <= malu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[22] <= malu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[23] <= malu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[24] <= malu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[25] <= malu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[26] <= malu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[27] <= malu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[28] <= malu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[29] <= malu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[30] <= malu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
malu[31] <= malu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[0] <= mb[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[1] <= mb[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[2] <= mb[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[3] <= mb[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[4] <= mb[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[5] <= mb[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[6] <= mb[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[7] <= mb[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[8] <= mb[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[9] <= mb[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[10] <= mb[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[11] <= mb[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[12] <= mb[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[13] <= mb[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[14] <= mb[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[15] <= mb[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[16] <= mb[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[17] <= mb[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[18] <= mb[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[19] <= mb[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[20] <= mb[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[21] <= mb[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[22] <= mb[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[23] <= mb[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[24] <= mb[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[25] <= mb[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[26] <= mb[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[27] <= mb[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[28] <= mb[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[29] <= mb[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[30] <= mb[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mb[31] <= mb[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[0] <= mrn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[1] <= mrn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[2] <= mrn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[3] <= mrn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mrn[4] <= mrn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_MWReg:MWReg
mwreg => wwreg~reg0.DATAIN
mm2reg => wm2reg~reg0.DATAIN
mmo[0] => wmo[0]~reg0.DATAIN
mmo[1] => wmo[1]~reg0.DATAIN
mmo[2] => wmo[2]~reg0.DATAIN
mmo[3] => wmo[3]~reg0.DATAIN
mmo[4] => wmo[4]~reg0.DATAIN
mmo[5] => wmo[5]~reg0.DATAIN
mmo[6] => wmo[6]~reg0.DATAIN
mmo[7] => wmo[7]~reg0.DATAIN
mmo[8] => wmo[8]~reg0.DATAIN
mmo[9] => wmo[9]~reg0.DATAIN
mmo[10] => wmo[10]~reg0.DATAIN
mmo[11] => wmo[11]~reg0.DATAIN
mmo[12] => wmo[12]~reg0.DATAIN
mmo[13] => wmo[13]~reg0.DATAIN
mmo[14] => wmo[14]~reg0.DATAIN
mmo[15] => wmo[15]~reg0.DATAIN
mmo[16] => wmo[16]~reg0.DATAIN
mmo[17] => wmo[17]~reg0.DATAIN
mmo[18] => wmo[18]~reg0.DATAIN
mmo[19] => wmo[19]~reg0.DATAIN
mmo[20] => wmo[20]~reg0.DATAIN
mmo[21] => wmo[21]~reg0.DATAIN
mmo[22] => wmo[22]~reg0.DATAIN
mmo[23] => wmo[23]~reg0.DATAIN
mmo[24] => wmo[24]~reg0.DATAIN
mmo[25] => wmo[25]~reg0.DATAIN
mmo[26] => wmo[26]~reg0.DATAIN
mmo[27] => wmo[27]~reg0.DATAIN
mmo[28] => wmo[28]~reg0.DATAIN
mmo[29] => wmo[29]~reg0.DATAIN
mmo[30] => wmo[30]~reg0.DATAIN
mmo[31] => wmo[31]~reg0.DATAIN
malu[0] => walu[0]~reg0.DATAIN
malu[1] => walu[1]~reg0.DATAIN
malu[2] => walu[2]~reg0.DATAIN
malu[3] => walu[3]~reg0.DATAIN
malu[4] => walu[4]~reg0.DATAIN
malu[5] => walu[5]~reg0.DATAIN
malu[6] => walu[6]~reg0.DATAIN
malu[7] => walu[7]~reg0.DATAIN
malu[8] => walu[8]~reg0.DATAIN
malu[9] => walu[9]~reg0.DATAIN
malu[10] => walu[10]~reg0.DATAIN
malu[11] => walu[11]~reg0.DATAIN
malu[12] => walu[12]~reg0.DATAIN
malu[13] => walu[13]~reg0.DATAIN
malu[14] => walu[14]~reg0.DATAIN
malu[15] => walu[15]~reg0.DATAIN
malu[16] => walu[16]~reg0.DATAIN
malu[17] => walu[17]~reg0.DATAIN
malu[18] => walu[18]~reg0.DATAIN
malu[19] => walu[19]~reg0.DATAIN
malu[20] => walu[20]~reg0.DATAIN
malu[21] => walu[21]~reg0.DATAIN
malu[22] => walu[22]~reg0.DATAIN
malu[23] => walu[23]~reg0.DATAIN
malu[24] => walu[24]~reg0.DATAIN
malu[25] => walu[25]~reg0.DATAIN
malu[26] => walu[26]~reg0.DATAIN
malu[27] => walu[27]~reg0.DATAIN
malu[28] => walu[28]~reg0.DATAIN
malu[29] => walu[29]~reg0.DATAIN
malu[30] => walu[30]~reg0.DATAIN
malu[31] => walu[31]~reg0.DATAIN
mrn[0] => wrn[0]~reg0.DATAIN
mrn[1] => wrn[1]~reg0.DATAIN
mrn[2] => wrn[2]~reg0.DATAIN
mrn[3] => wrn[3]~reg0.DATAIN
mrn[4] => wrn[4]~reg0.DATAIN
clk => wrn[0]~reg0.CLK
clk => wrn[1]~reg0.CLK
clk => wrn[2]~reg0.CLK
clk => wrn[3]~reg0.CLK
clk => wrn[4]~reg0.CLK
clk => walu[0]~reg0.CLK
clk => walu[1]~reg0.CLK
clk => walu[2]~reg0.CLK
clk => walu[3]~reg0.CLK
clk => walu[4]~reg0.CLK
clk => walu[5]~reg0.CLK
clk => walu[6]~reg0.CLK
clk => walu[7]~reg0.CLK
clk => walu[8]~reg0.CLK
clk => walu[9]~reg0.CLK
clk => walu[10]~reg0.CLK
clk => walu[11]~reg0.CLK
clk => walu[12]~reg0.CLK
clk => walu[13]~reg0.CLK
clk => walu[14]~reg0.CLK
clk => walu[15]~reg0.CLK
clk => walu[16]~reg0.CLK
clk => walu[17]~reg0.CLK
clk => walu[18]~reg0.CLK
clk => walu[19]~reg0.CLK
clk => walu[20]~reg0.CLK
clk => walu[21]~reg0.CLK
clk => walu[22]~reg0.CLK
clk => walu[23]~reg0.CLK
clk => walu[24]~reg0.CLK
clk => walu[25]~reg0.CLK
clk => walu[26]~reg0.CLK
clk => walu[27]~reg0.CLK
clk => walu[28]~reg0.CLK
clk => walu[29]~reg0.CLK
clk => walu[30]~reg0.CLK
clk => walu[31]~reg0.CLK
clk => wmo[0]~reg0.CLK
clk => wmo[1]~reg0.CLK
clk => wmo[2]~reg0.CLK
clk => wmo[3]~reg0.CLK
clk => wmo[4]~reg0.CLK
clk => wmo[5]~reg0.CLK
clk => wmo[6]~reg0.CLK
clk => wmo[7]~reg0.CLK
clk => wmo[8]~reg0.CLK
clk => wmo[9]~reg0.CLK
clk => wmo[10]~reg0.CLK
clk => wmo[11]~reg0.CLK
clk => wmo[12]~reg0.CLK
clk => wmo[13]~reg0.CLK
clk => wmo[14]~reg0.CLK
clk => wmo[15]~reg0.CLK
clk => wmo[16]~reg0.CLK
clk => wmo[17]~reg0.CLK
clk => wmo[18]~reg0.CLK
clk => wmo[19]~reg0.CLK
clk => wmo[20]~reg0.CLK
clk => wmo[21]~reg0.CLK
clk => wmo[22]~reg0.CLK
clk => wmo[23]~reg0.CLK
clk => wmo[24]~reg0.CLK
clk => wmo[25]~reg0.CLK
clk => wmo[26]~reg0.CLK
clk => wmo[27]~reg0.CLK
clk => wmo[28]~reg0.CLK
clk => wmo[29]~reg0.CLK
clk => wmo[30]~reg0.CLK
clk => wmo[31]~reg0.CLK
clk => wm2reg~reg0.CLK
clk => wwreg~reg0.CLK
clrn => wrn[0]~reg0.ACLR
clrn => wrn[1]~reg0.ACLR
clrn => wrn[2]~reg0.ACLR
clrn => wrn[3]~reg0.ACLR
clrn => wrn[4]~reg0.ACLR
clrn => walu[0]~reg0.ACLR
clrn => walu[1]~reg0.ACLR
clrn => walu[2]~reg0.ACLR
clrn => walu[3]~reg0.ACLR
clrn => walu[4]~reg0.ACLR
clrn => walu[5]~reg0.ACLR
clrn => walu[6]~reg0.ACLR
clrn => walu[7]~reg0.ACLR
clrn => walu[8]~reg0.ACLR
clrn => walu[9]~reg0.ACLR
clrn => walu[10]~reg0.ACLR
clrn => walu[11]~reg0.ACLR
clrn => walu[12]~reg0.ACLR
clrn => walu[13]~reg0.ACLR
clrn => walu[14]~reg0.ACLR
clrn => walu[15]~reg0.ACLR
clrn => walu[16]~reg0.ACLR
clrn => walu[17]~reg0.ACLR
clrn => walu[18]~reg0.ACLR
clrn => walu[19]~reg0.ACLR
clrn => walu[20]~reg0.ACLR
clrn => walu[21]~reg0.ACLR
clrn => walu[22]~reg0.ACLR
clrn => walu[23]~reg0.ACLR
clrn => walu[24]~reg0.ACLR
clrn => walu[25]~reg0.ACLR
clrn => walu[26]~reg0.ACLR
clrn => walu[27]~reg0.ACLR
clrn => walu[28]~reg0.ACLR
clrn => walu[29]~reg0.ACLR
clrn => walu[30]~reg0.ACLR
clrn => walu[31]~reg0.ACLR
clrn => wmo[0]~reg0.ACLR
clrn => wmo[1]~reg0.ACLR
clrn => wmo[2]~reg0.ACLR
clrn => wmo[3]~reg0.ACLR
clrn => wmo[4]~reg0.ACLR
clrn => wmo[5]~reg0.ACLR
clrn => wmo[6]~reg0.ACLR
clrn => wmo[7]~reg0.ACLR
clrn => wmo[8]~reg0.ACLR
clrn => wmo[9]~reg0.ACLR
clrn => wmo[10]~reg0.ACLR
clrn => wmo[11]~reg0.ACLR
clrn => wmo[12]~reg0.ACLR
clrn => wmo[13]~reg0.ACLR
clrn => wmo[14]~reg0.ACLR
clrn => wmo[15]~reg0.ACLR
clrn => wmo[16]~reg0.ACLR
clrn => wmo[17]~reg0.ACLR
clrn => wmo[18]~reg0.ACLR
clrn => wmo[19]~reg0.ACLR
clrn => wmo[20]~reg0.ACLR
clrn => wmo[21]~reg0.ACLR
clrn => wmo[22]~reg0.ACLR
clrn => wmo[23]~reg0.ACLR
clrn => wmo[24]~reg0.ACLR
clrn => wmo[25]~reg0.ACLR
clrn => wmo[26]~reg0.ACLR
clrn => wmo[27]~reg0.ACLR
clrn => wmo[28]~reg0.ACLR
clrn => wmo[29]~reg0.ACLR
clrn => wmo[30]~reg0.ACLR
clrn => wmo[31]~reg0.ACLR
clrn => wm2reg~reg0.ACLR
clrn => wwreg~reg0.ACLR
wwreg <= wwreg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wm2reg <= wm2reg~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[0] <= wmo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[1] <= wmo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[2] <= wmo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[3] <= wmo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[4] <= wmo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[5] <= wmo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[6] <= wmo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[7] <= wmo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[8] <= wmo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[9] <= wmo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[10] <= wmo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[11] <= wmo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[12] <= wmo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[13] <= wmo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[14] <= wmo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[15] <= wmo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[16] <= wmo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[17] <= wmo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[18] <= wmo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[19] <= wmo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[20] <= wmo[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[21] <= wmo[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[22] <= wmo[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[23] <= wmo[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[24] <= wmo[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[25] <= wmo[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[26] <= wmo[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[27] <= wmo[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[28] <= wmo[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[29] <= wmo[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[30] <= wmo[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wmo[31] <= wmo[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[0] <= walu[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[1] <= walu[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[2] <= walu[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[3] <= walu[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[4] <= walu[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[5] <= walu[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[6] <= walu[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[7] <= walu[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[8] <= walu[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[9] <= walu[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[10] <= walu[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[11] <= walu[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[12] <= walu[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[13] <= walu[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[14] <= walu[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[15] <= walu[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[16] <= walu[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[17] <= walu[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[18] <= walu[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[19] <= walu[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[20] <= walu[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[21] <= walu[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[22] <= walu[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[23] <= walu[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[24] <= walu[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[25] <= walu[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[26] <= walu[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[27] <= walu[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[28] <= walu[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[29] <= walu[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[30] <= walu[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
walu[31] <= walu[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[0] <= wrn[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[1] <= wrn[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[2] <= wrn[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[3] <= wrn[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wrn[4] <= wrn[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|ldw_CPU:CPU_model|ldw_WB:WBldw_WB
walu[0] => wdi.DATAA
walu[1] => wdi.DATAA
walu[2] => wdi.DATAA
walu[3] => wdi.DATAA
walu[4] => wdi.DATAA
walu[5] => wdi.DATAA
walu[6] => wdi.DATAA
walu[7] => wdi.DATAA
walu[8] => wdi.DATAA
walu[9] => wdi.DATAA
walu[10] => wdi.DATAA
walu[11] => wdi.DATAA
walu[12] => wdi.DATAA
walu[13] => wdi.DATAA
walu[14] => wdi.DATAA
walu[15] => wdi.DATAA
walu[16] => wdi.DATAA
walu[17] => wdi.DATAA
walu[18] => wdi.DATAA
walu[19] => wdi.DATAA
walu[20] => wdi.DATAA
walu[21] => wdi.DATAA
walu[22] => wdi.DATAA
walu[23] => wdi.DATAA
walu[24] => wdi.DATAA
walu[25] => wdi.DATAA
walu[26] => wdi.DATAA
walu[27] => wdi.DATAA
walu[28] => wdi.DATAA
walu[29] => wdi.DATAA
walu[30] => wdi.DATAA
walu[31] => wdi.DATAA
wmo[0] => wdi.DATAB
wmo[1] => wdi.DATAB
wmo[2] => wdi.DATAB
wmo[3] => wdi.DATAB
wmo[4] => wdi.DATAB
wmo[5] => wdi.DATAB
wmo[6] => wdi.DATAB
wmo[7] => wdi.DATAB
wmo[8] => wdi.DATAB
wmo[9] => wdi.DATAB
wmo[10] => wdi.DATAB
wmo[11] => wdi.DATAB
wmo[12] => wdi.DATAB
wmo[13] => wdi.DATAB
wmo[14] => wdi.DATAB
wmo[15] => wdi.DATAB
wmo[16] => wdi.DATAB
wmo[17] => wdi.DATAB
wmo[18] => wdi.DATAB
wmo[19] => wdi.DATAB
wmo[20] => wdi.DATAB
wmo[21] => wdi.DATAB
wmo[22] => wdi.DATAB
wmo[23] => wdi.DATAB
wmo[24] => wdi.DATAB
wmo[25] => wdi.DATAB
wmo[26] => wdi.DATAB
wmo[27] => wdi.DATAB
wmo[28] => wdi.DATAB
wmo[29] => wdi.DATAB
wmo[30] => wdi.DATAB
wmo[31] => wdi.DATAB
wm2reg => Decoder0.IN0
wdi[0] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[1] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[2] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[3] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[4] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[5] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[6] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[7] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[8] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[9] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[10] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[11] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[12] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[13] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[14] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[15] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[16] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[17] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[18] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[19] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[20] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[21] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[22] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[23] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[24] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[25] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[26] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[27] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[28] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[29] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[30] <= wdi.DB_MAX_OUTPUT_PORT_TYPE
wdi[31] <= wdi.DB_MAX_OUTPUT_PORT_TYPE


|DE10_Standard|Mem:mem_model
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
rden_a => rden_a.IN1
rden_b => rden_b.IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|DE10_Standard|Mem:mem_model|altsyncram:altsyncram_component
wren_a => altsyncram_7rm2:auto_generated.wren_a
rden_a => altsyncram_7rm2:auto_generated.rden_a
wren_b => altsyncram_7rm2:auto_generated.wren_b
rden_b => altsyncram_7rm2:auto_generated.rden_b
data_a[0] => altsyncram_7rm2:auto_generated.data_a[0]
data_a[1] => altsyncram_7rm2:auto_generated.data_a[1]
data_a[2] => altsyncram_7rm2:auto_generated.data_a[2]
data_a[3] => altsyncram_7rm2:auto_generated.data_a[3]
data_a[4] => altsyncram_7rm2:auto_generated.data_a[4]
data_a[5] => altsyncram_7rm2:auto_generated.data_a[5]
data_a[6] => altsyncram_7rm2:auto_generated.data_a[6]
data_a[7] => altsyncram_7rm2:auto_generated.data_a[7]
data_a[8] => altsyncram_7rm2:auto_generated.data_a[8]
data_a[9] => altsyncram_7rm2:auto_generated.data_a[9]
data_a[10] => altsyncram_7rm2:auto_generated.data_a[10]
data_a[11] => altsyncram_7rm2:auto_generated.data_a[11]
data_a[12] => altsyncram_7rm2:auto_generated.data_a[12]
data_a[13] => altsyncram_7rm2:auto_generated.data_a[13]
data_a[14] => altsyncram_7rm2:auto_generated.data_a[14]
data_a[15] => altsyncram_7rm2:auto_generated.data_a[15]
data_a[16] => altsyncram_7rm2:auto_generated.data_a[16]
data_a[17] => altsyncram_7rm2:auto_generated.data_a[17]
data_a[18] => altsyncram_7rm2:auto_generated.data_a[18]
data_a[19] => altsyncram_7rm2:auto_generated.data_a[19]
data_a[20] => altsyncram_7rm2:auto_generated.data_a[20]
data_a[21] => altsyncram_7rm2:auto_generated.data_a[21]
data_a[22] => altsyncram_7rm2:auto_generated.data_a[22]
data_a[23] => altsyncram_7rm2:auto_generated.data_a[23]
data_a[24] => altsyncram_7rm2:auto_generated.data_a[24]
data_a[25] => altsyncram_7rm2:auto_generated.data_a[25]
data_a[26] => altsyncram_7rm2:auto_generated.data_a[26]
data_a[27] => altsyncram_7rm2:auto_generated.data_a[27]
data_a[28] => altsyncram_7rm2:auto_generated.data_a[28]
data_a[29] => altsyncram_7rm2:auto_generated.data_a[29]
data_a[30] => altsyncram_7rm2:auto_generated.data_a[30]
data_a[31] => altsyncram_7rm2:auto_generated.data_a[31]
data_b[0] => altsyncram_7rm2:auto_generated.data_b[0]
data_b[1] => altsyncram_7rm2:auto_generated.data_b[1]
data_b[2] => altsyncram_7rm2:auto_generated.data_b[2]
data_b[3] => altsyncram_7rm2:auto_generated.data_b[3]
data_b[4] => altsyncram_7rm2:auto_generated.data_b[4]
data_b[5] => altsyncram_7rm2:auto_generated.data_b[5]
data_b[6] => altsyncram_7rm2:auto_generated.data_b[6]
data_b[7] => altsyncram_7rm2:auto_generated.data_b[7]
data_b[8] => altsyncram_7rm2:auto_generated.data_b[8]
data_b[9] => altsyncram_7rm2:auto_generated.data_b[9]
data_b[10] => altsyncram_7rm2:auto_generated.data_b[10]
data_b[11] => altsyncram_7rm2:auto_generated.data_b[11]
data_b[12] => altsyncram_7rm2:auto_generated.data_b[12]
data_b[13] => altsyncram_7rm2:auto_generated.data_b[13]
data_b[14] => altsyncram_7rm2:auto_generated.data_b[14]
data_b[15] => altsyncram_7rm2:auto_generated.data_b[15]
data_b[16] => altsyncram_7rm2:auto_generated.data_b[16]
data_b[17] => altsyncram_7rm2:auto_generated.data_b[17]
data_b[18] => altsyncram_7rm2:auto_generated.data_b[18]
data_b[19] => altsyncram_7rm2:auto_generated.data_b[19]
data_b[20] => altsyncram_7rm2:auto_generated.data_b[20]
data_b[21] => altsyncram_7rm2:auto_generated.data_b[21]
data_b[22] => altsyncram_7rm2:auto_generated.data_b[22]
data_b[23] => altsyncram_7rm2:auto_generated.data_b[23]
data_b[24] => altsyncram_7rm2:auto_generated.data_b[24]
data_b[25] => altsyncram_7rm2:auto_generated.data_b[25]
data_b[26] => altsyncram_7rm2:auto_generated.data_b[26]
data_b[27] => altsyncram_7rm2:auto_generated.data_b[27]
data_b[28] => altsyncram_7rm2:auto_generated.data_b[28]
data_b[29] => altsyncram_7rm2:auto_generated.data_b[29]
data_b[30] => altsyncram_7rm2:auto_generated.data_b[30]
data_b[31] => altsyncram_7rm2:auto_generated.data_b[31]
address_a[0] => altsyncram_7rm2:auto_generated.address_a[0]
address_a[1] => altsyncram_7rm2:auto_generated.address_a[1]
address_a[2] => altsyncram_7rm2:auto_generated.address_a[2]
address_a[3] => altsyncram_7rm2:auto_generated.address_a[3]
address_a[4] => altsyncram_7rm2:auto_generated.address_a[4]
address_a[5] => altsyncram_7rm2:auto_generated.address_a[5]
address_a[6] => altsyncram_7rm2:auto_generated.address_a[6]
address_a[7] => altsyncram_7rm2:auto_generated.address_a[7]
address_a[8] => altsyncram_7rm2:auto_generated.address_a[8]
address_a[9] => altsyncram_7rm2:auto_generated.address_a[9]
address_a[10] => altsyncram_7rm2:auto_generated.address_a[10]
address_b[0] => altsyncram_7rm2:auto_generated.address_b[0]
address_b[1] => altsyncram_7rm2:auto_generated.address_b[1]
address_b[2] => altsyncram_7rm2:auto_generated.address_b[2]
address_b[3] => altsyncram_7rm2:auto_generated.address_b[3]
address_b[4] => altsyncram_7rm2:auto_generated.address_b[4]
address_b[5] => altsyncram_7rm2:auto_generated.address_b[5]
address_b[6] => altsyncram_7rm2:auto_generated.address_b[6]
address_b[7] => altsyncram_7rm2:auto_generated.address_b[7]
address_b[8] => altsyncram_7rm2:auto_generated.address_b[8]
address_b[9] => altsyncram_7rm2:auto_generated.address_b[9]
address_b[10] => altsyncram_7rm2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7rm2:auto_generated.clock0
clock1 => altsyncram_7rm2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7rm2:auto_generated.q_a[0]
q_a[1] <= altsyncram_7rm2:auto_generated.q_a[1]
q_a[2] <= altsyncram_7rm2:auto_generated.q_a[2]
q_a[3] <= altsyncram_7rm2:auto_generated.q_a[3]
q_a[4] <= altsyncram_7rm2:auto_generated.q_a[4]
q_a[5] <= altsyncram_7rm2:auto_generated.q_a[5]
q_a[6] <= altsyncram_7rm2:auto_generated.q_a[6]
q_a[7] <= altsyncram_7rm2:auto_generated.q_a[7]
q_a[8] <= altsyncram_7rm2:auto_generated.q_a[8]
q_a[9] <= altsyncram_7rm2:auto_generated.q_a[9]
q_a[10] <= altsyncram_7rm2:auto_generated.q_a[10]
q_a[11] <= altsyncram_7rm2:auto_generated.q_a[11]
q_a[12] <= altsyncram_7rm2:auto_generated.q_a[12]
q_a[13] <= altsyncram_7rm2:auto_generated.q_a[13]
q_a[14] <= altsyncram_7rm2:auto_generated.q_a[14]
q_a[15] <= altsyncram_7rm2:auto_generated.q_a[15]
q_a[16] <= altsyncram_7rm2:auto_generated.q_a[16]
q_a[17] <= altsyncram_7rm2:auto_generated.q_a[17]
q_a[18] <= altsyncram_7rm2:auto_generated.q_a[18]
q_a[19] <= altsyncram_7rm2:auto_generated.q_a[19]
q_a[20] <= altsyncram_7rm2:auto_generated.q_a[20]
q_a[21] <= altsyncram_7rm2:auto_generated.q_a[21]
q_a[22] <= altsyncram_7rm2:auto_generated.q_a[22]
q_a[23] <= altsyncram_7rm2:auto_generated.q_a[23]
q_a[24] <= altsyncram_7rm2:auto_generated.q_a[24]
q_a[25] <= altsyncram_7rm2:auto_generated.q_a[25]
q_a[26] <= altsyncram_7rm2:auto_generated.q_a[26]
q_a[27] <= altsyncram_7rm2:auto_generated.q_a[27]
q_a[28] <= altsyncram_7rm2:auto_generated.q_a[28]
q_a[29] <= altsyncram_7rm2:auto_generated.q_a[29]
q_a[30] <= altsyncram_7rm2:auto_generated.q_a[30]
q_a[31] <= altsyncram_7rm2:auto_generated.q_a[31]
q_b[0] <= altsyncram_7rm2:auto_generated.q_b[0]
q_b[1] <= altsyncram_7rm2:auto_generated.q_b[1]
q_b[2] <= altsyncram_7rm2:auto_generated.q_b[2]
q_b[3] <= altsyncram_7rm2:auto_generated.q_b[3]
q_b[4] <= altsyncram_7rm2:auto_generated.q_b[4]
q_b[5] <= altsyncram_7rm2:auto_generated.q_b[5]
q_b[6] <= altsyncram_7rm2:auto_generated.q_b[6]
q_b[7] <= altsyncram_7rm2:auto_generated.q_b[7]
q_b[8] <= altsyncram_7rm2:auto_generated.q_b[8]
q_b[9] <= altsyncram_7rm2:auto_generated.q_b[9]
q_b[10] <= altsyncram_7rm2:auto_generated.q_b[10]
q_b[11] <= altsyncram_7rm2:auto_generated.q_b[11]
q_b[12] <= altsyncram_7rm2:auto_generated.q_b[12]
q_b[13] <= altsyncram_7rm2:auto_generated.q_b[13]
q_b[14] <= altsyncram_7rm2:auto_generated.q_b[14]
q_b[15] <= altsyncram_7rm2:auto_generated.q_b[15]
q_b[16] <= altsyncram_7rm2:auto_generated.q_b[16]
q_b[17] <= altsyncram_7rm2:auto_generated.q_b[17]
q_b[18] <= altsyncram_7rm2:auto_generated.q_b[18]
q_b[19] <= altsyncram_7rm2:auto_generated.q_b[19]
q_b[20] <= altsyncram_7rm2:auto_generated.q_b[20]
q_b[21] <= altsyncram_7rm2:auto_generated.q_b[21]
q_b[22] <= altsyncram_7rm2:auto_generated.q_b[22]
q_b[23] <= altsyncram_7rm2:auto_generated.q_b[23]
q_b[24] <= altsyncram_7rm2:auto_generated.q_b[24]
q_b[25] <= altsyncram_7rm2:auto_generated.q_b[25]
q_b[26] <= altsyncram_7rm2:auto_generated.q_b[26]
q_b[27] <= altsyncram_7rm2:auto_generated.q_b[27]
q_b[28] <= altsyncram_7rm2:auto_generated.q_b[28]
q_b[29] <= altsyncram_7rm2:auto_generated.q_b[29]
q_b[30] <= altsyncram_7rm2:auto_generated.q_b[30]
q_b[31] <= altsyncram_7rm2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|Mem:mem_model|altsyncram:altsyncram_component|altsyncram_7rm2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
rden_b => ram_block1a0.PORTBRE
rden_b => ram_block1a1.PORTBRE
rden_b => ram_block1a2.PORTBRE
rden_b => ram_block1a3.PORTBRE
rden_b => ram_block1a4.PORTBRE
rden_b => ram_block1a5.PORTBRE
rden_b => ram_block1a6.PORTBRE
rden_b => ram_block1a7.PORTBRE
rden_b => ram_block1a8.PORTBRE
rden_b => ram_block1a9.PORTBRE
rden_b => ram_block1a10.PORTBRE
rden_b => ram_block1a11.PORTBRE
rden_b => ram_block1a12.PORTBRE
rden_b => ram_block1a13.PORTBRE
rden_b => ram_block1a14.PORTBRE
rden_b => ram_block1a15.PORTBRE
rden_b => ram_block1a16.PORTBRE
rden_b => ram_block1a17.PORTBRE
rden_b => ram_block1a18.PORTBRE
rden_b => ram_block1a19.PORTBRE
rden_b => ram_block1a20.PORTBRE
rden_b => ram_block1a21.PORTBRE
rden_b => ram_block1a22.PORTBRE
rden_b => ram_block1a23.PORTBRE
rden_b => ram_block1a24.PORTBRE
rden_b => ram_block1a25.PORTBRE
rden_b => ram_block1a26.PORTBRE
rden_b => ram_block1a27.PORTBRE
rden_b => ram_block1a28.PORTBRE
rden_b => ram_block1a29.PORTBRE
rden_b => ram_block1a30.PORTBRE
rden_b => ram_block1a31.PORTBRE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


|DE10_Standard|device_state_Mem:device_state_mem
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_b[0] => address_b[0].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
data_b[32] => data_b[32].IN1
data_b[33] => data_b[33].IN1
data_b[34] => data_b[34].IN1
data_b[35] => data_b[35].IN1
data_b[36] => data_b[36].IN1
data_b[37] => data_b[37].IN1
data_b[38] => data_b[38].IN1
data_b[39] => data_b[39].IN1
data_b[40] => data_b[40].IN1
data_b[41] => data_b[41].IN1
data_b[42] => data_b[42].IN1
data_b[43] => data_b[43].IN1
data_b[44] => data_b[44].IN1
data_b[45] => data_b[45].IN1
data_b[46] => data_b[46].IN1
data_b[47] => data_b[47].IN1
data_b[48] => data_b[48].IN1
data_b[49] => data_b[49].IN1
data_b[50] => data_b[50].IN1
data_b[51] => data_b[51].IN1
data_b[52] => data_b[52].IN1
data_b[53] => data_b[53].IN1
data_b[54] => data_b[54].IN1
data_b[55] => data_b[55].IN1
data_b[56] => data_b[56].IN1
data_b[57] => data_b[57].IN1
data_b[58] => data_b[58].IN1
data_b[59] => data_b[59].IN1
data_b[60] => data_b[60].IN1
data_b[61] => data_b[61].IN1
data_b[62] => data_b[62].IN1
data_b[63] => data_b[63].IN1
data_b[64] => data_b[64].IN1
data_b[65] => data_b[65].IN1
data_b[66] => data_b[66].IN1
data_b[67] => data_b[67].IN1
data_b[68] => data_b[68].IN1
data_b[69] => data_b[69].IN1
data_b[70] => data_b[70].IN1
data_b[71] => data_b[71].IN1
data_b[72] => data_b[72].IN1
data_b[73] => data_b[73].IN1
data_b[74] => data_b[74].IN1
data_b[75] => data_b[75].IN1
data_b[76] => data_b[76].IN1
data_b[77] => data_b[77].IN1
data_b[78] => data_b[78].IN1
data_b[79] => data_b[79].IN1
data_b[80] => data_b[80].IN1
data_b[81] => data_b[81].IN1
data_b[82] => data_b[82].IN1
data_b[83] => data_b[83].IN1
data_b[84] => data_b[84].IN1
data_b[85] => data_b[85].IN1
data_b[86] => data_b[86].IN1
data_b[87] => data_b[87].IN1
data_b[88] => data_b[88].IN1
data_b[89] => data_b[89].IN1
data_b[90] => data_b[90].IN1
data_b[91] => data_b[91].IN1
data_b[92] => data_b[92].IN1
data_b[93] => data_b[93].IN1
data_b[94] => data_b[94].IN1
data_b[95] => data_b[95].IN1
data_b[96] => data_b[96].IN1
data_b[97] => data_b[97].IN1
data_b[98] => data_b[98].IN1
data_b[99] => data_b[99].IN1
data_b[100] => data_b[100].IN1
data_b[101] => data_b[101].IN1
data_b[102] => data_b[102].IN1
data_b[103] => data_b[103].IN1
data_b[104] => data_b[104].IN1
data_b[105] => data_b[105].IN1
data_b[106] => data_b[106].IN1
data_b[107] => data_b[107].IN1
data_b[108] => data_b[108].IN1
data_b[109] => data_b[109].IN1
data_b[110] => data_b[110].IN1
data_b[111] => data_b[111].IN1
data_b[112] => data_b[112].IN1
data_b[113] => data_b[113].IN1
data_b[114] => data_b[114].IN1
data_b[115] => data_b[115].IN1
data_b[116] => data_b[116].IN1
data_b[117] => data_b[117].IN1
data_b[118] => data_b[118].IN1
data_b[119] => data_b[119].IN1
data_b[120] => data_b[120].IN1
data_b[121] => data_b[121].IN1
data_b[122] => data_b[122].IN1
data_b[123] => data_b[123].IN1
data_b[124] => data_b[124].IN1
data_b[125] => data_b[125].IN1
data_b[126] => data_b[126].IN1
data_b[127] => data_b[127].IN1
data_b[128] => data_b[128].IN1
data_b[129] => data_b[129].IN1
data_b[130] => data_b[130].IN1
data_b[131] => data_b[131].IN1
data_b[132] => data_b[132].IN1
data_b[133] => data_b[133].IN1
data_b[134] => data_b[134].IN1
data_b[135] => data_b[135].IN1
data_b[136] => data_b[136].IN1
data_b[137] => data_b[137].IN1
data_b[138] => data_b[138].IN1
data_b[139] => data_b[139].IN1
data_b[140] => data_b[140].IN1
data_b[141] => data_b[141].IN1
data_b[142] => data_b[142].IN1
data_b[143] => data_b[143].IN1
data_b[144] => data_b[144].IN1
data_b[145] => data_b[145].IN1
data_b[146] => data_b[146].IN1
data_b[147] => data_b[147].IN1
data_b[148] => data_b[148].IN1
data_b[149] => data_b[149].IN1
data_b[150] => data_b[150].IN1
data_b[151] => data_b[151].IN1
data_b[152] => data_b[152].IN1
data_b[153] => data_b[153].IN1
data_b[154] => data_b[154].IN1
data_b[155] => data_b[155].IN1
data_b[156] => data_b[156].IN1
data_b[157] => data_b[157].IN1
data_b[158] => data_b[158].IN1
data_b[159] => data_b[159].IN1
data_b[160] => data_b[160].IN1
data_b[161] => data_b[161].IN1
data_b[162] => data_b[162].IN1
data_b[163] => data_b[163].IN1
data_b[164] => data_b[164].IN1
data_b[165] => data_b[165].IN1
data_b[166] => data_b[166].IN1
data_b[167] => data_b[167].IN1
data_b[168] => data_b[168].IN1
data_b[169] => data_b[169].IN1
data_b[170] => data_b[170].IN1
data_b[171] => data_b[171].IN1
data_b[172] => data_b[172].IN1
data_b[173] => data_b[173].IN1
data_b[174] => data_b[174].IN1
data_b[175] => data_b[175].IN1
data_b[176] => data_b[176].IN1
data_b[177] => data_b[177].IN1
data_b[178] => data_b[178].IN1
data_b[179] => data_b[179].IN1
data_b[180] => data_b[180].IN1
data_b[181] => data_b[181].IN1
data_b[182] => data_b[182].IN1
data_b[183] => data_b[183].IN1
data_b[184] => data_b[184].IN1
data_b[185] => data_b[185].IN1
data_b[186] => data_b[186].IN1
data_b[187] => data_b[187].IN1
data_b[188] => data_b[188].IN1
data_b[189] => data_b[189].IN1
data_b[190] => data_b[190].IN1
data_b[191] => data_b[191].IN1
data_b[192] => data_b[192].IN1
data_b[193] => data_b[193].IN1
data_b[194] => data_b[194].IN1
data_b[195] => data_b[195].IN1
data_b[196] => data_b[196].IN1
data_b[197] => data_b[197].IN1
data_b[198] => data_b[198].IN1
data_b[199] => data_b[199].IN1
data_b[200] => data_b[200].IN1
data_b[201] => data_b[201].IN1
data_b[202] => data_b[202].IN1
data_b[203] => data_b[203].IN1
data_b[204] => data_b[204].IN1
data_b[205] => data_b[205].IN1
data_b[206] => data_b[206].IN1
data_b[207] => data_b[207].IN1
data_b[208] => data_b[208].IN1
data_b[209] => data_b[209].IN1
data_b[210] => data_b[210].IN1
data_b[211] => data_b[211].IN1
data_b[212] => data_b[212].IN1
data_b[213] => data_b[213].IN1
data_b[214] => data_b[214].IN1
data_b[215] => data_b[215].IN1
data_b[216] => data_b[216].IN1
data_b[217] => data_b[217].IN1
data_b[218] => data_b[218].IN1
data_b[219] => data_b[219].IN1
data_b[220] => data_b[220].IN1
data_b[221] => data_b[221].IN1
data_b[222] => data_b[222].IN1
data_b[223] => data_b[223].IN1
data_b[224] => data_b[224].IN1
data_b[225] => data_b[225].IN1
data_b[226] => data_b[226].IN1
data_b[227] => data_b[227].IN1
data_b[228] => data_b[228].IN1
data_b[229] => data_b[229].IN1
data_b[230] => data_b[230].IN1
data_b[231] => data_b[231].IN1
data_b[232] => data_b[232].IN1
data_b[233] => data_b[233].IN1
data_b[234] => data_b[234].IN1
data_b[235] => data_b[235].IN1
data_b[236] => data_b[236].IN1
data_b[237] => data_b[237].IN1
data_b[238] => data_b[238].IN1
data_b[239] => data_b[239].IN1
data_b[240] => data_b[240].IN1
data_b[241] => data_b[241].IN1
data_b[242] => data_b[242].IN1
data_b[243] => data_b[243].IN1
data_b[244] => data_b[244].IN1
data_b[245] => data_b[245].IN1
data_b[246] => data_b[246].IN1
data_b[247] => data_b[247].IN1
data_b[248] => data_b[248].IN1
data_b[249] => data_b[249].IN1
data_b[250] => data_b[250].IN1
data_b[251] => data_b[251].IN1
data_b[252] => data_b[252].IN1
data_b[253] => data_b[253].IN1
data_b[254] => data_b[254].IN1
data_b[255] => data_b[255].IN1
data_b[256] => data_b[256].IN1
data_b[257] => data_b[257].IN1
data_b[258] => data_b[258].IN1
data_b[259] => data_b[259].IN1
data_b[260] => data_b[260].IN1
data_b[261] => data_b[261].IN1
data_b[262] => data_b[262].IN1
data_b[263] => data_b[263].IN1
data_b[264] => data_b[264].IN1
data_b[265] => data_b[265].IN1
data_b[266] => data_b[266].IN1
data_b[267] => data_b[267].IN1
data_b[268] => data_b[268].IN1
data_b[269] => data_b[269].IN1
data_b[270] => data_b[270].IN1
data_b[271] => data_b[271].IN1
data_b[272] => data_b[272].IN1
data_b[273] => data_b[273].IN1
data_b[274] => data_b[274].IN1
data_b[275] => data_b[275].IN1
data_b[276] => data_b[276].IN1
data_b[277] => data_b[277].IN1
data_b[278] => data_b[278].IN1
data_b[279] => data_b[279].IN1
data_b[280] => data_b[280].IN1
data_b[281] => data_b[281].IN1
data_b[282] => data_b[282].IN1
data_b[283] => data_b[283].IN1
data_b[284] => data_b[284].IN1
data_b[285] => data_b[285].IN1
data_b[286] => data_b[286].IN1
data_b[287] => data_b[287].IN1
data_b[288] => data_b[288].IN1
data_b[289] => data_b[289].IN1
data_b[290] => data_b[290].IN1
data_b[291] => data_b[291].IN1
data_b[292] => data_b[292].IN1
data_b[293] => data_b[293].IN1
data_b[294] => data_b[294].IN1
data_b[295] => data_b[295].IN1
data_b[296] => data_b[296].IN1
data_b[297] => data_b[297].IN1
data_b[298] => data_b[298].IN1
data_b[299] => data_b[299].IN1
data_b[300] => data_b[300].IN1
data_b[301] => data_b[301].IN1
data_b[302] => data_b[302].IN1
data_b[303] => data_b[303].IN1
data_b[304] => data_b[304].IN1
data_b[305] => data_b[305].IN1
data_b[306] => data_b[306].IN1
data_b[307] => data_b[307].IN1
data_b[308] => data_b[308].IN1
data_b[309] => data_b[309].IN1
data_b[310] => data_b[310].IN1
data_b[311] => data_b[311].IN1
data_b[312] => data_b[312].IN1
data_b[313] => data_b[313].IN1
data_b[314] => data_b[314].IN1
data_b[315] => data_b[315].IN1
data_b[316] => data_b[316].IN1
data_b[317] => data_b[317].IN1
data_b[318] => data_b[318].IN1
data_b[319] => data_b[319].IN1
data_b[320] => data_b[320].IN1
data_b[321] => data_b[321].IN1
data_b[322] => data_b[322].IN1
data_b[323] => data_b[323].IN1
data_b[324] => data_b[324].IN1
data_b[325] => data_b[325].IN1
data_b[326] => data_b[326].IN1
data_b[327] => data_b[327].IN1
data_b[328] => data_b[328].IN1
data_b[329] => data_b[329].IN1
data_b[330] => data_b[330].IN1
data_b[331] => data_b[331].IN1
data_b[332] => data_b[332].IN1
data_b[333] => data_b[333].IN1
data_b[334] => data_b[334].IN1
data_b[335] => data_b[335].IN1
data_b[336] => data_b[336].IN1
data_b[337] => data_b[337].IN1
data_b[338] => data_b[338].IN1
data_b[339] => data_b[339].IN1
data_b[340] => data_b[340].IN1
data_b[341] => data_b[341].IN1
data_b[342] => data_b[342].IN1
data_b[343] => data_b[343].IN1
data_b[344] => data_b[344].IN1
data_b[345] => data_b[345].IN1
data_b[346] => data_b[346].IN1
data_b[347] => data_b[347].IN1
data_b[348] => data_b[348].IN1
data_b[349] => data_b[349].IN1
data_b[350] => data_b[350].IN1
data_b[351] => data_b[351].IN1
data_b[352] => data_b[352].IN1
data_b[353] => data_b[353].IN1
data_b[354] => data_b[354].IN1
data_b[355] => data_b[355].IN1
data_b[356] => data_b[356].IN1
data_b[357] => data_b[357].IN1
data_b[358] => data_b[358].IN1
data_b[359] => data_b[359].IN1
data_b[360] => data_b[360].IN1
data_b[361] => data_b[361].IN1
data_b[362] => data_b[362].IN1
data_b[363] => data_b[363].IN1
data_b[364] => data_b[364].IN1
data_b[365] => data_b[365].IN1
data_b[366] => data_b[366].IN1
data_b[367] => data_b[367].IN1
data_b[368] => data_b[368].IN1
data_b[369] => data_b[369].IN1
data_b[370] => data_b[370].IN1
data_b[371] => data_b[371].IN1
data_b[372] => data_b[372].IN1
data_b[373] => data_b[373].IN1
data_b[374] => data_b[374].IN1
data_b[375] => data_b[375].IN1
data_b[376] => data_b[376].IN1
data_b[377] => data_b[377].IN1
data_b[378] => data_b[378].IN1
data_b[379] => data_b[379].IN1
data_b[380] => data_b[380].IN1
data_b[381] => data_b[381].IN1
data_b[382] => data_b[382].IN1
data_b[383] => data_b[383].IN1
data_b[384] => data_b[384].IN1
data_b[385] => data_b[385].IN1
data_b[386] => data_b[386].IN1
data_b[387] => data_b[387].IN1
data_b[388] => data_b[388].IN1
data_b[389] => data_b[389].IN1
data_b[390] => data_b[390].IN1
data_b[391] => data_b[391].IN1
data_b[392] => data_b[392].IN1
data_b[393] => data_b[393].IN1
data_b[394] => data_b[394].IN1
data_b[395] => data_b[395].IN1
data_b[396] => data_b[396].IN1
data_b[397] => data_b[397].IN1
data_b[398] => data_b[398].IN1
data_b[399] => data_b[399].IN1
data_b[400] => data_b[400].IN1
data_b[401] => data_b[401].IN1
data_b[402] => data_b[402].IN1
data_b[403] => data_b[403].IN1
data_b[404] => data_b[404].IN1
data_b[405] => data_b[405].IN1
data_b[406] => data_b[406].IN1
data_b[407] => data_b[407].IN1
data_b[408] => data_b[408].IN1
data_b[409] => data_b[409].IN1
data_b[410] => data_b[410].IN1
data_b[411] => data_b[411].IN1
data_b[412] => data_b[412].IN1
data_b[413] => data_b[413].IN1
data_b[414] => data_b[414].IN1
data_b[415] => data_b[415].IN1
data_b[416] => data_b[416].IN1
data_b[417] => data_b[417].IN1
data_b[418] => data_b[418].IN1
data_b[419] => data_b[419].IN1
data_b[420] => data_b[420].IN1
data_b[421] => data_b[421].IN1
data_b[422] => data_b[422].IN1
data_b[423] => data_b[423].IN1
data_b[424] => data_b[424].IN1
data_b[425] => data_b[425].IN1
data_b[426] => data_b[426].IN1
data_b[427] => data_b[427].IN1
data_b[428] => data_b[428].IN1
data_b[429] => data_b[429].IN1
data_b[430] => data_b[430].IN1
data_b[431] => data_b[431].IN1
data_b[432] => data_b[432].IN1
data_b[433] => data_b[433].IN1
data_b[434] => data_b[434].IN1
data_b[435] => data_b[435].IN1
data_b[436] => data_b[436].IN1
data_b[437] => data_b[437].IN1
data_b[438] => data_b[438].IN1
data_b[439] => data_b[439].IN1
data_b[440] => data_b[440].IN1
data_b[441] => data_b[441].IN1
data_b[442] => data_b[442].IN1
data_b[443] => data_b[443].IN1
data_b[444] => data_b[444].IN1
data_b[445] => data_b[445].IN1
data_b[446] => data_b[446].IN1
data_b[447] => data_b[447].IN1
data_b[448] => data_b[448].IN1
data_b[449] => data_b[449].IN1
data_b[450] => data_b[450].IN1
data_b[451] => data_b[451].IN1
data_b[452] => data_b[452].IN1
data_b[453] => data_b[453].IN1
data_b[454] => data_b[454].IN1
data_b[455] => data_b[455].IN1
data_b[456] => data_b[456].IN1
data_b[457] => data_b[457].IN1
data_b[458] => data_b[458].IN1
data_b[459] => data_b[459].IN1
data_b[460] => data_b[460].IN1
data_b[461] => data_b[461].IN1
data_b[462] => data_b[462].IN1
data_b[463] => data_b[463].IN1
data_b[464] => data_b[464].IN1
data_b[465] => data_b[465].IN1
data_b[466] => data_b[466].IN1
data_b[467] => data_b[467].IN1
data_b[468] => data_b[468].IN1
data_b[469] => data_b[469].IN1
data_b[470] => data_b[470].IN1
data_b[471] => data_b[471].IN1
data_b[472] => data_b[472].IN1
data_b[473] => data_b[473].IN1
data_b[474] => data_b[474].IN1
data_b[475] => data_b[475].IN1
data_b[476] => data_b[476].IN1
data_b[477] => data_b[477].IN1
data_b[478] => data_b[478].IN1
data_b[479] => data_b[479].IN1
data_b[480] => data_b[480].IN1
data_b[481] => data_b[481].IN1
data_b[482] => data_b[482].IN1
data_b[483] => data_b[483].IN1
data_b[484] => data_b[484].IN1
data_b[485] => data_b[485].IN1
data_b[486] => data_b[486].IN1
data_b[487] => data_b[487].IN1
data_b[488] => data_b[488].IN1
data_b[489] => data_b[489].IN1
data_b[490] => data_b[490].IN1
data_b[491] => data_b[491].IN1
data_b[492] => data_b[492].IN1
data_b[493] => data_b[493].IN1
data_b[494] => data_b[494].IN1
data_b[495] => data_b[495].IN1
data_b[496] => data_b[496].IN1
data_b[497] => data_b[497].IN1
data_b[498] => data_b[498].IN1
data_b[499] => data_b[499].IN1
data_b[500] => data_b[500].IN1
data_b[501] => data_b[501].IN1
data_b[502] => data_b[502].IN1
data_b[503] => data_b[503].IN1
data_b[504] => data_b[504].IN1
data_b[505] => data_b[505].IN1
data_b[506] => data_b[506].IN1
data_b[507] => data_b[507].IN1
data_b[508] => data_b[508].IN1
data_b[509] => data_b[509].IN1
data_b[510] => data_b[510].IN1
data_b[511] => data_b[511].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b
q_b[32] <= altsyncram:altsyncram_component.q_b
q_b[33] <= altsyncram:altsyncram_component.q_b
q_b[34] <= altsyncram:altsyncram_component.q_b
q_b[35] <= altsyncram:altsyncram_component.q_b
q_b[36] <= altsyncram:altsyncram_component.q_b
q_b[37] <= altsyncram:altsyncram_component.q_b
q_b[38] <= altsyncram:altsyncram_component.q_b
q_b[39] <= altsyncram:altsyncram_component.q_b
q_b[40] <= altsyncram:altsyncram_component.q_b
q_b[41] <= altsyncram:altsyncram_component.q_b
q_b[42] <= altsyncram:altsyncram_component.q_b
q_b[43] <= altsyncram:altsyncram_component.q_b
q_b[44] <= altsyncram:altsyncram_component.q_b
q_b[45] <= altsyncram:altsyncram_component.q_b
q_b[46] <= altsyncram:altsyncram_component.q_b
q_b[47] <= altsyncram:altsyncram_component.q_b
q_b[48] <= altsyncram:altsyncram_component.q_b
q_b[49] <= altsyncram:altsyncram_component.q_b
q_b[50] <= altsyncram:altsyncram_component.q_b
q_b[51] <= altsyncram:altsyncram_component.q_b
q_b[52] <= altsyncram:altsyncram_component.q_b
q_b[53] <= altsyncram:altsyncram_component.q_b
q_b[54] <= altsyncram:altsyncram_component.q_b
q_b[55] <= altsyncram:altsyncram_component.q_b
q_b[56] <= altsyncram:altsyncram_component.q_b
q_b[57] <= altsyncram:altsyncram_component.q_b
q_b[58] <= altsyncram:altsyncram_component.q_b
q_b[59] <= altsyncram:altsyncram_component.q_b
q_b[60] <= altsyncram:altsyncram_component.q_b
q_b[61] <= altsyncram:altsyncram_component.q_b
q_b[62] <= altsyncram:altsyncram_component.q_b
q_b[63] <= altsyncram:altsyncram_component.q_b
q_b[64] <= altsyncram:altsyncram_component.q_b
q_b[65] <= altsyncram:altsyncram_component.q_b
q_b[66] <= altsyncram:altsyncram_component.q_b
q_b[67] <= altsyncram:altsyncram_component.q_b
q_b[68] <= altsyncram:altsyncram_component.q_b
q_b[69] <= altsyncram:altsyncram_component.q_b
q_b[70] <= altsyncram:altsyncram_component.q_b
q_b[71] <= altsyncram:altsyncram_component.q_b
q_b[72] <= altsyncram:altsyncram_component.q_b
q_b[73] <= altsyncram:altsyncram_component.q_b
q_b[74] <= altsyncram:altsyncram_component.q_b
q_b[75] <= altsyncram:altsyncram_component.q_b
q_b[76] <= altsyncram:altsyncram_component.q_b
q_b[77] <= altsyncram:altsyncram_component.q_b
q_b[78] <= altsyncram:altsyncram_component.q_b
q_b[79] <= altsyncram:altsyncram_component.q_b
q_b[80] <= altsyncram:altsyncram_component.q_b
q_b[81] <= altsyncram:altsyncram_component.q_b
q_b[82] <= altsyncram:altsyncram_component.q_b
q_b[83] <= altsyncram:altsyncram_component.q_b
q_b[84] <= altsyncram:altsyncram_component.q_b
q_b[85] <= altsyncram:altsyncram_component.q_b
q_b[86] <= altsyncram:altsyncram_component.q_b
q_b[87] <= altsyncram:altsyncram_component.q_b
q_b[88] <= altsyncram:altsyncram_component.q_b
q_b[89] <= altsyncram:altsyncram_component.q_b
q_b[90] <= altsyncram:altsyncram_component.q_b
q_b[91] <= altsyncram:altsyncram_component.q_b
q_b[92] <= altsyncram:altsyncram_component.q_b
q_b[93] <= altsyncram:altsyncram_component.q_b
q_b[94] <= altsyncram:altsyncram_component.q_b
q_b[95] <= altsyncram:altsyncram_component.q_b
q_b[96] <= altsyncram:altsyncram_component.q_b
q_b[97] <= altsyncram:altsyncram_component.q_b
q_b[98] <= altsyncram:altsyncram_component.q_b
q_b[99] <= altsyncram:altsyncram_component.q_b
q_b[100] <= altsyncram:altsyncram_component.q_b
q_b[101] <= altsyncram:altsyncram_component.q_b
q_b[102] <= altsyncram:altsyncram_component.q_b
q_b[103] <= altsyncram:altsyncram_component.q_b
q_b[104] <= altsyncram:altsyncram_component.q_b
q_b[105] <= altsyncram:altsyncram_component.q_b
q_b[106] <= altsyncram:altsyncram_component.q_b
q_b[107] <= altsyncram:altsyncram_component.q_b
q_b[108] <= altsyncram:altsyncram_component.q_b
q_b[109] <= altsyncram:altsyncram_component.q_b
q_b[110] <= altsyncram:altsyncram_component.q_b
q_b[111] <= altsyncram:altsyncram_component.q_b
q_b[112] <= altsyncram:altsyncram_component.q_b
q_b[113] <= altsyncram:altsyncram_component.q_b
q_b[114] <= altsyncram:altsyncram_component.q_b
q_b[115] <= altsyncram:altsyncram_component.q_b
q_b[116] <= altsyncram:altsyncram_component.q_b
q_b[117] <= altsyncram:altsyncram_component.q_b
q_b[118] <= altsyncram:altsyncram_component.q_b
q_b[119] <= altsyncram:altsyncram_component.q_b
q_b[120] <= altsyncram:altsyncram_component.q_b
q_b[121] <= altsyncram:altsyncram_component.q_b
q_b[122] <= altsyncram:altsyncram_component.q_b
q_b[123] <= altsyncram:altsyncram_component.q_b
q_b[124] <= altsyncram:altsyncram_component.q_b
q_b[125] <= altsyncram:altsyncram_component.q_b
q_b[126] <= altsyncram:altsyncram_component.q_b
q_b[127] <= altsyncram:altsyncram_component.q_b
q_b[128] <= altsyncram:altsyncram_component.q_b
q_b[129] <= altsyncram:altsyncram_component.q_b
q_b[130] <= altsyncram:altsyncram_component.q_b
q_b[131] <= altsyncram:altsyncram_component.q_b
q_b[132] <= altsyncram:altsyncram_component.q_b
q_b[133] <= altsyncram:altsyncram_component.q_b
q_b[134] <= altsyncram:altsyncram_component.q_b
q_b[135] <= altsyncram:altsyncram_component.q_b
q_b[136] <= altsyncram:altsyncram_component.q_b
q_b[137] <= altsyncram:altsyncram_component.q_b
q_b[138] <= altsyncram:altsyncram_component.q_b
q_b[139] <= altsyncram:altsyncram_component.q_b
q_b[140] <= altsyncram:altsyncram_component.q_b
q_b[141] <= altsyncram:altsyncram_component.q_b
q_b[142] <= altsyncram:altsyncram_component.q_b
q_b[143] <= altsyncram:altsyncram_component.q_b
q_b[144] <= altsyncram:altsyncram_component.q_b
q_b[145] <= altsyncram:altsyncram_component.q_b
q_b[146] <= altsyncram:altsyncram_component.q_b
q_b[147] <= altsyncram:altsyncram_component.q_b
q_b[148] <= altsyncram:altsyncram_component.q_b
q_b[149] <= altsyncram:altsyncram_component.q_b
q_b[150] <= altsyncram:altsyncram_component.q_b
q_b[151] <= altsyncram:altsyncram_component.q_b
q_b[152] <= altsyncram:altsyncram_component.q_b
q_b[153] <= altsyncram:altsyncram_component.q_b
q_b[154] <= altsyncram:altsyncram_component.q_b
q_b[155] <= altsyncram:altsyncram_component.q_b
q_b[156] <= altsyncram:altsyncram_component.q_b
q_b[157] <= altsyncram:altsyncram_component.q_b
q_b[158] <= altsyncram:altsyncram_component.q_b
q_b[159] <= altsyncram:altsyncram_component.q_b
q_b[160] <= altsyncram:altsyncram_component.q_b
q_b[161] <= altsyncram:altsyncram_component.q_b
q_b[162] <= altsyncram:altsyncram_component.q_b
q_b[163] <= altsyncram:altsyncram_component.q_b
q_b[164] <= altsyncram:altsyncram_component.q_b
q_b[165] <= altsyncram:altsyncram_component.q_b
q_b[166] <= altsyncram:altsyncram_component.q_b
q_b[167] <= altsyncram:altsyncram_component.q_b
q_b[168] <= altsyncram:altsyncram_component.q_b
q_b[169] <= altsyncram:altsyncram_component.q_b
q_b[170] <= altsyncram:altsyncram_component.q_b
q_b[171] <= altsyncram:altsyncram_component.q_b
q_b[172] <= altsyncram:altsyncram_component.q_b
q_b[173] <= altsyncram:altsyncram_component.q_b
q_b[174] <= altsyncram:altsyncram_component.q_b
q_b[175] <= altsyncram:altsyncram_component.q_b
q_b[176] <= altsyncram:altsyncram_component.q_b
q_b[177] <= altsyncram:altsyncram_component.q_b
q_b[178] <= altsyncram:altsyncram_component.q_b
q_b[179] <= altsyncram:altsyncram_component.q_b
q_b[180] <= altsyncram:altsyncram_component.q_b
q_b[181] <= altsyncram:altsyncram_component.q_b
q_b[182] <= altsyncram:altsyncram_component.q_b
q_b[183] <= altsyncram:altsyncram_component.q_b
q_b[184] <= altsyncram:altsyncram_component.q_b
q_b[185] <= altsyncram:altsyncram_component.q_b
q_b[186] <= altsyncram:altsyncram_component.q_b
q_b[187] <= altsyncram:altsyncram_component.q_b
q_b[188] <= altsyncram:altsyncram_component.q_b
q_b[189] <= altsyncram:altsyncram_component.q_b
q_b[190] <= altsyncram:altsyncram_component.q_b
q_b[191] <= altsyncram:altsyncram_component.q_b
q_b[192] <= altsyncram:altsyncram_component.q_b
q_b[193] <= altsyncram:altsyncram_component.q_b
q_b[194] <= altsyncram:altsyncram_component.q_b
q_b[195] <= altsyncram:altsyncram_component.q_b
q_b[196] <= altsyncram:altsyncram_component.q_b
q_b[197] <= altsyncram:altsyncram_component.q_b
q_b[198] <= altsyncram:altsyncram_component.q_b
q_b[199] <= altsyncram:altsyncram_component.q_b
q_b[200] <= altsyncram:altsyncram_component.q_b
q_b[201] <= altsyncram:altsyncram_component.q_b
q_b[202] <= altsyncram:altsyncram_component.q_b
q_b[203] <= altsyncram:altsyncram_component.q_b
q_b[204] <= altsyncram:altsyncram_component.q_b
q_b[205] <= altsyncram:altsyncram_component.q_b
q_b[206] <= altsyncram:altsyncram_component.q_b
q_b[207] <= altsyncram:altsyncram_component.q_b
q_b[208] <= altsyncram:altsyncram_component.q_b
q_b[209] <= altsyncram:altsyncram_component.q_b
q_b[210] <= altsyncram:altsyncram_component.q_b
q_b[211] <= altsyncram:altsyncram_component.q_b
q_b[212] <= altsyncram:altsyncram_component.q_b
q_b[213] <= altsyncram:altsyncram_component.q_b
q_b[214] <= altsyncram:altsyncram_component.q_b
q_b[215] <= altsyncram:altsyncram_component.q_b
q_b[216] <= altsyncram:altsyncram_component.q_b
q_b[217] <= altsyncram:altsyncram_component.q_b
q_b[218] <= altsyncram:altsyncram_component.q_b
q_b[219] <= altsyncram:altsyncram_component.q_b
q_b[220] <= altsyncram:altsyncram_component.q_b
q_b[221] <= altsyncram:altsyncram_component.q_b
q_b[222] <= altsyncram:altsyncram_component.q_b
q_b[223] <= altsyncram:altsyncram_component.q_b
q_b[224] <= altsyncram:altsyncram_component.q_b
q_b[225] <= altsyncram:altsyncram_component.q_b
q_b[226] <= altsyncram:altsyncram_component.q_b
q_b[227] <= altsyncram:altsyncram_component.q_b
q_b[228] <= altsyncram:altsyncram_component.q_b
q_b[229] <= altsyncram:altsyncram_component.q_b
q_b[230] <= altsyncram:altsyncram_component.q_b
q_b[231] <= altsyncram:altsyncram_component.q_b
q_b[232] <= altsyncram:altsyncram_component.q_b
q_b[233] <= altsyncram:altsyncram_component.q_b
q_b[234] <= altsyncram:altsyncram_component.q_b
q_b[235] <= altsyncram:altsyncram_component.q_b
q_b[236] <= altsyncram:altsyncram_component.q_b
q_b[237] <= altsyncram:altsyncram_component.q_b
q_b[238] <= altsyncram:altsyncram_component.q_b
q_b[239] <= altsyncram:altsyncram_component.q_b
q_b[240] <= altsyncram:altsyncram_component.q_b
q_b[241] <= altsyncram:altsyncram_component.q_b
q_b[242] <= altsyncram:altsyncram_component.q_b
q_b[243] <= altsyncram:altsyncram_component.q_b
q_b[244] <= altsyncram:altsyncram_component.q_b
q_b[245] <= altsyncram:altsyncram_component.q_b
q_b[246] <= altsyncram:altsyncram_component.q_b
q_b[247] <= altsyncram:altsyncram_component.q_b
q_b[248] <= altsyncram:altsyncram_component.q_b
q_b[249] <= altsyncram:altsyncram_component.q_b
q_b[250] <= altsyncram:altsyncram_component.q_b
q_b[251] <= altsyncram:altsyncram_component.q_b
q_b[252] <= altsyncram:altsyncram_component.q_b
q_b[253] <= altsyncram:altsyncram_component.q_b
q_b[254] <= altsyncram:altsyncram_component.q_b
q_b[255] <= altsyncram:altsyncram_component.q_b
q_b[256] <= altsyncram:altsyncram_component.q_b
q_b[257] <= altsyncram:altsyncram_component.q_b
q_b[258] <= altsyncram:altsyncram_component.q_b
q_b[259] <= altsyncram:altsyncram_component.q_b
q_b[260] <= altsyncram:altsyncram_component.q_b
q_b[261] <= altsyncram:altsyncram_component.q_b
q_b[262] <= altsyncram:altsyncram_component.q_b
q_b[263] <= altsyncram:altsyncram_component.q_b
q_b[264] <= altsyncram:altsyncram_component.q_b
q_b[265] <= altsyncram:altsyncram_component.q_b
q_b[266] <= altsyncram:altsyncram_component.q_b
q_b[267] <= altsyncram:altsyncram_component.q_b
q_b[268] <= altsyncram:altsyncram_component.q_b
q_b[269] <= altsyncram:altsyncram_component.q_b
q_b[270] <= altsyncram:altsyncram_component.q_b
q_b[271] <= altsyncram:altsyncram_component.q_b
q_b[272] <= altsyncram:altsyncram_component.q_b
q_b[273] <= altsyncram:altsyncram_component.q_b
q_b[274] <= altsyncram:altsyncram_component.q_b
q_b[275] <= altsyncram:altsyncram_component.q_b
q_b[276] <= altsyncram:altsyncram_component.q_b
q_b[277] <= altsyncram:altsyncram_component.q_b
q_b[278] <= altsyncram:altsyncram_component.q_b
q_b[279] <= altsyncram:altsyncram_component.q_b
q_b[280] <= altsyncram:altsyncram_component.q_b
q_b[281] <= altsyncram:altsyncram_component.q_b
q_b[282] <= altsyncram:altsyncram_component.q_b
q_b[283] <= altsyncram:altsyncram_component.q_b
q_b[284] <= altsyncram:altsyncram_component.q_b
q_b[285] <= altsyncram:altsyncram_component.q_b
q_b[286] <= altsyncram:altsyncram_component.q_b
q_b[287] <= altsyncram:altsyncram_component.q_b
q_b[288] <= altsyncram:altsyncram_component.q_b
q_b[289] <= altsyncram:altsyncram_component.q_b
q_b[290] <= altsyncram:altsyncram_component.q_b
q_b[291] <= altsyncram:altsyncram_component.q_b
q_b[292] <= altsyncram:altsyncram_component.q_b
q_b[293] <= altsyncram:altsyncram_component.q_b
q_b[294] <= altsyncram:altsyncram_component.q_b
q_b[295] <= altsyncram:altsyncram_component.q_b
q_b[296] <= altsyncram:altsyncram_component.q_b
q_b[297] <= altsyncram:altsyncram_component.q_b
q_b[298] <= altsyncram:altsyncram_component.q_b
q_b[299] <= altsyncram:altsyncram_component.q_b
q_b[300] <= altsyncram:altsyncram_component.q_b
q_b[301] <= altsyncram:altsyncram_component.q_b
q_b[302] <= altsyncram:altsyncram_component.q_b
q_b[303] <= altsyncram:altsyncram_component.q_b
q_b[304] <= altsyncram:altsyncram_component.q_b
q_b[305] <= altsyncram:altsyncram_component.q_b
q_b[306] <= altsyncram:altsyncram_component.q_b
q_b[307] <= altsyncram:altsyncram_component.q_b
q_b[308] <= altsyncram:altsyncram_component.q_b
q_b[309] <= altsyncram:altsyncram_component.q_b
q_b[310] <= altsyncram:altsyncram_component.q_b
q_b[311] <= altsyncram:altsyncram_component.q_b
q_b[312] <= altsyncram:altsyncram_component.q_b
q_b[313] <= altsyncram:altsyncram_component.q_b
q_b[314] <= altsyncram:altsyncram_component.q_b
q_b[315] <= altsyncram:altsyncram_component.q_b
q_b[316] <= altsyncram:altsyncram_component.q_b
q_b[317] <= altsyncram:altsyncram_component.q_b
q_b[318] <= altsyncram:altsyncram_component.q_b
q_b[319] <= altsyncram:altsyncram_component.q_b
q_b[320] <= altsyncram:altsyncram_component.q_b
q_b[321] <= altsyncram:altsyncram_component.q_b
q_b[322] <= altsyncram:altsyncram_component.q_b
q_b[323] <= altsyncram:altsyncram_component.q_b
q_b[324] <= altsyncram:altsyncram_component.q_b
q_b[325] <= altsyncram:altsyncram_component.q_b
q_b[326] <= altsyncram:altsyncram_component.q_b
q_b[327] <= altsyncram:altsyncram_component.q_b
q_b[328] <= altsyncram:altsyncram_component.q_b
q_b[329] <= altsyncram:altsyncram_component.q_b
q_b[330] <= altsyncram:altsyncram_component.q_b
q_b[331] <= altsyncram:altsyncram_component.q_b
q_b[332] <= altsyncram:altsyncram_component.q_b
q_b[333] <= altsyncram:altsyncram_component.q_b
q_b[334] <= altsyncram:altsyncram_component.q_b
q_b[335] <= altsyncram:altsyncram_component.q_b
q_b[336] <= altsyncram:altsyncram_component.q_b
q_b[337] <= altsyncram:altsyncram_component.q_b
q_b[338] <= altsyncram:altsyncram_component.q_b
q_b[339] <= altsyncram:altsyncram_component.q_b
q_b[340] <= altsyncram:altsyncram_component.q_b
q_b[341] <= altsyncram:altsyncram_component.q_b
q_b[342] <= altsyncram:altsyncram_component.q_b
q_b[343] <= altsyncram:altsyncram_component.q_b
q_b[344] <= altsyncram:altsyncram_component.q_b
q_b[345] <= altsyncram:altsyncram_component.q_b
q_b[346] <= altsyncram:altsyncram_component.q_b
q_b[347] <= altsyncram:altsyncram_component.q_b
q_b[348] <= altsyncram:altsyncram_component.q_b
q_b[349] <= altsyncram:altsyncram_component.q_b
q_b[350] <= altsyncram:altsyncram_component.q_b
q_b[351] <= altsyncram:altsyncram_component.q_b
q_b[352] <= altsyncram:altsyncram_component.q_b
q_b[353] <= altsyncram:altsyncram_component.q_b
q_b[354] <= altsyncram:altsyncram_component.q_b
q_b[355] <= altsyncram:altsyncram_component.q_b
q_b[356] <= altsyncram:altsyncram_component.q_b
q_b[357] <= altsyncram:altsyncram_component.q_b
q_b[358] <= altsyncram:altsyncram_component.q_b
q_b[359] <= altsyncram:altsyncram_component.q_b
q_b[360] <= altsyncram:altsyncram_component.q_b
q_b[361] <= altsyncram:altsyncram_component.q_b
q_b[362] <= altsyncram:altsyncram_component.q_b
q_b[363] <= altsyncram:altsyncram_component.q_b
q_b[364] <= altsyncram:altsyncram_component.q_b
q_b[365] <= altsyncram:altsyncram_component.q_b
q_b[366] <= altsyncram:altsyncram_component.q_b
q_b[367] <= altsyncram:altsyncram_component.q_b
q_b[368] <= altsyncram:altsyncram_component.q_b
q_b[369] <= altsyncram:altsyncram_component.q_b
q_b[370] <= altsyncram:altsyncram_component.q_b
q_b[371] <= altsyncram:altsyncram_component.q_b
q_b[372] <= altsyncram:altsyncram_component.q_b
q_b[373] <= altsyncram:altsyncram_component.q_b
q_b[374] <= altsyncram:altsyncram_component.q_b
q_b[375] <= altsyncram:altsyncram_component.q_b
q_b[376] <= altsyncram:altsyncram_component.q_b
q_b[377] <= altsyncram:altsyncram_component.q_b
q_b[378] <= altsyncram:altsyncram_component.q_b
q_b[379] <= altsyncram:altsyncram_component.q_b
q_b[380] <= altsyncram:altsyncram_component.q_b
q_b[381] <= altsyncram:altsyncram_component.q_b
q_b[382] <= altsyncram:altsyncram_component.q_b
q_b[383] <= altsyncram:altsyncram_component.q_b
q_b[384] <= altsyncram:altsyncram_component.q_b
q_b[385] <= altsyncram:altsyncram_component.q_b
q_b[386] <= altsyncram:altsyncram_component.q_b
q_b[387] <= altsyncram:altsyncram_component.q_b
q_b[388] <= altsyncram:altsyncram_component.q_b
q_b[389] <= altsyncram:altsyncram_component.q_b
q_b[390] <= altsyncram:altsyncram_component.q_b
q_b[391] <= altsyncram:altsyncram_component.q_b
q_b[392] <= altsyncram:altsyncram_component.q_b
q_b[393] <= altsyncram:altsyncram_component.q_b
q_b[394] <= altsyncram:altsyncram_component.q_b
q_b[395] <= altsyncram:altsyncram_component.q_b
q_b[396] <= altsyncram:altsyncram_component.q_b
q_b[397] <= altsyncram:altsyncram_component.q_b
q_b[398] <= altsyncram:altsyncram_component.q_b
q_b[399] <= altsyncram:altsyncram_component.q_b
q_b[400] <= altsyncram:altsyncram_component.q_b
q_b[401] <= altsyncram:altsyncram_component.q_b
q_b[402] <= altsyncram:altsyncram_component.q_b
q_b[403] <= altsyncram:altsyncram_component.q_b
q_b[404] <= altsyncram:altsyncram_component.q_b
q_b[405] <= altsyncram:altsyncram_component.q_b
q_b[406] <= altsyncram:altsyncram_component.q_b
q_b[407] <= altsyncram:altsyncram_component.q_b
q_b[408] <= altsyncram:altsyncram_component.q_b
q_b[409] <= altsyncram:altsyncram_component.q_b
q_b[410] <= altsyncram:altsyncram_component.q_b
q_b[411] <= altsyncram:altsyncram_component.q_b
q_b[412] <= altsyncram:altsyncram_component.q_b
q_b[413] <= altsyncram:altsyncram_component.q_b
q_b[414] <= altsyncram:altsyncram_component.q_b
q_b[415] <= altsyncram:altsyncram_component.q_b
q_b[416] <= altsyncram:altsyncram_component.q_b
q_b[417] <= altsyncram:altsyncram_component.q_b
q_b[418] <= altsyncram:altsyncram_component.q_b
q_b[419] <= altsyncram:altsyncram_component.q_b
q_b[420] <= altsyncram:altsyncram_component.q_b
q_b[421] <= altsyncram:altsyncram_component.q_b
q_b[422] <= altsyncram:altsyncram_component.q_b
q_b[423] <= altsyncram:altsyncram_component.q_b
q_b[424] <= altsyncram:altsyncram_component.q_b
q_b[425] <= altsyncram:altsyncram_component.q_b
q_b[426] <= altsyncram:altsyncram_component.q_b
q_b[427] <= altsyncram:altsyncram_component.q_b
q_b[428] <= altsyncram:altsyncram_component.q_b
q_b[429] <= altsyncram:altsyncram_component.q_b
q_b[430] <= altsyncram:altsyncram_component.q_b
q_b[431] <= altsyncram:altsyncram_component.q_b
q_b[432] <= altsyncram:altsyncram_component.q_b
q_b[433] <= altsyncram:altsyncram_component.q_b
q_b[434] <= altsyncram:altsyncram_component.q_b
q_b[435] <= altsyncram:altsyncram_component.q_b
q_b[436] <= altsyncram:altsyncram_component.q_b
q_b[437] <= altsyncram:altsyncram_component.q_b
q_b[438] <= altsyncram:altsyncram_component.q_b
q_b[439] <= altsyncram:altsyncram_component.q_b
q_b[440] <= altsyncram:altsyncram_component.q_b
q_b[441] <= altsyncram:altsyncram_component.q_b
q_b[442] <= altsyncram:altsyncram_component.q_b
q_b[443] <= altsyncram:altsyncram_component.q_b
q_b[444] <= altsyncram:altsyncram_component.q_b
q_b[445] <= altsyncram:altsyncram_component.q_b
q_b[446] <= altsyncram:altsyncram_component.q_b
q_b[447] <= altsyncram:altsyncram_component.q_b
q_b[448] <= altsyncram:altsyncram_component.q_b
q_b[449] <= altsyncram:altsyncram_component.q_b
q_b[450] <= altsyncram:altsyncram_component.q_b
q_b[451] <= altsyncram:altsyncram_component.q_b
q_b[452] <= altsyncram:altsyncram_component.q_b
q_b[453] <= altsyncram:altsyncram_component.q_b
q_b[454] <= altsyncram:altsyncram_component.q_b
q_b[455] <= altsyncram:altsyncram_component.q_b
q_b[456] <= altsyncram:altsyncram_component.q_b
q_b[457] <= altsyncram:altsyncram_component.q_b
q_b[458] <= altsyncram:altsyncram_component.q_b
q_b[459] <= altsyncram:altsyncram_component.q_b
q_b[460] <= altsyncram:altsyncram_component.q_b
q_b[461] <= altsyncram:altsyncram_component.q_b
q_b[462] <= altsyncram:altsyncram_component.q_b
q_b[463] <= altsyncram:altsyncram_component.q_b
q_b[464] <= altsyncram:altsyncram_component.q_b
q_b[465] <= altsyncram:altsyncram_component.q_b
q_b[466] <= altsyncram:altsyncram_component.q_b
q_b[467] <= altsyncram:altsyncram_component.q_b
q_b[468] <= altsyncram:altsyncram_component.q_b
q_b[469] <= altsyncram:altsyncram_component.q_b
q_b[470] <= altsyncram:altsyncram_component.q_b
q_b[471] <= altsyncram:altsyncram_component.q_b
q_b[472] <= altsyncram:altsyncram_component.q_b
q_b[473] <= altsyncram:altsyncram_component.q_b
q_b[474] <= altsyncram:altsyncram_component.q_b
q_b[475] <= altsyncram:altsyncram_component.q_b
q_b[476] <= altsyncram:altsyncram_component.q_b
q_b[477] <= altsyncram:altsyncram_component.q_b
q_b[478] <= altsyncram:altsyncram_component.q_b
q_b[479] <= altsyncram:altsyncram_component.q_b
q_b[480] <= altsyncram:altsyncram_component.q_b
q_b[481] <= altsyncram:altsyncram_component.q_b
q_b[482] <= altsyncram:altsyncram_component.q_b
q_b[483] <= altsyncram:altsyncram_component.q_b
q_b[484] <= altsyncram:altsyncram_component.q_b
q_b[485] <= altsyncram:altsyncram_component.q_b
q_b[486] <= altsyncram:altsyncram_component.q_b
q_b[487] <= altsyncram:altsyncram_component.q_b
q_b[488] <= altsyncram:altsyncram_component.q_b
q_b[489] <= altsyncram:altsyncram_component.q_b
q_b[490] <= altsyncram:altsyncram_component.q_b
q_b[491] <= altsyncram:altsyncram_component.q_b
q_b[492] <= altsyncram:altsyncram_component.q_b
q_b[493] <= altsyncram:altsyncram_component.q_b
q_b[494] <= altsyncram:altsyncram_component.q_b
q_b[495] <= altsyncram:altsyncram_component.q_b
q_b[496] <= altsyncram:altsyncram_component.q_b
q_b[497] <= altsyncram:altsyncram_component.q_b
q_b[498] <= altsyncram:altsyncram_component.q_b
q_b[499] <= altsyncram:altsyncram_component.q_b
q_b[500] <= altsyncram:altsyncram_component.q_b
q_b[501] <= altsyncram:altsyncram_component.q_b
q_b[502] <= altsyncram:altsyncram_component.q_b
q_b[503] <= altsyncram:altsyncram_component.q_b
q_b[504] <= altsyncram:altsyncram_component.q_b
q_b[505] <= altsyncram:altsyncram_component.q_b
q_b[506] <= altsyncram:altsyncram_component.q_b
q_b[507] <= altsyncram:altsyncram_component.q_b
q_b[508] <= altsyncram:altsyncram_component.q_b
q_b[509] <= altsyncram:altsyncram_component.q_b
q_b[510] <= altsyncram:altsyncram_component.q_b
q_b[511] <= altsyncram:altsyncram_component.q_b


|DE10_Standard|device_state_Mem:device_state_mem|altsyncram:altsyncram_component
wren_a => altsyncram_92p2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_92p2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_92p2:auto_generated.data_a[0]
data_a[1] => altsyncram_92p2:auto_generated.data_a[1]
data_a[2] => altsyncram_92p2:auto_generated.data_a[2]
data_a[3] => altsyncram_92p2:auto_generated.data_a[3]
data_a[4] => altsyncram_92p2:auto_generated.data_a[4]
data_a[5] => altsyncram_92p2:auto_generated.data_a[5]
data_a[6] => altsyncram_92p2:auto_generated.data_a[6]
data_a[7] => altsyncram_92p2:auto_generated.data_a[7]
data_a[8] => altsyncram_92p2:auto_generated.data_a[8]
data_a[9] => altsyncram_92p2:auto_generated.data_a[9]
data_a[10] => altsyncram_92p2:auto_generated.data_a[10]
data_a[11] => altsyncram_92p2:auto_generated.data_a[11]
data_a[12] => altsyncram_92p2:auto_generated.data_a[12]
data_a[13] => altsyncram_92p2:auto_generated.data_a[13]
data_a[14] => altsyncram_92p2:auto_generated.data_a[14]
data_a[15] => altsyncram_92p2:auto_generated.data_a[15]
data_a[16] => altsyncram_92p2:auto_generated.data_a[16]
data_a[17] => altsyncram_92p2:auto_generated.data_a[17]
data_a[18] => altsyncram_92p2:auto_generated.data_a[18]
data_a[19] => altsyncram_92p2:auto_generated.data_a[19]
data_a[20] => altsyncram_92p2:auto_generated.data_a[20]
data_a[21] => altsyncram_92p2:auto_generated.data_a[21]
data_a[22] => altsyncram_92p2:auto_generated.data_a[22]
data_a[23] => altsyncram_92p2:auto_generated.data_a[23]
data_a[24] => altsyncram_92p2:auto_generated.data_a[24]
data_a[25] => altsyncram_92p2:auto_generated.data_a[25]
data_a[26] => altsyncram_92p2:auto_generated.data_a[26]
data_a[27] => altsyncram_92p2:auto_generated.data_a[27]
data_a[28] => altsyncram_92p2:auto_generated.data_a[28]
data_a[29] => altsyncram_92p2:auto_generated.data_a[29]
data_a[30] => altsyncram_92p2:auto_generated.data_a[30]
data_a[31] => altsyncram_92p2:auto_generated.data_a[31]
data_b[0] => altsyncram_92p2:auto_generated.data_b[0]
data_b[1] => altsyncram_92p2:auto_generated.data_b[1]
data_b[2] => altsyncram_92p2:auto_generated.data_b[2]
data_b[3] => altsyncram_92p2:auto_generated.data_b[3]
data_b[4] => altsyncram_92p2:auto_generated.data_b[4]
data_b[5] => altsyncram_92p2:auto_generated.data_b[5]
data_b[6] => altsyncram_92p2:auto_generated.data_b[6]
data_b[7] => altsyncram_92p2:auto_generated.data_b[7]
data_b[8] => altsyncram_92p2:auto_generated.data_b[8]
data_b[9] => altsyncram_92p2:auto_generated.data_b[9]
data_b[10] => altsyncram_92p2:auto_generated.data_b[10]
data_b[11] => altsyncram_92p2:auto_generated.data_b[11]
data_b[12] => altsyncram_92p2:auto_generated.data_b[12]
data_b[13] => altsyncram_92p2:auto_generated.data_b[13]
data_b[14] => altsyncram_92p2:auto_generated.data_b[14]
data_b[15] => altsyncram_92p2:auto_generated.data_b[15]
data_b[16] => altsyncram_92p2:auto_generated.data_b[16]
data_b[17] => altsyncram_92p2:auto_generated.data_b[17]
data_b[18] => altsyncram_92p2:auto_generated.data_b[18]
data_b[19] => altsyncram_92p2:auto_generated.data_b[19]
data_b[20] => altsyncram_92p2:auto_generated.data_b[20]
data_b[21] => altsyncram_92p2:auto_generated.data_b[21]
data_b[22] => altsyncram_92p2:auto_generated.data_b[22]
data_b[23] => altsyncram_92p2:auto_generated.data_b[23]
data_b[24] => altsyncram_92p2:auto_generated.data_b[24]
data_b[25] => altsyncram_92p2:auto_generated.data_b[25]
data_b[26] => altsyncram_92p2:auto_generated.data_b[26]
data_b[27] => altsyncram_92p2:auto_generated.data_b[27]
data_b[28] => altsyncram_92p2:auto_generated.data_b[28]
data_b[29] => altsyncram_92p2:auto_generated.data_b[29]
data_b[30] => altsyncram_92p2:auto_generated.data_b[30]
data_b[31] => altsyncram_92p2:auto_generated.data_b[31]
data_b[32] => altsyncram_92p2:auto_generated.data_b[32]
data_b[33] => altsyncram_92p2:auto_generated.data_b[33]
data_b[34] => altsyncram_92p2:auto_generated.data_b[34]
data_b[35] => altsyncram_92p2:auto_generated.data_b[35]
data_b[36] => altsyncram_92p2:auto_generated.data_b[36]
data_b[37] => altsyncram_92p2:auto_generated.data_b[37]
data_b[38] => altsyncram_92p2:auto_generated.data_b[38]
data_b[39] => altsyncram_92p2:auto_generated.data_b[39]
data_b[40] => altsyncram_92p2:auto_generated.data_b[40]
data_b[41] => altsyncram_92p2:auto_generated.data_b[41]
data_b[42] => altsyncram_92p2:auto_generated.data_b[42]
data_b[43] => altsyncram_92p2:auto_generated.data_b[43]
data_b[44] => altsyncram_92p2:auto_generated.data_b[44]
data_b[45] => altsyncram_92p2:auto_generated.data_b[45]
data_b[46] => altsyncram_92p2:auto_generated.data_b[46]
data_b[47] => altsyncram_92p2:auto_generated.data_b[47]
data_b[48] => altsyncram_92p2:auto_generated.data_b[48]
data_b[49] => altsyncram_92p2:auto_generated.data_b[49]
data_b[50] => altsyncram_92p2:auto_generated.data_b[50]
data_b[51] => altsyncram_92p2:auto_generated.data_b[51]
data_b[52] => altsyncram_92p2:auto_generated.data_b[52]
data_b[53] => altsyncram_92p2:auto_generated.data_b[53]
data_b[54] => altsyncram_92p2:auto_generated.data_b[54]
data_b[55] => altsyncram_92p2:auto_generated.data_b[55]
data_b[56] => altsyncram_92p2:auto_generated.data_b[56]
data_b[57] => altsyncram_92p2:auto_generated.data_b[57]
data_b[58] => altsyncram_92p2:auto_generated.data_b[58]
data_b[59] => altsyncram_92p2:auto_generated.data_b[59]
data_b[60] => altsyncram_92p2:auto_generated.data_b[60]
data_b[61] => altsyncram_92p2:auto_generated.data_b[61]
data_b[62] => altsyncram_92p2:auto_generated.data_b[62]
data_b[63] => altsyncram_92p2:auto_generated.data_b[63]
data_b[64] => altsyncram_92p2:auto_generated.data_b[64]
data_b[65] => altsyncram_92p2:auto_generated.data_b[65]
data_b[66] => altsyncram_92p2:auto_generated.data_b[66]
data_b[67] => altsyncram_92p2:auto_generated.data_b[67]
data_b[68] => altsyncram_92p2:auto_generated.data_b[68]
data_b[69] => altsyncram_92p2:auto_generated.data_b[69]
data_b[70] => altsyncram_92p2:auto_generated.data_b[70]
data_b[71] => altsyncram_92p2:auto_generated.data_b[71]
data_b[72] => altsyncram_92p2:auto_generated.data_b[72]
data_b[73] => altsyncram_92p2:auto_generated.data_b[73]
data_b[74] => altsyncram_92p2:auto_generated.data_b[74]
data_b[75] => altsyncram_92p2:auto_generated.data_b[75]
data_b[76] => altsyncram_92p2:auto_generated.data_b[76]
data_b[77] => altsyncram_92p2:auto_generated.data_b[77]
data_b[78] => altsyncram_92p2:auto_generated.data_b[78]
data_b[79] => altsyncram_92p2:auto_generated.data_b[79]
data_b[80] => altsyncram_92p2:auto_generated.data_b[80]
data_b[81] => altsyncram_92p2:auto_generated.data_b[81]
data_b[82] => altsyncram_92p2:auto_generated.data_b[82]
data_b[83] => altsyncram_92p2:auto_generated.data_b[83]
data_b[84] => altsyncram_92p2:auto_generated.data_b[84]
data_b[85] => altsyncram_92p2:auto_generated.data_b[85]
data_b[86] => altsyncram_92p2:auto_generated.data_b[86]
data_b[87] => altsyncram_92p2:auto_generated.data_b[87]
data_b[88] => altsyncram_92p2:auto_generated.data_b[88]
data_b[89] => altsyncram_92p2:auto_generated.data_b[89]
data_b[90] => altsyncram_92p2:auto_generated.data_b[90]
data_b[91] => altsyncram_92p2:auto_generated.data_b[91]
data_b[92] => altsyncram_92p2:auto_generated.data_b[92]
data_b[93] => altsyncram_92p2:auto_generated.data_b[93]
data_b[94] => altsyncram_92p2:auto_generated.data_b[94]
data_b[95] => altsyncram_92p2:auto_generated.data_b[95]
data_b[96] => altsyncram_92p2:auto_generated.data_b[96]
data_b[97] => altsyncram_92p2:auto_generated.data_b[97]
data_b[98] => altsyncram_92p2:auto_generated.data_b[98]
data_b[99] => altsyncram_92p2:auto_generated.data_b[99]
data_b[100] => altsyncram_92p2:auto_generated.data_b[100]
data_b[101] => altsyncram_92p2:auto_generated.data_b[101]
data_b[102] => altsyncram_92p2:auto_generated.data_b[102]
data_b[103] => altsyncram_92p2:auto_generated.data_b[103]
data_b[104] => altsyncram_92p2:auto_generated.data_b[104]
data_b[105] => altsyncram_92p2:auto_generated.data_b[105]
data_b[106] => altsyncram_92p2:auto_generated.data_b[106]
data_b[107] => altsyncram_92p2:auto_generated.data_b[107]
data_b[108] => altsyncram_92p2:auto_generated.data_b[108]
data_b[109] => altsyncram_92p2:auto_generated.data_b[109]
data_b[110] => altsyncram_92p2:auto_generated.data_b[110]
data_b[111] => altsyncram_92p2:auto_generated.data_b[111]
data_b[112] => altsyncram_92p2:auto_generated.data_b[112]
data_b[113] => altsyncram_92p2:auto_generated.data_b[113]
data_b[114] => altsyncram_92p2:auto_generated.data_b[114]
data_b[115] => altsyncram_92p2:auto_generated.data_b[115]
data_b[116] => altsyncram_92p2:auto_generated.data_b[116]
data_b[117] => altsyncram_92p2:auto_generated.data_b[117]
data_b[118] => altsyncram_92p2:auto_generated.data_b[118]
data_b[119] => altsyncram_92p2:auto_generated.data_b[119]
data_b[120] => altsyncram_92p2:auto_generated.data_b[120]
data_b[121] => altsyncram_92p2:auto_generated.data_b[121]
data_b[122] => altsyncram_92p2:auto_generated.data_b[122]
data_b[123] => altsyncram_92p2:auto_generated.data_b[123]
data_b[124] => altsyncram_92p2:auto_generated.data_b[124]
data_b[125] => altsyncram_92p2:auto_generated.data_b[125]
data_b[126] => altsyncram_92p2:auto_generated.data_b[126]
data_b[127] => altsyncram_92p2:auto_generated.data_b[127]
data_b[128] => altsyncram_92p2:auto_generated.data_b[128]
data_b[129] => altsyncram_92p2:auto_generated.data_b[129]
data_b[130] => altsyncram_92p2:auto_generated.data_b[130]
data_b[131] => altsyncram_92p2:auto_generated.data_b[131]
data_b[132] => altsyncram_92p2:auto_generated.data_b[132]
data_b[133] => altsyncram_92p2:auto_generated.data_b[133]
data_b[134] => altsyncram_92p2:auto_generated.data_b[134]
data_b[135] => altsyncram_92p2:auto_generated.data_b[135]
data_b[136] => altsyncram_92p2:auto_generated.data_b[136]
data_b[137] => altsyncram_92p2:auto_generated.data_b[137]
data_b[138] => altsyncram_92p2:auto_generated.data_b[138]
data_b[139] => altsyncram_92p2:auto_generated.data_b[139]
data_b[140] => altsyncram_92p2:auto_generated.data_b[140]
data_b[141] => altsyncram_92p2:auto_generated.data_b[141]
data_b[142] => altsyncram_92p2:auto_generated.data_b[142]
data_b[143] => altsyncram_92p2:auto_generated.data_b[143]
data_b[144] => altsyncram_92p2:auto_generated.data_b[144]
data_b[145] => altsyncram_92p2:auto_generated.data_b[145]
data_b[146] => altsyncram_92p2:auto_generated.data_b[146]
data_b[147] => altsyncram_92p2:auto_generated.data_b[147]
data_b[148] => altsyncram_92p2:auto_generated.data_b[148]
data_b[149] => altsyncram_92p2:auto_generated.data_b[149]
data_b[150] => altsyncram_92p2:auto_generated.data_b[150]
data_b[151] => altsyncram_92p2:auto_generated.data_b[151]
data_b[152] => altsyncram_92p2:auto_generated.data_b[152]
data_b[153] => altsyncram_92p2:auto_generated.data_b[153]
data_b[154] => altsyncram_92p2:auto_generated.data_b[154]
data_b[155] => altsyncram_92p2:auto_generated.data_b[155]
data_b[156] => altsyncram_92p2:auto_generated.data_b[156]
data_b[157] => altsyncram_92p2:auto_generated.data_b[157]
data_b[158] => altsyncram_92p2:auto_generated.data_b[158]
data_b[159] => altsyncram_92p2:auto_generated.data_b[159]
data_b[160] => altsyncram_92p2:auto_generated.data_b[160]
data_b[161] => altsyncram_92p2:auto_generated.data_b[161]
data_b[162] => altsyncram_92p2:auto_generated.data_b[162]
data_b[163] => altsyncram_92p2:auto_generated.data_b[163]
data_b[164] => altsyncram_92p2:auto_generated.data_b[164]
data_b[165] => altsyncram_92p2:auto_generated.data_b[165]
data_b[166] => altsyncram_92p2:auto_generated.data_b[166]
data_b[167] => altsyncram_92p2:auto_generated.data_b[167]
data_b[168] => altsyncram_92p2:auto_generated.data_b[168]
data_b[169] => altsyncram_92p2:auto_generated.data_b[169]
data_b[170] => altsyncram_92p2:auto_generated.data_b[170]
data_b[171] => altsyncram_92p2:auto_generated.data_b[171]
data_b[172] => altsyncram_92p2:auto_generated.data_b[172]
data_b[173] => altsyncram_92p2:auto_generated.data_b[173]
data_b[174] => altsyncram_92p2:auto_generated.data_b[174]
data_b[175] => altsyncram_92p2:auto_generated.data_b[175]
data_b[176] => altsyncram_92p2:auto_generated.data_b[176]
data_b[177] => altsyncram_92p2:auto_generated.data_b[177]
data_b[178] => altsyncram_92p2:auto_generated.data_b[178]
data_b[179] => altsyncram_92p2:auto_generated.data_b[179]
data_b[180] => altsyncram_92p2:auto_generated.data_b[180]
data_b[181] => altsyncram_92p2:auto_generated.data_b[181]
data_b[182] => altsyncram_92p2:auto_generated.data_b[182]
data_b[183] => altsyncram_92p2:auto_generated.data_b[183]
data_b[184] => altsyncram_92p2:auto_generated.data_b[184]
data_b[185] => altsyncram_92p2:auto_generated.data_b[185]
data_b[186] => altsyncram_92p2:auto_generated.data_b[186]
data_b[187] => altsyncram_92p2:auto_generated.data_b[187]
data_b[188] => altsyncram_92p2:auto_generated.data_b[188]
data_b[189] => altsyncram_92p2:auto_generated.data_b[189]
data_b[190] => altsyncram_92p2:auto_generated.data_b[190]
data_b[191] => altsyncram_92p2:auto_generated.data_b[191]
data_b[192] => altsyncram_92p2:auto_generated.data_b[192]
data_b[193] => altsyncram_92p2:auto_generated.data_b[193]
data_b[194] => altsyncram_92p2:auto_generated.data_b[194]
data_b[195] => altsyncram_92p2:auto_generated.data_b[195]
data_b[196] => altsyncram_92p2:auto_generated.data_b[196]
data_b[197] => altsyncram_92p2:auto_generated.data_b[197]
data_b[198] => altsyncram_92p2:auto_generated.data_b[198]
data_b[199] => altsyncram_92p2:auto_generated.data_b[199]
data_b[200] => altsyncram_92p2:auto_generated.data_b[200]
data_b[201] => altsyncram_92p2:auto_generated.data_b[201]
data_b[202] => altsyncram_92p2:auto_generated.data_b[202]
data_b[203] => altsyncram_92p2:auto_generated.data_b[203]
data_b[204] => altsyncram_92p2:auto_generated.data_b[204]
data_b[205] => altsyncram_92p2:auto_generated.data_b[205]
data_b[206] => altsyncram_92p2:auto_generated.data_b[206]
data_b[207] => altsyncram_92p2:auto_generated.data_b[207]
data_b[208] => altsyncram_92p2:auto_generated.data_b[208]
data_b[209] => altsyncram_92p2:auto_generated.data_b[209]
data_b[210] => altsyncram_92p2:auto_generated.data_b[210]
data_b[211] => altsyncram_92p2:auto_generated.data_b[211]
data_b[212] => altsyncram_92p2:auto_generated.data_b[212]
data_b[213] => altsyncram_92p2:auto_generated.data_b[213]
data_b[214] => altsyncram_92p2:auto_generated.data_b[214]
data_b[215] => altsyncram_92p2:auto_generated.data_b[215]
data_b[216] => altsyncram_92p2:auto_generated.data_b[216]
data_b[217] => altsyncram_92p2:auto_generated.data_b[217]
data_b[218] => altsyncram_92p2:auto_generated.data_b[218]
data_b[219] => altsyncram_92p2:auto_generated.data_b[219]
data_b[220] => altsyncram_92p2:auto_generated.data_b[220]
data_b[221] => altsyncram_92p2:auto_generated.data_b[221]
data_b[222] => altsyncram_92p2:auto_generated.data_b[222]
data_b[223] => altsyncram_92p2:auto_generated.data_b[223]
data_b[224] => altsyncram_92p2:auto_generated.data_b[224]
data_b[225] => altsyncram_92p2:auto_generated.data_b[225]
data_b[226] => altsyncram_92p2:auto_generated.data_b[226]
data_b[227] => altsyncram_92p2:auto_generated.data_b[227]
data_b[228] => altsyncram_92p2:auto_generated.data_b[228]
data_b[229] => altsyncram_92p2:auto_generated.data_b[229]
data_b[230] => altsyncram_92p2:auto_generated.data_b[230]
data_b[231] => altsyncram_92p2:auto_generated.data_b[231]
data_b[232] => altsyncram_92p2:auto_generated.data_b[232]
data_b[233] => altsyncram_92p2:auto_generated.data_b[233]
data_b[234] => altsyncram_92p2:auto_generated.data_b[234]
data_b[235] => altsyncram_92p2:auto_generated.data_b[235]
data_b[236] => altsyncram_92p2:auto_generated.data_b[236]
data_b[237] => altsyncram_92p2:auto_generated.data_b[237]
data_b[238] => altsyncram_92p2:auto_generated.data_b[238]
data_b[239] => altsyncram_92p2:auto_generated.data_b[239]
data_b[240] => altsyncram_92p2:auto_generated.data_b[240]
data_b[241] => altsyncram_92p2:auto_generated.data_b[241]
data_b[242] => altsyncram_92p2:auto_generated.data_b[242]
data_b[243] => altsyncram_92p2:auto_generated.data_b[243]
data_b[244] => altsyncram_92p2:auto_generated.data_b[244]
data_b[245] => altsyncram_92p2:auto_generated.data_b[245]
data_b[246] => altsyncram_92p2:auto_generated.data_b[246]
data_b[247] => altsyncram_92p2:auto_generated.data_b[247]
data_b[248] => altsyncram_92p2:auto_generated.data_b[248]
data_b[249] => altsyncram_92p2:auto_generated.data_b[249]
data_b[250] => altsyncram_92p2:auto_generated.data_b[250]
data_b[251] => altsyncram_92p2:auto_generated.data_b[251]
data_b[252] => altsyncram_92p2:auto_generated.data_b[252]
data_b[253] => altsyncram_92p2:auto_generated.data_b[253]
data_b[254] => altsyncram_92p2:auto_generated.data_b[254]
data_b[255] => altsyncram_92p2:auto_generated.data_b[255]
data_b[256] => altsyncram_92p2:auto_generated.data_b[256]
data_b[257] => altsyncram_92p2:auto_generated.data_b[257]
data_b[258] => altsyncram_92p2:auto_generated.data_b[258]
data_b[259] => altsyncram_92p2:auto_generated.data_b[259]
data_b[260] => altsyncram_92p2:auto_generated.data_b[260]
data_b[261] => altsyncram_92p2:auto_generated.data_b[261]
data_b[262] => altsyncram_92p2:auto_generated.data_b[262]
data_b[263] => altsyncram_92p2:auto_generated.data_b[263]
data_b[264] => altsyncram_92p2:auto_generated.data_b[264]
data_b[265] => altsyncram_92p2:auto_generated.data_b[265]
data_b[266] => altsyncram_92p2:auto_generated.data_b[266]
data_b[267] => altsyncram_92p2:auto_generated.data_b[267]
data_b[268] => altsyncram_92p2:auto_generated.data_b[268]
data_b[269] => altsyncram_92p2:auto_generated.data_b[269]
data_b[270] => altsyncram_92p2:auto_generated.data_b[270]
data_b[271] => altsyncram_92p2:auto_generated.data_b[271]
data_b[272] => altsyncram_92p2:auto_generated.data_b[272]
data_b[273] => altsyncram_92p2:auto_generated.data_b[273]
data_b[274] => altsyncram_92p2:auto_generated.data_b[274]
data_b[275] => altsyncram_92p2:auto_generated.data_b[275]
data_b[276] => altsyncram_92p2:auto_generated.data_b[276]
data_b[277] => altsyncram_92p2:auto_generated.data_b[277]
data_b[278] => altsyncram_92p2:auto_generated.data_b[278]
data_b[279] => altsyncram_92p2:auto_generated.data_b[279]
data_b[280] => altsyncram_92p2:auto_generated.data_b[280]
data_b[281] => altsyncram_92p2:auto_generated.data_b[281]
data_b[282] => altsyncram_92p2:auto_generated.data_b[282]
data_b[283] => altsyncram_92p2:auto_generated.data_b[283]
data_b[284] => altsyncram_92p2:auto_generated.data_b[284]
data_b[285] => altsyncram_92p2:auto_generated.data_b[285]
data_b[286] => altsyncram_92p2:auto_generated.data_b[286]
data_b[287] => altsyncram_92p2:auto_generated.data_b[287]
data_b[288] => altsyncram_92p2:auto_generated.data_b[288]
data_b[289] => altsyncram_92p2:auto_generated.data_b[289]
data_b[290] => altsyncram_92p2:auto_generated.data_b[290]
data_b[291] => altsyncram_92p2:auto_generated.data_b[291]
data_b[292] => altsyncram_92p2:auto_generated.data_b[292]
data_b[293] => altsyncram_92p2:auto_generated.data_b[293]
data_b[294] => altsyncram_92p2:auto_generated.data_b[294]
data_b[295] => altsyncram_92p2:auto_generated.data_b[295]
data_b[296] => altsyncram_92p2:auto_generated.data_b[296]
data_b[297] => altsyncram_92p2:auto_generated.data_b[297]
data_b[298] => altsyncram_92p2:auto_generated.data_b[298]
data_b[299] => altsyncram_92p2:auto_generated.data_b[299]
data_b[300] => altsyncram_92p2:auto_generated.data_b[300]
data_b[301] => altsyncram_92p2:auto_generated.data_b[301]
data_b[302] => altsyncram_92p2:auto_generated.data_b[302]
data_b[303] => altsyncram_92p2:auto_generated.data_b[303]
data_b[304] => altsyncram_92p2:auto_generated.data_b[304]
data_b[305] => altsyncram_92p2:auto_generated.data_b[305]
data_b[306] => altsyncram_92p2:auto_generated.data_b[306]
data_b[307] => altsyncram_92p2:auto_generated.data_b[307]
data_b[308] => altsyncram_92p2:auto_generated.data_b[308]
data_b[309] => altsyncram_92p2:auto_generated.data_b[309]
data_b[310] => altsyncram_92p2:auto_generated.data_b[310]
data_b[311] => altsyncram_92p2:auto_generated.data_b[311]
data_b[312] => altsyncram_92p2:auto_generated.data_b[312]
data_b[313] => altsyncram_92p2:auto_generated.data_b[313]
data_b[314] => altsyncram_92p2:auto_generated.data_b[314]
data_b[315] => altsyncram_92p2:auto_generated.data_b[315]
data_b[316] => altsyncram_92p2:auto_generated.data_b[316]
data_b[317] => altsyncram_92p2:auto_generated.data_b[317]
data_b[318] => altsyncram_92p2:auto_generated.data_b[318]
data_b[319] => altsyncram_92p2:auto_generated.data_b[319]
data_b[320] => altsyncram_92p2:auto_generated.data_b[320]
data_b[321] => altsyncram_92p2:auto_generated.data_b[321]
data_b[322] => altsyncram_92p2:auto_generated.data_b[322]
data_b[323] => altsyncram_92p2:auto_generated.data_b[323]
data_b[324] => altsyncram_92p2:auto_generated.data_b[324]
data_b[325] => altsyncram_92p2:auto_generated.data_b[325]
data_b[326] => altsyncram_92p2:auto_generated.data_b[326]
data_b[327] => altsyncram_92p2:auto_generated.data_b[327]
data_b[328] => altsyncram_92p2:auto_generated.data_b[328]
data_b[329] => altsyncram_92p2:auto_generated.data_b[329]
data_b[330] => altsyncram_92p2:auto_generated.data_b[330]
data_b[331] => altsyncram_92p2:auto_generated.data_b[331]
data_b[332] => altsyncram_92p2:auto_generated.data_b[332]
data_b[333] => altsyncram_92p2:auto_generated.data_b[333]
data_b[334] => altsyncram_92p2:auto_generated.data_b[334]
data_b[335] => altsyncram_92p2:auto_generated.data_b[335]
data_b[336] => altsyncram_92p2:auto_generated.data_b[336]
data_b[337] => altsyncram_92p2:auto_generated.data_b[337]
data_b[338] => altsyncram_92p2:auto_generated.data_b[338]
data_b[339] => altsyncram_92p2:auto_generated.data_b[339]
data_b[340] => altsyncram_92p2:auto_generated.data_b[340]
data_b[341] => altsyncram_92p2:auto_generated.data_b[341]
data_b[342] => altsyncram_92p2:auto_generated.data_b[342]
data_b[343] => altsyncram_92p2:auto_generated.data_b[343]
data_b[344] => altsyncram_92p2:auto_generated.data_b[344]
data_b[345] => altsyncram_92p2:auto_generated.data_b[345]
data_b[346] => altsyncram_92p2:auto_generated.data_b[346]
data_b[347] => altsyncram_92p2:auto_generated.data_b[347]
data_b[348] => altsyncram_92p2:auto_generated.data_b[348]
data_b[349] => altsyncram_92p2:auto_generated.data_b[349]
data_b[350] => altsyncram_92p2:auto_generated.data_b[350]
data_b[351] => altsyncram_92p2:auto_generated.data_b[351]
data_b[352] => altsyncram_92p2:auto_generated.data_b[352]
data_b[353] => altsyncram_92p2:auto_generated.data_b[353]
data_b[354] => altsyncram_92p2:auto_generated.data_b[354]
data_b[355] => altsyncram_92p2:auto_generated.data_b[355]
data_b[356] => altsyncram_92p2:auto_generated.data_b[356]
data_b[357] => altsyncram_92p2:auto_generated.data_b[357]
data_b[358] => altsyncram_92p2:auto_generated.data_b[358]
data_b[359] => altsyncram_92p2:auto_generated.data_b[359]
data_b[360] => altsyncram_92p2:auto_generated.data_b[360]
data_b[361] => altsyncram_92p2:auto_generated.data_b[361]
data_b[362] => altsyncram_92p2:auto_generated.data_b[362]
data_b[363] => altsyncram_92p2:auto_generated.data_b[363]
data_b[364] => altsyncram_92p2:auto_generated.data_b[364]
data_b[365] => altsyncram_92p2:auto_generated.data_b[365]
data_b[366] => altsyncram_92p2:auto_generated.data_b[366]
data_b[367] => altsyncram_92p2:auto_generated.data_b[367]
data_b[368] => altsyncram_92p2:auto_generated.data_b[368]
data_b[369] => altsyncram_92p2:auto_generated.data_b[369]
data_b[370] => altsyncram_92p2:auto_generated.data_b[370]
data_b[371] => altsyncram_92p2:auto_generated.data_b[371]
data_b[372] => altsyncram_92p2:auto_generated.data_b[372]
data_b[373] => altsyncram_92p2:auto_generated.data_b[373]
data_b[374] => altsyncram_92p2:auto_generated.data_b[374]
data_b[375] => altsyncram_92p2:auto_generated.data_b[375]
data_b[376] => altsyncram_92p2:auto_generated.data_b[376]
data_b[377] => altsyncram_92p2:auto_generated.data_b[377]
data_b[378] => altsyncram_92p2:auto_generated.data_b[378]
data_b[379] => altsyncram_92p2:auto_generated.data_b[379]
data_b[380] => altsyncram_92p2:auto_generated.data_b[380]
data_b[381] => altsyncram_92p2:auto_generated.data_b[381]
data_b[382] => altsyncram_92p2:auto_generated.data_b[382]
data_b[383] => altsyncram_92p2:auto_generated.data_b[383]
data_b[384] => altsyncram_92p2:auto_generated.data_b[384]
data_b[385] => altsyncram_92p2:auto_generated.data_b[385]
data_b[386] => altsyncram_92p2:auto_generated.data_b[386]
data_b[387] => altsyncram_92p2:auto_generated.data_b[387]
data_b[388] => altsyncram_92p2:auto_generated.data_b[388]
data_b[389] => altsyncram_92p2:auto_generated.data_b[389]
data_b[390] => altsyncram_92p2:auto_generated.data_b[390]
data_b[391] => altsyncram_92p2:auto_generated.data_b[391]
data_b[392] => altsyncram_92p2:auto_generated.data_b[392]
data_b[393] => altsyncram_92p2:auto_generated.data_b[393]
data_b[394] => altsyncram_92p2:auto_generated.data_b[394]
data_b[395] => altsyncram_92p2:auto_generated.data_b[395]
data_b[396] => altsyncram_92p2:auto_generated.data_b[396]
data_b[397] => altsyncram_92p2:auto_generated.data_b[397]
data_b[398] => altsyncram_92p2:auto_generated.data_b[398]
data_b[399] => altsyncram_92p2:auto_generated.data_b[399]
data_b[400] => altsyncram_92p2:auto_generated.data_b[400]
data_b[401] => altsyncram_92p2:auto_generated.data_b[401]
data_b[402] => altsyncram_92p2:auto_generated.data_b[402]
data_b[403] => altsyncram_92p2:auto_generated.data_b[403]
data_b[404] => altsyncram_92p2:auto_generated.data_b[404]
data_b[405] => altsyncram_92p2:auto_generated.data_b[405]
data_b[406] => altsyncram_92p2:auto_generated.data_b[406]
data_b[407] => altsyncram_92p2:auto_generated.data_b[407]
data_b[408] => altsyncram_92p2:auto_generated.data_b[408]
data_b[409] => altsyncram_92p2:auto_generated.data_b[409]
data_b[410] => altsyncram_92p2:auto_generated.data_b[410]
data_b[411] => altsyncram_92p2:auto_generated.data_b[411]
data_b[412] => altsyncram_92p2:auto_generated.data_b[412]
data_b[413] => altsyncram_92p2:auto_generated.data_b[413]
data_b[414] => altsyncram_92p2:auto_generated.data_b[414]
data_b[415] => altsyncram_92p2:auto_generated.data_b[415]
data_b[416] => altsyncram_92p2:auto_generated.data_b[416]
data_b[417] => altsyncram_92p2:auto_generated.data_b[417]
data_b[418] => altsyncram_92p2:auto_generated.data_b[418]
data_b[419] => altsyncram_92p2:auto_generated.data_b[419]
data_b[420] => altsyncram_92p2:auto_generated.data_b[420]
data_b[421] => altsyncram_92p2:auto_generated.data_b[421]
data_b[422] => altsyncram_92p2:auto_generated.data_b[422]
data_b[423] => altsyncram_92p2:auto_generated.data_b[423]
data_b[424] => altsyncram_92p2:auto_generated.data_b[424]
data_b[425] => altsyncram_92p2:auto_generated.data_b[425]
data_b[426] => altsyncram_92p2:auto_generated.data_b[426]
data_b[427] => altsyncram_92p2:auto_generated.data_b[427]
data_b[428] => altsyncram_92p2:auto_generated.data_b[428]
data_b[429] => altsyncram_92p2:auto_generated.data_b[429]
data_b[430] => altsyncram_92p2:auto_generated.data_b[430]
data_b[431] => altsyncram_92p2:auto_generated.data_b[431]
data_b[432] => altsyncram_92p2:auto_generated.data_b[432]
data_b[433] => altsyncram_92p2:auto_generated.data_b[433]
data_b[434] => altsyncram_92p2:auto_generated.data_b[434]
data_b[435] => altsyncram_92p2:auto_generated.data_b[435]
data_b[436] => altsyncram_92p2:auto_generated.data_b[436]
data_b[437] => altsyncram_92p2:auto_generated.data_b[437]
data_b[438] => altsyncram_92p2:auto_generated.data_b[438]
data_b[439] => altsyncram_92p2:auto_generated.data_b[439]
data_b[440] => altsyncram_92p2:auto_generated.data_b[440]
data_b[441] => altsyncram_92p2:auto_generated.data_b[441]
data_b[442] => altsyncram_92p2:auto_generated.data_b[442]
data_b[443] => altsyncram_92p2:auto_generated.data_b[443]
data_b[444] => altsyncram_92p2:auto_generated.data_b[444]
data_b[445] => altsyncram_92p2:auto_generated.data_b[445]
data_b[446] => altsyncram_92p2:auto_generated.data_b[446]
data_b[447] => altsyncram_92p2:auto_generated.data_b[447]
data_b[448] => altsyncram_92p2:auto_generated.data_b[448]
data_b[449] => altsyncram_92p2:auto_generated.data_b[449]
data_b[450] => altsyncram_92p2:auto_generated.data_b[450]
data_b[451] => altsyncram_92p2:auto_generated.data_b[451]
data_b[452] => altsyncram_92p2:auto_generated.data_b[452]
data_b[453] => altsyncram_92p2:auto_generated.data_b[453]
data_b[454] => altsyncram_92p2:auto_generated.data_b[454]
data_b[455] => altsyncram_92p2:auto_generated.data_b[455]
data_b[456] => altsyncram_92p2:auto_generated.data_b[456]
data_b[457] => altsyncram_92p2:auto_generated.data_b[457]
data_b[458] => altsyncram_92p2:auto_generated.data_b[458]
data_b[459] => altsyncram_92p2:auto_generated.data_b[459]
data_b[460] => altsyncram_92p2:auto_generated.data_b[460]
data_b[461] => altsyncram_92p2:auto_generated.data_b[461]
data_b[462] => altsyncram_92p2:auto_generated.data_b[462]
data_b[463] => altsyncram_92p2:auto_generated.data_b[463]
data_b[464] => altsyncram_92p2:auto_generated.data_b[464]
data_b[465] => altsyncram_92p2:auto_generated.data_b[465]
data_b[466] => altsyncram_92p2:auto_generated.data_b[466]
data_b[467] => altsyncram_92p2:auto_generated.data_b[467]
data_b[468] => altsyncram_92p2:auto_generated.data_b[468]
data_b[469] => altsyncram_92p2:auto_generated.data_b[469]
data_b[470] => altsyncram_92p2:auto_generated.data_b[470]
data_b[471] => altsyncram_92p2:auto_generated.data_b[471]
data_b[472] => altsyncram_92p2:auto_generated.data_b[472]
data_b[473] => altsyncram_92p2:auto_generated.data_b[473]
data_b[474] => altsyncram_92p2:auto_generated.data_b[474]
data_b[475] => altsyncram_92p2:auto_generated.data_b[475]
data_b[476] => altsyncram_92p2:auto_generated.data_b[476]
data_b[477] => altsyncram_92p2:auto_generated.data_b[477]
data_b[478] => altsyncram_92p2:auto_generated.data_b[478]
data_b[479] => altsyncram_92p2:auto_generated.data_b[479]
data_b[480] => altsyncram_92p2:auto_generated.data_b[480]
data_b[481] => altsyncram_92p2:auto_generated.data_b[481]
data_b[482] => altsyncram_92p2:auto_generated.data_b[482]
data_b[483] => altsyncram_92p2:auto_generated.data_b[483]
data_b[484] => altsyncram_92p2:auto_generated.data_b[484]
data_b[485] => altsyncram_92p2:auto_generated.data_b[485]
data_b[486] => altsyncram_92p2:auto_generated.data_b[486]
data_b[487] => altsyncram_92p2:auto_generated.data_b[487]
data_b[488] => altsyncram_92p2:auto_generated.data_b[488]
data_b[489] => altsyncram_92p2:auto_generated.data_b[489]
data_b[490] => altsyncram_92p2:auto_generated.data_b[490]
data_b[491] => altsyncram_92p2:auto_generated.data_b[491]
data_b[492] => altsyncram_92p2:auto_generated.data_b[492]
data_b[493] => altsyncram_92p2:auto_generated.data_b[493]
data_b[494] => altsyncram_92p2:auto_generated.data_b[494]
data_b[495] => altsyncram_92p2:auto_generated.data_b[495]
data_b[496] => altsyncram_92p2:auto_generated.data_b[496]
data_b[497] => altsyncram_92p2:auto_generated.data_b[497]
data_b[498] => altsyncram_92p2:auto_generated.data_b[498]
data_b[499] => altsyncram_92p2:auto_generated.data_b[499]
data_b[500] => altsyncram_92p2:auto_generated.data_b[500]
data_b[501] => altsyncram_92p2:auto_generated.data_b[501]
data_b[502] => altsyncram_92p2:auto_generated.data_b[502]
data_b[503] => altsyncram_92p2:auto_generated.data_b[503]
data_b[504] => altsyncram_92p2:auto_generated.data_b[504]
data_b[505] => altsyncram_92p2:auto_generated.data_b[505]
data_b[506] => altsyncram_92p2:auto_generated.data_b[506]
data_b[507] => altsyncram_92p2:auto_generated.data_b[507]
data_b[508] => altsyncram_92p2:auto_generated.data_b[508]
data_b[509] => altsyncram_92p2:auto_generated.data_b[509]
data_b[510] => altsyncram_92p2:auto_generated.data_b[510]
data_b[511] => altsyncram_92p2:auto_generated.data_b[511]
address_a[0] => altsyncram_92p2:auto_generated.address_a[0]
address_a[1] => altsyncram_92p2:auto_generated.address_a[1]
address_a[2] => altsyncram_92p2:auto_generated.address_a[2]
address_a[3] => altsyncram_92p2:auto_generated.address_a[3]
address_a[4] => altsyncram_92p2:auto_generated.address_a[4]
address_b[0] => altsyncram_92p2:auto_generated.address_b[0]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_92p2:auto_generated.clock0
clock1 => altsyncram_92p2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_92p2:auto_generated.q_a[0]
q_a[1] <= altsyncram_92p2:auto_generated.q_a[1]
q_a[2] <= altsyncram_92p2:auto_generated.q_a[2]
q_a[3] <= altsyncram_92p2:auto_generated.q_a[3]
q_a[4] <= altsyncram_92p2:auto_generated.q_a[4]
q_a[5] <= altsyncram_92p2:auto_generated.q_a[5]
q_a[6] <= altsyncram_92p2:auto_generated.q_a[6]
q_a[7] <= altsyncram_92p2:auto_generated.q_a[7]
q_a[8] <= altsyncram_92p2:auto_generated.q_a[8]
q_a[9] <= altsyncram_92p2:auto_generated.q_a[9]
q_a[10] <= altsyncram_92p2:auto_generated.q_a[10]
q_a[11] <= altsyncram_92p2:auto_generated.q_a[11]
q_a[12] <= altsyncram_92p2:auto_generated.q_a[12]
q_a[13] <= altsyncram_92p2:auto_generated.q_a[13]
q_a[14] <= altsyncram_92p2:auto_generated.q_a[14]
q_a[15] <= altsyncram_92p2:auto_generated.q_a[15]
q_a[16] <= altsyncram_92p2:auto_generated.q_a[16]
q_a[17] <= altsyncram_92p2:auto_generated.q_a[17]
q_a[18] <= altsyncram_92p2:auto_generated.q_a[18]
q_a[19] <= altsyncram_92p2:auto_generated.q_a[19]
q_a[20] <= altsyncram_92p2:auto_generated.q_a[20]
q_a[21] <= altsyncram_92p2:auto_generated.q_a[21]
q_a[22] <= altsyncram_92p2:auto_generated.q_a[22]
q_a[23] <= altsyncram_92p2:auto_generated.q_a[23]
q_a[24] <= altsyncram_92p2:auto_generated.q_a[24]
q_a[25] <= altsyncram_92p2:auto_generated.q_a[25]
q_a[26] <= altsyncram_92p2:auto_generated.q_a[26]
q_a[27] <= altsyncram_92p2:auto_generated.q_a[27]
q_a[28] <= altsyncram_92p2:auto_generated.q_a[28]
q_a[29] <= altsyncram_92p2:auto_generated.q_a[29]
q_a[30] <= altsyncram_92p2:auto_generated.q_a[30]
q_a[31] <= altsyncram_92p2:auto_generated.q_a[31]
q_b[0] <= altsyncram_92p2:auto_generated.q_b[0]
q_b[1] <= altsyncram_92p2:auto_generated.q_b[1]
q_b[2] <= altsyncram_92p2:auto_generated.q_b[2]
q_b[3] <= altsyncram_92p2:auto_generated.q_b[3]
q_b[4] <= altsyncram_92p2:auto_generated.q_b[4]
q_b[5] <= altsyncram_92p2:auto_generated.q_b[5]
q_b[6] <= altsyncram_92p2:auto_generated.q_b[6]
q_b[7] <= altsyncram_92p2:auto_generated.q_b[7]
q_b[8] <= altsyncram_92p2:auto_generated.q_b[8]
q_b[9] <= altsyncram_92p2:auto_generated.q_b[9]
q_b[10] <= altsyncram_92p2:auto_generated.q_b[10]
q_b[11] <= altsyncram_92p2:auto_generated.q_b[11]
q_b[12] <= altsyncram_92p2:auto_generated.q_b[12]
q_b[13] <= altsyncram_92p2:auto_generated.q_b[13]
q_b[14] <= altsyncram_92p2:auto_generated.q_b[14]
q_b[15] <= altsyncram_92p2:auto_generated.q_b[15]
q_b[16] <= altsyncram_92p2:auto_generated.q_b[16]
q_b[17] <= altsyncram_92p2:auto_generated.q_b[17]
q_b[18] <= altsyncram_92p2:auto_generated.q_b[18]
q_b[19] <= altsyncram_92p2:auto_generated.q_b[19]
q_b[20] <= altsyncram_92p2:auto_generated.q_b[20]
q_b[21] <= altsyncram_92p2:auto_generated.q_b[21]
q_b[22] <= altsyncram_92p2:auto_generated.q_b[22]
q_b[23] <= altsyncram_92p2:auto_generated.q_b[23]
q_b[24] <= altsyncram_92p2:auto_generated.q_b[24]
q_b[25] <= altsyncram_92p2:auto_generated.q_b[25]
q_b[26] <= altsyncram_92p2:auto_generated.q_b[26]
q_b[27] <= altsyncram_92p2:auto_generated.q_b[27]
q_b[28] <= altsyncram_92p2:auto_generated.q_b[28]
q_b[29] <= altsyncram_92p2:auto_generated.q_b[29]
q_b[30] <= altsyncram_92p2:auto_generated.q_b[30]
q_b[31] <= altsyncram_92p2:auto_generated.q_b[31]
q_b[32] <= altsyncram_92p2:auto_generated.q_b[32]
q_b[33] <= altsyncram_92p2:auto_generated.q_b[33]
q_b[34] <= altsyncram_92p2:auto_generated.q_b[34]
q_b[35] <= altsyncram_92p2:auto_generated.q_b[35]
q_b[36] <= altsyncram_92p2:auto_generated.q_b[36]
q_b[37] <= altsyncram_92p2:auto_generated.q_b[37]
q_b[38] <= altsyncram_92p2:auto_generated.q_b[38]
q_b[39] <= altsyncram_92p2:auto_generated.q_b[39]
q_b[40] <= altsyncram_92p2:auto_generated.q_b[40]
q_b[41] <= altsyncram_92p2:auto_generated.q_b[41]
q_b[42] <= altsyncram_92p2:auto_generated.q_b[42]
q_b[43] <= altsyncram_92p2:auto_generated.q_b[43]
q_b[44] <= altsyncram_92p2:auto_generated.q_b[44]
q_b[45] <= altsyncram_92p2:auto_generated.q_b[45]
q_b[46] <= altsyncram_92p2:auto_generated.q_b[46]
q_b[47] <= altsyncram_92p2:auto_generated.q_b[47]
q_b[48] <= altsyncram_92p2:auto_generated.q_b[48]
q_b[49] <= altsyncram_92p2:auto_generated.q_b[49]
q_b[50] <= altsyncram_92p2:auto_generated.q_b[50]
q_b[51] <= altsyncram_92p2:auto_generated.q_b[51]
q_b[52] <= altsyncram_92p2:auto_generated.q_b[52]
q_b[53] <= altsyncram_92p2:auto_generated.q_b[53]
q_b[54] <= altsyncram_92p2:auto_generated.q_b[54]
q_b[55] <= altsyncram_92p2:auto_generated.q_b[55]
q_b[56] <= altsyncram_92p2:auto_generated.q_b[56]
q_b[57] <= altsyncram_92p2:auto_generated.q_b[57]
q_b[58] <= altsyncram_92p2:auto_generated.q_b[58]
q_b[59] <= altsyncram_92p2:auto_generated.q_b[59]
q_b[60] <= altsyncram_92p2:auto_generated.q_b[60]
q_b[61] <= altsyncram_92p2:auto_generated.q_b[61]
q_b[62] <= altsyncram_92p2:auto_generated.q_b[62]
q_b[63] <= altsyncram_92p2:auto_generated.q_b[63]
q_b[64] <= altsyncram_92p2:auto_generated.q_b[64]
q_b[65] <= altsyncram_92p2:auto_generated.q_b[65]
q_b[66] <= altsyncram_92p2:auto_generated.q_b[66]
q_b[67] <= altsyncram_92p2:auto_generated.q_b[67]
q_b[68] <= altsyncram_92p2:auto_generated.q_b[68]
q_b[69] <= altsyncram_92p2:auto_generated.q_b[69]
q_b[70] <= altsyncram_92p2:auto_generated.q_b[70]
q_b[71] <= altsyncram_92p2:auto_generated.q_b[71]
q_b[72] <= altsyncram_92p2:auto_generated.q_b[72]
q_b[73] <= altsyncram_92p2:auto_generated.q_b[73]
q_b[74] <= altsyncram_92p2:auto_generated.q_b[74]
q_b[75] <= altsyncram_92p2:auto_generated.q_b[75]
q_b[76] <= altsyncram_92p2:auto_generated.q_b[76]
q_b[77] <= altsyncram_92p2:auto_generated.q_b[77]
q_b[78] <= altsyncram_92p2:auto_generated.q_b[78]
q_b[79] <= altsyncram_92p2:auto_generated.q_b[79]
q_b[80] <= altsyncram_92p2:auto_generated.q_b[80]
q_b[81] <= altsyncram_92p2:auto_generated.q_b[81]
q_b[82] <= altsyncram_92p2:auto_generated.q_b[82]
q_b[83] <= altsyncram_92p2:auto_generated.q_b[83]
q_b[84] <= altsyncram_92p2:auto_generated.q_b[84]
q_b[85] <= altsyncram_92p2:auto_generated.q_b[85]
q_b[86] <= altsyncram_92p2:auto_generated.q_b[86]
q_b[87] <= altsyncram_92p2:auto_generated.q_b[87]
q_b[88] <= altsyncram_92p2:auto_generated.q_b[88]
q_b[89] <= altsyncram_92p2:auto_generated.q_b[89]
q_b[90] <= altsyncram_92p2:auto_generated.q_b[90]
q_b[91] <= altsyncram_92p2:auto_generated.q_b[91]
q_b[92] <= altsyncram_92p2:auto_generated.q_b[92]
q_b[93] <= altsyncram_92p2:auto_generated.q_b[93]
q_b[94] <= altsyncram_92p2:auto_generated.q_b[94]
q_b[95] <= altsyncram_92p2:auto_generated.q_b[95]
q_b[96] <= altsyncram_92p2:auto_generated.q_b[96]
q_b[97] <= altsyncram_92p2:auto_generated.q_b[97]
q_b[98] <= altsyncram_92p2:auto_generated.q_b[98]
q_b[99] <= altsyncram_92p2:auto_generated.q_b[99]
q_b[100] <= altsyncram_92p2:auto_generated.q_b[100]
q_b[101] <= altsyncram_92p2:auto_generated.q_b[101]
q_b[102] <= altsyncram_92p2:auto_generated.q_b[102]
q_b[103] <= altsyncram_92p2:auto_generated.q_b[103]
q_b[104] <= altsyncram_92p2:auto_generated.q_b[104]
q_b[105] <= altsyncram_92p2:auto_generated.q_b[105]
q_b[106] <= altsyncram_92p2:auto_generated.q_b[106]
q_b[107] <= altsyncram_92p2:auto_generated.q_b[107]
q_b[108] <= altsyncram_92p2:auto_generated.q_b[108]
q_b[109] <= altsyncram_92p2:auto_generated.q_b[109]
q_b[110] <= altsyncram_92p2:auto_generated.q_b[110]
q_b[111] <= altsyncram_92p2:auto_generated.q_b[111]
q_b[112] <= altsyncram_92p2:auto_generated.q_b[112]
q_b[113] <= altsyncram_92p2:auto_generated.q_b[113]
q_b[114] <= altsyncram_92p2:auto_generated.q_b[114]
q_b[115] <= altsyncram_92p2:auto_generated.q_b[115]
q_b[116] <= altsyncram_92p2:auto_generated.q_b[116]
q_b[117] <= altsyncram_92p2:auto_generated.q_b[117]
q_b[118] <= altsyncram_92p2:auto_generated.q_b[118]
q_b[119] <= altsyncram_92p2:auto_generated.q_b[119]
q_b[120] <= altsyncram_92p2:auto_generated.q_b[120]
q_b[121] <= altsyncram_92p2:auto_generated.q_b[121]
q_b[122] <= altsyncram_92p2:auto_generated.q_b[122]
q_b[123] <= altsyncram_92p2:auto_generated.q_b[123]
q_b[124] <= altsyncram_92p2:auto_generated.q_b[124]
q_b[125] <= altsyncram_92p2:auto_generated.q_b[125]
q_b[126] <= altsyncram_92p2:auto_generated.q_b[126]
q_b[127] <= altsyncram_92p2:auto_generated.q_b[127]
q_b[128] <= altsyncram_92p2:auto_generated.q_b[128]
q_b[129] <= altsyncram_92p2:auto_generated.q_b[129]
q_b[130] <= altsyncram_92p2:auto_generated.q_b[130]
q_b[131] <= altsyncram_92p2:auto_generated.q_b[131]
q_b[132] <= altsyncram_92p2:auto_generated.q_b[132]
q_b[133] <= altsyncram_92p2:auto_generated.q_b[133]
q_b[134] <= altsyncram_92p2:auto_generated.q_b[134]
q_b[135] <= altsyncram_92p2:auto_generated.q_b[135]
q_b[136] <= altsyncram_92p2:auto_generated.q_b[136]
q_b[137] <= altsyncram_92p2:auto_generated.q_b[137]
q_b[138] <= altsyncram_92p2:auto_generated.q_b[138]
q_b[139] <= altsyncram_92p2:auto_generated.q_b[139]
q_b[140] <= altsyncram_92p2:auto_generated.q_b[140]
q_b[141] <= altsyncram_92p2:auto_generated.q_b[141]
q_b[142] <= altsyncram_92p2:auto_generated.q_b[142]
q_b[143] <= altsyncram_92p2:auto_generated.q_b[143]
q_b[144] <= altsyncram_92p2:auto_generated.q_b[144]
q_b[145] <= altsyncram_92p2:auto_generated.q_b[145]
q_b[146] <= altsyncram_92p2:auto_generated.q_b[146]
q_b[147] <= altsyncram_92p2:auto_generated.q_b[147]
q_b[148] <= altsyncram_92p2:auto_generated.q_b[148]
q_b[149] <= altsyncram_92p2:auto_generated.q_b[149]
q_b[150] <= altsyncram_92p2:auto_generated.q_b[150]
q_b[151] <= altsyncram_92p2:auto_generated.q_b[151]
q_b[152] <= altsyncram_92p2:auto_generated.q_b[152]
q_b[153] <= altsyncram_92p2:auto_generated.q_b[153]
q_b[154] <= altsyncram_92p2:auto_generated.q_b[154]
q_b[155] <= altsyncram_92p2:auto_generated.q_b[155]
q_b[156] <= altsyncram_92p2:auto_generated.q_b[156]
q_b[157] <= altsyncram_92p2:auto_generated.q_b[157]
q_b[158] <= altsyncram_92p2:auto_generated.q_b[158]
q_b[159] <= altsyncram_92p2:auto_generated.q_b[159]
q_b[160] <= altsyncram_92p2:auto_generated.q_b[160]
q_b[161] <= altsyncram_92p2:auto_generated.q_b[161]
q_b[162] <= altsyncram_92p2:auto_generated.q_b[162]
q_b[163] <= altsyncram_92p2:auto_generated.q_b[163]
q_b[164] <= altsyncram_92p2:auto_generated.q_b[164]
q_b[165] <= altsyncram_92p2:auto_generated.q_b[165]
q_b[166] <= altsyncram_92p2:auto_generated.q_b[166]
q_b[167] <= altsyncram_92p2:auto_generated.q_b[167]
q_b[168] <= altsyncram_92p2:auto_generated.q_b[168]
q_b[169] <= altsyncram_92p2:auto_generated.q_b[169]
q_b[170] <= altsyncram_92p2:auto_generated.q_b[170]
q_b[171] <= altsyncram_92p2:auto_generated.q_b[171]
q_b[172] <= altsyncram_92p2:auto_generated.q_b[172]
q_b[173] <= altsyncram_92p2:auto_generated.q_b[173]
q_b[174] <= altsyncram_92p2:auto_generated.q_b[174]
q_b[175] <= altsyncram_92p2:auto_generated.q_b[175]
q_b[176] <= altsyncram_92p2:auto_generated.q_b[176]
q_b[177] <= altsyncram_92p2:auto_generated.q_b[177]
q_b[178] <= altsyncram_92p2:auto_generated.q_b[178]
q_b[179] <= altsyncram_92p2:auto_generated.q_b[179]
q_b[180] <= altsyncram_92p2:auto_generated.q_b[180]
q_b[181] <= altsyncram_92p2:auto_generated.q_b[181]
q_b[182] <= altsyncram_92p2:auto_generated.q_b[182]
q_b[183] <= altsyncram_92p2:auto_generated.q_b[183]
q_b[184] <= altsyncram_92p2:auto_generated.q_b[184]
q_b[185] <= altsyncram_92p2:auto_generated.q_b[185]
q_b[186] <= altsyncram_92p2:auto_generated.q_b[186]
q_b[187] <= altsyncram_92p2:auto_generated.q_b[187]
q_b[188] <= altsyncram_92p2:auto_generated.q_b[188]
q_b[189] <= altsyncram_92p2:auto_generated.q_b[189]
q_b[190] <= altsyncram_92p2:auto_generated.q_b[190]
q_b[191] <= altsyncram_92p2:auto_generated.q_b[191]
q_b[192] <= altsyncram_92p2:auto_generated.q_b[192]
q_b[193] <= altsyncram_92p2:auto_generated.q_b[193]
q_b[194] <= altsyncram_92p2:auto_generated.q_b[194]
q_b[195] <= altsyncram_92p2:auto_generated.q_b[195]
q_b[196] <= altsyncram_92p2:auto_generated.q_b[196]
q_b[197] <= altsyncram_92p2:auto_generated.q_b[197]
q_b[198] <= altsyncram_92p2:auto_generated.q_b[198]
q_b[199] <= altsyncram_92p2:auto_generated.q_b[199]
q_b[200] <= altsyncram_92p2:auto_generated.q_b[200]
q_b[201] <= altsyncram_92p2:auto_generated.q_b[201]
q_b[202] <= altsyncram_92p2:auto_generated.q_b[202]
q_b[203] <= altsyncram_92p2:auto_generated.q_b[203]
q_b[204] <= altsyncram_92p2:auto_generated.q_b[204]
q_b[205] <= altsyncram_92p2:auto_generated.q_b[205]
q_b[206] <= altsyncram_92p2:auto_generated.q_b[206]
q_b[207] <= altsyncram_92p2:auto_generated.q_b[207]
q_b[208] <= altsyncram_92p2:auto_generated.q_b[208]
q_b[209] <= altsyncram_92p2:auto_generated.q_b[209]
q_b[210] <= altsyncram_92p2:auto_generated.q_b[210]
q_b[211] <= altsyncram_92p2:auto_generated.q_b[211]
q_b[212] <= altsyncram_92p2:auto_generated.q_b[212]
q_b[213] <= altsyncram_92p2:auto_generated.q_b[213]
q_b[214] <= altsyncram_92p2:auto_generated.q_b[214]
q_b[215] <= altsyncram_92p2:auto_generated.q_b[215]
q_b[216] <= altsyncram_92p2:auto_generated.q_b[216]
q_b[217] <= altsyncram_92p2:auto_generated.q_b[217]
q_b[218] <= altsyncram_92p2:auto_generated.q_b[218]
q_b[219] <= altsyncram_92p2:auto_generated.q_b[219]
q_b[220] <= altsyncram_92p2:auto_generated.q_b[220]
q_b[221] <= altsyncram_92p2:auto_generated.q_b[221]
q_b[222] <= altsyncram_92p2:auto_generated.q_b[222]
q_b[223] <= altsyncram_92p2:auto_generated.q_b[223]
q_b[224] <= altsyncram_92p2:auto_generated.q_b[224]
q_b[225] <= altsyncram_92p2:auto_generated.q_b[225]
q_b[226] <= altsyncram_92p2:auto_generated.q_b[226]
q_b[227] <= altsyncram_92p2:auto_generated.q_b[227]
q_b[228] <= altsyncram_92p2:auto_generated.q_b[228]
q_b[229] <= altsyncram_92p2:auto_generated.q_b[229]
q_b[230] <= altsyncram_92p2:auto_generated.q_b[230]
q_b[231] <= altsyncram_92p2:auto_generated.q_b[231]
q_b[232] <= altsyncram_92p2:auto_generated.q_b[232]
q_b[233] <= altsyncram_92p2:auto_generated.q_b[233]
q_b[234] <= altsyncram_92p2:auto_generated.q_b[234]
q_b[235] <= altsyncram_92p2:auto_generated.q_b[235]
q_b[236] <= altsyncram_92p2:auto_generated.q_b[236]
q_b[237] <= altsyncram_92p2:auto_generated.q_b[237]
q_b[238] <= altsyncram_92p2:auto_generated.q_b[238]
q_b[239] <= altsyncram_92p2:auto_generated.q_b[239]
q_b[240] <= altsyncram_92p2:auto_generated.q_b[240]
q_b[241] <= altsyncram_92p2:auto_generated.q_b[241]
q_b[242] <= altsyncram_92p2:auto_generated.q_b[242]
q_b[243] <= altsyncram_92p2:auto_generated.q_b[243]
q_b[244] <= altsyncram_92p2:auto_generated.q_b[244]
q_b[245] <= altsyncram_92p2:auto_generated.q_b[245]
q_b[246] <= altsyncram_92p2:auto_generated.q_b[246]
q_b[247] <= altsyncram_92p2:auto_generated.q_b[247]
q_b[248] <= altsyncram_92p2:auto_generated.q_b[248]
q_b[249] <= altsyncram_92p2:auto_generated.q_b[249]
q_b[250] <= altsyncram_92p2:auto_generated.q_b[250]
q_b[251] <= altsyncram_92p2:auto_generated.q_b[251]
q_b[252] <= altsyncram_92p2:auto_generated.q_b[252]
q_b[253] <= altsyncram_92p2:auto_generated.q_b[253]
q_b[254] <= altsyncram_92p2:auto_generated.q_b[254]
q_b[255] <= altsyncram_92p2:auto_generated.q_b[255]
q_b[256] <= altsyncram_92p2:auto_generated.q_b[256]
q_b[257] <= altsyncram_92p2:auto_generated.q_b[257]
q_b[258] <= altsyncram_92p2:auto_generated.q_b[258]
q_b[259] <= altsyncram_92p2:auto_generated.q_b[259]
q_b[260] <= altsyncram_92p2:auto_generated.q_b[260]
q_b[261] <= altsyncram_92p2:auto_generated.q_b[261]
q_b[262] <= altsyncram_92p2:auto_generated.q_b[262]
q_b[263] <= altsyncram_92p2:auto_generated.q_b[263]
q_b[264] <= altsyncram_92p2:auto_generated.q_b[264]
q_b[265] <= altsyncram_92p2:auto_generated.q_b[265]
q_b[266] <= altsyncram_92p2:auto_generated.q_b[266]
q_b[267] <= altsyncram_92p2:auto_generated.q_b[267]
q_b[268] <= altsyncram_92p2:auto_generated.q_b[268]
q_b[269] <= altsyncram_92p2:auto_generated.q_b[269]
q_b[270] <= altsyncram_92p2:auto_generated.q_b[270]
q_b[271] <= altsyncram_92p2:auto_generated.q_b[271]
q_b[272] <= altsyncram_92p2:auto_generated.q_b[272]
q_b[273] <= altsyncram_92p2:auto_generated.q_b[273]
q_b[274] <= altsyncram_92p2:auto_generated.q_b[274]
q_b[275] <= altsyncram_92p2:auto_generated.q_b[275]
q_b[276] <= altsyncram_92p2:auto_generated.q_b[276]
q_b[277] <= altsyncram_92p2:auto_generated.q_b[277]
q_b[278] <= altsyncram_92p2:auto_generated.q_b[278]
q_b[279] <= altsyncram_92p2:auto_generated.q_b[279]
q_b[280] <= altsyncram_92p2:auto_generated.q_b[280]
q_b[281] <= altsyncram_92p2:auto_generated.q_b[281]
q_b[282] <= altsyncram_92p2:auto_generated.q_b[282]
q_b[283] <= altsyncram_92p2:auto_generated.q_b[283]
q_b[284] <= altsyncram_92p2:auto_generated.q_b[284]
q_b[285] <= altsyncram_92p2:auto_generated.q_b[285]
q_b[286] <= altsyncram_92p2:auto_generated.q_b[286]
q_b[287] <= altsyncram_92p2:auto_generated.q_b[287]
q_b[288] <= altsyncram_92p2:auto_generated.q_b[288]
q_b[289] <= altsyncram_92p2:auto_generated.q_b[289]
q_b[290] <= altsyncram_92p2:auto_generated.q_b[290]
q_b[291] <= altsyncram_92p2:auto_generated.q_b[291]
q_b[292] <= altsyncram_92p2:auto_generated.q_b[292]
q_b[293] <= altsyncram_92p2:auto_generated.q_b[293]
q_b[294] <= altsyncram_92p2:auto_generated.q_b[294]
q_b[295] <= altsyncram_92p2:auto_generated.q_b[295]
q_b[296] <= altsyncram_92p2:auto_generated.q_b[296]
q_b[297] <= altsyncram_92p2:auto_generated.q_b[297]
q_b[298] <= altsyncram_92p2:auto_generated.q_b[298]
q_b[299] <= altsyncram_92p2:auto_generated.q_b[299]
q_b[300] <= altsyncram_92p2:auto_generated.q_b[300]
q_b[301] <= altsyncram_92p2:auto_generated.q_b[301]
q_b[302] <= altsyncram_92p2:auto_generated.q_b[302]
q_b[303] <= altsyncram_92p2:auto_generated.q_b[303]
q_b[304] <= altsyncram_92p2:auto_generated.q_b[304]
q_b[305] <= altsyncram_92p2:auto_generated.q_b[305]
q_b[306] <= altsyncram_92p2:auto_generated.q_b[306]
q_b[307] <= altsyncram_92p2:auto_generated.q_b[307]
q_b[308] <= altsyncram_92p2:auto_generated.q_b[308]
q_b[309] <= altsyncram_92p2:auto_generated.q_b[309]
q_b[310] <= altsyncram_92p2:auto_generated.q_b[310]
q_b[311] <= altsyncram_92p2:auto_generated.q_b[311]
q_b[312] <= altsyncram_92p2:auto_generated.q_b[312]
q_b[313] <= altsyncram_92p2:auto_generated.q_b[313]
q_b[314] <= altsyncram_92p2:auto_generated.q_b[314]
q_b[315] <= altsyncram_92p2:auto_generated.q_b[315]
q_b[316] <= altsyncram_92p2:auto_generated.q_b[316]
q_b[317] <= altsyncram_92p2:auto_generated.q_b[317]
q_b[318] <= altsyncram_92p2:auto_generated.q_b[318]
q_b[319] <= altsyncram_92p2:auto_generated.q_b[319]
q_b[320] <= altsyncram_92p2:auto_generated.q_b[320]
q_b[321] <= altsyncram_92p2:auto_generated.q_b[321]
q_b[322] <= altsyncram_92p2:auto_generated.q_b[322]
q_b[323] <= altsyncram_92p2:auto_generated.q_b[323]
q_b[324] <= altsyncram_92p2:auto_generated.q_b[324]
q_b[325] <= altsyncram_92p2:auto_generated.q_b[325]
q_b[326] <= altsyncram_92p2:auto_generated.q_b[326]
q_b[327] <= altsyncram_92p2:auto_generated.q_b[327]
q_b[328] <= altsyncram_92p2:auto_generated.q_b[328]
q_b[329] <= altsyncram_92p2:auto_generated.q_b[329]
q_b[330] <= altsyncram_92p2:auto_generated.q_b[330]
q_b[331] <= altsyncram_92p2:auto_generated.q_b[331]
q_b[332] <= altsyncram_92p2:auto_generated.q_b[332]
q_b[333] <= altsyncram_92p2:auto_generated.q_b[333]
q_b[334] <= altsyncram_92p2:auto_generated.q_b[334]
q_b[335] <= altsyncram_92p2:auto_generated.q_b[335]
q_b[336] <= altsyncram_92p2:auto_generated.q_b[336]
q_b[337] <= altsyncram_92p2:auto_generated.q_b[337]
q_b[338] <= altsyncram_92p2:auto_generated.q_b[338]
q_b[339] <= altsyncram_92p2:auto_generated.q_b[339]
q_b[340] <= altsyncram_92p2:auto_generated.q_b[340]
q_b[341] <= altsyncram_92p2:auto_generated.q_b[341]
q_b[342] <= altsyncram_92p2:auto_generated.q_b[342]
q_b[343] <= altsyncram_92p2:auto_generated.q_b[343]
q_b[344] <= altsyncram_92p2:auto_generated.q_b[344]
q_b[345] <= altsyncram_92p2:auto_generated.q_b[345]
q_b[346] <= altsyncram_92p2:auto_generated.q_b[346]
q_b[347] <= altsyncram_92p2:auto_generated.q_b[347]
q_b[348] <= altsyncram_92p2:auto_generated.q_b[348]
q_b[349] <= altsyncram_92p2:auto_generated.q_b[349]
q_b[350] <= altsyncram_92p2:auto_generated.q_b[350]
q_b[351] <= altsyncram_92p2:auto_generated.q_b[351]
q_b[352] <= altsyncram_92p2:auto_generated.q_b[352]
q_b[353] <= altsyncram_92p2:auto_generated.q_b[353]
q_b[354] <= altsyncram_92p2:auto_generated.q_b[354]
q_b[355] <= altsyncram_92p2:auto_generated.q_b[355]
q_b[356] <= altsyncram_92p2:auto_generated.q_b[356]
q_b[357] <= altsyncram_92p2:auto_generated.q_b[357]
q_b[358] <= altsyncram_92p2:auto_generated.q_b[358]
q_b[359] <= altsyncram_92p2:auto_generated.q_b[359]
q_b[360] <= altsyncram_92p2:auto_generated.q_b[360]
q_b[361] <= altsyncram_92p2:auto_generated.q_b[361]
q_b[362] <= altsyncram_92p2:auto_generated.q_b[362]
q_b[363] <= altsyncram_92p2:auto_generated.q_b[363]
q_b[364] <= altsyncram_92p2:auto_generated.q_b[364]
q_b[365] <= altsyncram_92p2:auto_generated.q_b[365]
q_b[366] <= altsyncram_92p2:auto_generated.q_b[366]
q_b[367] <= altsyncram_92p2:auto_generated.q_b[367]
q_b[368] <= altsyncram_92p2:auto_generated.q_b[368]
q_b[369] <= altsyncram_92p2:auto_generated.q_b[369]
q_b[370] <= altsyncram_92p2:auto_generated.q_b[370]
q_b[371] <= altsyncram_92p2:auto_generated.q_b[371]
q_b[372] <= altsyncram_92p2:auto_generated.q_b[372]
q_b[373] <= altsyncram_92p2:auto_generated.q_b[373]
q_b[374] <= altsyncram_92p2:auto_generated.q_b[374]
q_b[375] <= altsyncram_92p2:auto_generated.q_b[375]
q_b[376] <= altsyncram_92p2:auto_generated.q_b[376]
q_b[377] <= altsyncram_92p2:auto_generated.q_b[377]
q_b[378] <= altsyncram_92p2:auto_generated.q_b[378]
q_b[379] <= altsyncram_92p2:auto_generated.q_b[379]
q_b[380] <= altsyncram_92p2:auto_generated.q_b[380]
q_b[381] <= altsyncram_92p2:auto_generated.q_b[381]
q_b[382] <= altsyncram_92p2:auto_generated.q_b[382]
q_b[383] <= altsyncram_92p2:auto_generated.q_b[383]
q_b[384] <= altsyncram_92p2:auto_generated.q_b[384]
q_b[385] <= altsyncram_92p2:auto_generated.q_b[385]
q_b[386] <= altsyncram_92p2:auto_generated.q_b[386]
q_b[387] <= altsyncram_92p2:auto_generated.q_b[387]
q_b[388] <= altsyncram_92p2:auto_generated.q_b[388]
q_b[389] <= altsyncram_92p2:auto_generated.q_b[389]
q_b[390] <= altsyncram_92p2:auto_generated.q_b[390]
q_b[391] <= altsyncram_92p2:auto_generated.q_b[391]
q_b[392] <= altsyncram_92p2:auto_generated.q_b[392]
q_b[393] <= altsyncram_92p2:auto_generated.q_b[393]
q_b[394] <= altsyncram_92p2:auto_generated.q_b[394]
q_b[395] <= altsyncram_92p2:auto_generated.q_b[395]
q_b[396] <= altsyncram_92p2:auto_generated.q_b[396]
q_b[397] <= altsyncram_92p2:auto_generated.q_b[397]
q_b[398] <= altsyncram_92p2:auto_generated.q_b[398]
q_b[399] <= altsyncram_92p2:auto_generated.q_b[399]
q_b[400] <= altsyncram_92p2:auto_generated.q_b[400]
q_b[401] <= altsyncram_92p2:auto_generated.q_b[401]
q_b[402] <= altsyncram_92p2:auto_generated.q_b[402]
q_b[403] <= altsyncram_92p2:auto_generated.q_b[403]
q_b[404] <= altsyncram_92p2:auto_generated.q_b[404]
q_b[405] <= altsyncram_92p2:auto_generated.q_b[405]
q_b[406] <= altsyncram_92p2:auto_generated.q_b[406]
q_b[407] <= altsyncram_92p2:auto_generated.q_b[407]
q_b[408] <= altsyncram_92p2:auto_generated.q_b[408]
q_b[409] <= altsyncram_92p2:auto_generated.q_b[409]
q_b[410] <= altsyncram_92p2:auto_generated.q_b[410]
q_b[411] <= altsyncram_92p2:auto_generated.q_b[411]
q_b[412] <= altsyncram_92p2:auto_generated.q_b[412]
q_b[413] <= altsyncram_92p2:auto_generated.q_b[413]
q_b[414] <= altsyncram_92p2:auto_generated.q_b[414]
q_b[415] <= altsyncram_92p2:auto_generated.q_b[415]
q_b[416] <= altsyncram_92p2:auto_generated.q_b[416]
q_b[417] <= altsyncram_92p2:auto_generated.q_b[417]
q_b[418] <= altsyncram_92p2:auto_generated.q_b[418]
q_b[419] <= altsyncram_92p2:auto_generated.q_b[419]
q_b[420] <= altsyncram_92p2:auto_generated.q_b[420]
q_b[421] <= altsyncram_92p2:auto_generated.q_b[421]
q_b[422] <= altsyncram_92p2:auto_generated.q_b[422]
q_b[423] <= altsyncram_92p2:auto_generated.q_b[423]
q_b[424] <= altsyncram_92p2:auto_generated.q_b[424]
q_b[425] <= altsyncram_92p2:auto_generated.q_b[425]
q_b[426] <= altsyncram_92p2:auto_generated.q_b[426]
q_b[427] <= altsyncram_92p2:auto_generated.q_b[427]
q_b[428] <= altsyncram_92p2:auto_generated.q_b[428]
q_b[429] <= altsyncram_92p2:auto_generated.q_b[429]
q_b[430] <= altsyncram_92p2:auto_generated.q_b[430]
q_b[431] <= altsyncram_92p2:auto_generated.q_b[431]
q_b[432] <= altsyncram_92p2:auto_generated.q_b[432]
q_b[433] <= altsyncram_92p2:auto_generated.q_b[433]
q_b[434] <= altsyncram_92p2:auto_generated.q_b[434]
q_b[435] <= altsyncram_92p2:auto_generated.q_b[435]
q_b[436] <= altsyncram_92p2:auto_generated.q_b[436]
q_b[437] <= altsyncram_92p2:auto_generated.q_b[437]
q_b[438] <= altsyncram_92p2:auto_generated.q_b[438]
q_b[439] <= altsyncram_92p2:auto_generated.q_b[439]
q_b[440] <= altsyncram_92p2:auto_generated.q_b[440]
q_b[441] <= altsyncram_92p2:auto_generated.q_b[441]
q_b[442] <= altsyncram_92p2:auto_generated.q_b[442]
q_b[443] <= altsyncram_92p2:auto_generated.q_b[443]
q_b[444] <= altsyncram_92p2:auto_generated.q_b[444]
q_b[445] <= altsyncram_92p2:auto_generated.q_b[445]
q_b[446] <= altsyncram_92p2:auto_generated.q_b[446]
q_b[447] <= altsyncram_92p2:auto_generated.q_b[447]
q_b[448] <= altsyncram_92p2:auto_generated.q_b[448]
q_b[449] <= altsyncram_92p2:auto_generated.q_b[449]
q_b[450] <= altsyncram_92p2:auto_generated.q_b[450]
q_b[451] <= altsyncram_92p2:auto_generated.q_b[451]
q_b[452] <= altsyncram_92p2:auto_generated.q_b[452]
q_b[453] <= altsyncram_92p2:auto_generated.q_b[453]
q_b[454] <= altsyncram_92p2:auto_generated.q_b[454]
q_b[455] <= altsyncram_92p2:auto_generated.q_b[455]
q_b[456] <= altsyncram_92p2:auto_generated.q_b[456]
q_b[457] <= altsyncram_92p2:auto_generated.q_b[457]
q_b[458] <= altsyncram_92p2:auto_generated.q_b[458]
q_b[459] <= altsyncram_92p2:auto_generated.q_b[459]
q_b[460] <= altsyncram_92p2:auto_generated.q_b[460]
q_b[461] <= altsyncram_92p2:auto_generated.q_b[461]
q_b[462] <= altsyncram_92p2:auto_generated.q_b[462]
q_b[463] <= altsyncram_92p2:auto_generated.q_b[463]
q_b[464] <= altsyncram_92p2:auto_generated.q_b[464]
q_b[465] <= altsyncram_92p2:auto_generated.q_b[465]
q_b[466] <= altsyncram_92p2:auto_generated.q_b[466]
q_b[467] <= altsyncram_92p2:auto_generated.q_b[467]
q_b[468] <= altsyncram_92p2:auto_generated.q_b[468]
q_b[469] <= altsyncram_92p2:auto_generated.q_b[469]
q_b[470] <= altsyncram_92p2:auto_generated.q_b[470]
q_b[471] <= altsyncram_92p2:auto_generated.q_b[471]
q_b[472] <= altsyncram_92p2:auto_generated.q_b[472]
q_b[473] <= altsyncram_92p2:auto_generated.q_b[473]
q_b[474] <= altsyncram_92p2:auto_generated.q_b[474]
q_b[475] <= altsyncram_92p2:auto_generated.q_b[475]
q_b[476] <= altsyncram_92p2:auto_generated.q_b[476]
q_b[477] <= altsyncram_92p2:auto_generated.q_b[477]
q_b[478] <= altsyncram_92p2:auto_generated.q_b[478]
q_b[479] <= altsyncram_92p2:auto_generated.q_b[479]
q_b[480] <= altsyncram_92p2:auto_generated.q_b[480]
q_b[481] <= altsyncram_92p2:auto_generated.q_b[481]
q_b[482] <= altsyncram_92p2:auto_generated.q_b[482]
q_b[483] <= altsyncram_92p2:auto_generated.q_b[483]
q_b[484] <= altsyncram_92p2:auto_generated.q_b[484]
q_b[485] <= altsyncram_92p2:auto_generated.q_b[485]
q_b[486] <= altsyncram_92p2:auto_generated.q_b[486]
q_b[487] <= altsyncram_92p2:auto_generated.q_b[487]
q_b[488] <= altsyncram_92p2:auto_generated.q_b[488]
q_b[489] <= altsyncram_92p2:auto_generated.q_b[489]
q_b[490] <= altsyncram_92p2:auto_generated.q_b[490]
q_b[491] <= altsyncram_92p2:auto_generated.q_b[491]
q_b[492] <= altsyncram_92p2:auto_generated.q_b[492]
q_b[493] <= altsyncram_92p2:auto_generated.q_b[493]
q_b[494] <= altsyncram_92p2:auto_generated.q_b[494]
q_b[495] <= altsyncram_92p2:auto_generated.q_b[495]
q_b[496] <= altsyncram_92p2:auto_generated.q_b[496]
q_b[497] <= altsyncram_92p2:auto_generated.q_b[497]
q_b[498] <= altsyncram_92p2:auto_generated.q_b[498]
q_b[499] <= altsyncram_92p2:auto_generated.q_b[499]
q_b[500] <= altsyncram_92p2:auto_generated.q_b[500]
q_b[501] <= altsyncram_92p2:auto_generated.q_b[501]
q_b[502] <= altsyncram_92p2:auto_generated.q_b[502]
q_b[503] <= altsyncram_92p2:auto_generated.q_b[503]
q_b[504] <= altsyncram_92p2:auto_generated.q_b[504]
q_b[505] <= altsyncram_92p2:auto_generated.q_b[505]
q_b[506] <= altsyncram_92p2:auto_generated.q_b[506]
q_b[507] <= altsyncram_92p2:auto_generated.q_b[507]
q_b[508] <= altsyncram_92p2:auto_generated.q_b[508]
q_b[509] <= altsyncram_92p2:auto_generated.q_b[509]
q_b[510] <= altsyncram_92p2:auto_generated.q_b[510]
q_b[511] <= altsyncram_92p2:auto_generated.q_b[511]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE10_Standard|device_state_Mem:device_state_mem|altsyncram:altsyncram_component|altsyncram_92p2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[32] => ram_block1a0.PORTBDATAIN1
data_b[33] => ram_block1a1.PORTBDATAIN1
data_b[34] => ram_block1a2.PORTBDATAIN1
data_b[35] => ram_block1a3.PORTBDATAIN1
data_b[36] => ram_block1a4.PORTBDATAIN1
data_b[37] => ram_block1a5.PORTBDATAIN1
data_b[38] => ram_block1a6.PORTBDATAIN1
data_b[39] => ram_block1a7.PORTBDATAIN1
data_b[40] => ram_block1a8.PORTBDATAIN1
data_b[41] => ram_block1a9.PORTBDATAIN1
data_b[42] => ram_block1a10.PORTBDATAIN1
data_b[43] => ram_block1a11.PORTBDATAIN1
data_b[44] => ram_block1a12.PORTBDATAIN1
data_b[45] => ram_block1a13.PORTBDATAIN1
data_b[46] => ram_block1a14.PORTBDATAIN1
data_b[47] => ram_block1a15.PORTBDATAIN1
data_b[48] => ram_block1a16.PORTBDATAIN1
data_b[49] => ram_block1a17.PORTBDATAIN1
data_b[50] => ram_block1a18.PORTBDATAIN1
data_b[51] => ram_block1a19.PORTBDATAIN1
data_b[52] => ram_block1a20.PORTBDATAIN1
data_b[53] => ram_block1a21.PORTBDATAIN1
data_b[54] => ram_block1a22.PORTBDATAIN1
data_b[55] => ram_block1a23.PORTBDATAIN1
data_b[56] => ram_block1a24.PORTBDATAIN1
data_b[57] => ram_block1a25.PORTBDATAIN1
data_b[58] => ram_block1a26.PORTBDATAIN1
data_b[59] => ram_block1a27.PORTBDATAIN1
data_b[60] => ram_block1a28.PORTBDATAIN1
data_b[61] => ram_block1a29.PORTBDATAIN1
data_b[62] => ram_block1a30.PORTBDATAIN1
data_b[63] => ram_block1a31.PORTBDATAIN1
data_b[64] => ram_block1a0.PORTBDATAIN2
data_b[65] => ram_block1a1.PORTBDATAIN2
data_b[66] => ram_block1a2.PORTBDATAIN2
data_b[67] => ram_block1a3.PORTBDATAIN2
data_b[68] => ram_block1a4.PORTBDATAIN2
data_b[69] => ram_block1a5.PORTBDATAIN2
data_b[70] => ram_block1a6.PORTBDATAIN2
data_b[71] => ram_block1a7.PORTBDATAIN2
data_b[72] => ram_block1a8.PORTBDATAIN2
data_b[73] => ram_block1a9.PORTBDATAIN2
data_b[74] => ram_block1a10.PORTBDATAIN2
data_b[75] => ram_block1a11.PORTBDATAIN2
data_b[76] => ram_block1a12.PORTBDATAIN2
data_b[77] => ram_block1a13.PORTBDATAIN2
data_b[78] => ram_block1a14.PORTBDATAIN2
data_b[79] => ram_block1a15.PORTBDATAIN2
data_b[80] => ram_block1a16.PORTBDATAIN2
data_b[81] => ram_block1a17.PORTBDATAIN2
data_b[82] => ram_block1a18.PORTBDATAIN2
data_b[83] => ram_block1a19.PORTBDATAIN2
data_b[84] => ram_block1a20.PORTBDATAIN2
data_b[85] => ram_block1a21.PORTBDATAIN2
data_b[86] => ram_block1a22.PORTBDATAIN2
data_b[87] => ram_block1a23.PORTBDATAIN2
data_b[88] => ram_block1a24.PORTBDATAIN2
data_b[89] => ram_block1a25.PORTBDATAIN2
data_b[90] => ram_block1a26.PORTBDATAIN2
data_b[91] => ram_block1a27.PORTBDATAIN2
data_b[92] => ram_block1a28.PORTBDATAIN2
data_b[93] => ram_block1a29.PORTBDATAIN2
data_b[94] => ram_block1a30.PORTBDATAIN2
data_b[95] => ram_block1a31.PORTBDATAIN2
data_b[96] => ram_block1a0.PORTBDATAIN3
data_b[97] => ram_block1a1.PORTBDATAIN3
data_b[98] => ram_block1a2.PORTBDATAIN3
data_b[99] => ram_block1a3.PORTBDATAIN3
data_b[100] => ram_block1a4.PORTBDATAIN3
data_b[101] => ram_block1a5.PORTBDATAIN3
data_b[102] => ram_block1a6.PORTBDATAIN3
data_b[103] => ram_block1a7.PORTBDATAIN3
data_b[104] => ram_block1a8.PORTBDATAIN3
data_b[105] => ram_block1a9.PORTBDATAIN3
data_b[106] => ram_block1a10.PORTBDATAIN3
data_b[107] => ram_block1a11.PORTBDATAIN3
data_b[108] => ram_block1a12.PORTBDATAIN3
data_b[109] => ram_block1a13.PORTBDATAIN3
data_b[110] => ram_block1a14.PORTBDATAIN3
data_b[111] => ram_block1a15.PORTBDATAIN3
data_b[112] => ram_block1a16.PORTBDATAIN3
data_b[113] => ram_block1a17.PORTBDATAIN3
data_b[114] => ram_block1a18.PORTBDATAIN3
data_b[115] => ram_block1a19.PORTBDATAIN3
data_b[116] => ram_block1a20.PORTBDATAIN3
data_b[117] => ram_block1a21.PORTBDATAIN3
data_b[118] => ram_block1a22.PORTBDATAIN3
data_b[119] => ram_block1a23.PORTBDATAIN3
data_b[120] => ram_block1a24.PORTBDATAIN3
data_b[121] => ram_block1a25.PORTBDATAIN3
data_b[122] => ram_block1a26.PORTBDATAIN3
data_b[123] => ram_block1a27.PORTBDATAIN3
data_b[124] => ram_block1a28.PORTBDATAIN3
data_b[125] => ram_block1a29.PORTBDATAIN3
data_b[126] => ram_block1a30.PORTBDATAIN3
data_b[127] => ram_block1a31.PORTBDATAIN3
data_b[128] => ram_block1a0.PORTBDATAIN4
data_b[129] => ram_block1a1.PORTBDATAIN4
data_b[130] => ram_block1a2.PORTBDATAIN4
data_b[131] => ram_block1a3.PORTBDATAIN4
data_b[132] => ram_block1a4.PORTBDATAIN4
data_b[133] => ram_block1a5.PORTBDATAIN4
data_b[134] => ram_block1a6.PORTBDATAIN4
data_b[135] => ram_block1a7.PORTBDATAIN4
data_b[136] => ram_block1a8.PORTBDATAIN4
data_b[137] => ram_block1a9.PORTBDATAIN4
data_b[138] => ram_block1a10.PORTBDATAIN4
data_b[139] => ram_block1a11.PORTBDATAIN4
data_b[140] => ram_block1a12.PORTBDATAIN4
data_b[141] => ram_block1a13.PORTBDATAIN4
data_b[142] => ram_block1a14.PORTBDATAIN4
data_b[143] => ram_block1a15.PORTBDATAIN4
data_b[144] => ram_block1a16.PORTBDATAIN4
data_b[145] => ram_block1a17.PORTBDATAIN4
data_b[146] => ram_block1a18.PORTBDATAIN4
data_b[147] => ram_block1a19.PORTBDATAIN4
data_b[148] => ram_block1a20.PORTBDATAIN4
data_b[149] => ram_block1a21.PORTBDATAIN4
data_b[150] => ram_block1a22.PORTBDATAIN4
data_b[151] => ram_block1a23.PORTBDATAIN4
data_b[152] => ram_block1a24.PORTBDATAIN4
data_b[153] => ram_block1a25.PORTBDATAIN4
data_b[154] => ram_block1a26.PORTBDATAIN4
data_b[155] => ram_block1a27.PORTBDATAIN4
data_b[156] => ram_block1a28.PORTBDATAIN4
data_b[157] => ram_block1a29.PORTBDATAIN4
data_b[158] => ram_block1a30.PORTBDATAIN4
data_b[159] => ram_block1a31.PORTBDATAIN4
data_b[160] => ram_block1a0.PORTBDATAIN5
data_b[161] => ram_block1a1.PORTBDATAIN5
data_b[162] => ram_block1a2.PORTBDATAIN5
data_b[163] => ram_block1a3.PORTBDATAIN5
data_b[164] => ram_block1a4.PORTBDATAIN5
data_b[165] => ram_block1a5.PORTBDATAIN5
data_b[166] => ram_block1a6.PORTBDATAIN5
data_b[167] => ram_block1a7.PORTBDATAIN5
data_b[168] => ram_block1a8.PORTBDATAIN5
data_b[169] => ram_block1a9.PORTBDATAIN5
data_b[170] => ram_block1a10.PORTBDATAIN5
data_b[171] => ram_block1a11.PORTBDATAIN5
data_b[172] => ram_block1a12.PORTBDATAIN5
data_b[173] => ram_block1a13.PORTBDATAIN5
data_b[174] => ram_block1a14.PORTBDATAIN5
data_b[175] => ram_block1a15.PORTBDATAIN5
data_b[176] => ram_block1a16.PORTBDATAIN5
data_b[177] => ram_block1a17.PORTBDATAIN5
data_b[178] => ram_block1a18.PORTBDATAIN5
data_b[179] => ram_block1a19.PORTBDATAIN5
data_b[180] => ram_block1a20.PORTBDATAIN5
data_b[181] => ram_block1a21.PORTBDATAIN5
data_b[182] => ram_block1a22.PORTBDATAIN5
data_b[183] => ram_block1a23.PORTBDATAIN5
data_b[184] => ram_block1a24.PORTBDATAIN5
data_b[185] => ram_block1a25.PORTBDATAIN5
data_b[186] => ram_block1a26.PORTBDATAIN5
data_b[187] => ram_block1a27.PORTBDATAIN5
data_b[188] => ram_block1a28.PORTBDATAIN5
data_b[189] => ram_block1a29.PORTBDATAIN5
data_b[190] => ram_block1a30.PORTBDATAIN5
data_b[191] => ram_block1a31.PORTBDATAIN5
data_b[192] => ram_block1a0.PORTBDATAIN6
data_b[193] => ram_block1a1.PORTBDATAIN6
data_b[194] => ram_block1a2.PORTBDATAIN6
data_b[195] => ram_block1a3.PORTBDATAIN6
data_b[196] => ram_block1a4.PORTBDATAIN6
data_b[197] => ram_block1a5.PORTBDATAIN6
data_b[198] => ram_block1a6.PORTBDATAIN6
data_b[199] => ram_block1a7.PORTBDATAIN6
data_b[200] => ram_block1a8.PORTBDATAIN6
data_b[201] => ram_block1a9.PORTBDATAIN6
data_b[202] => ram_block1a10.PORTBDATAIN6
data_b[203] => ram_block1a11.PORTBDATAIN6
data_b[204] => ram_block1a12.PORTBDATAIN6
data_b[205] => ram_block1a13.PORTBDATAIN6
data_b[206] => ram_block1a14.PORTBDATAIN6
data_b[207] => ram_block1a15.PORTBDATAIN6
data_b[208] => ram_block1a16.PORTBDATAIN6
data_b[209] => ram_block1a17.PORTBDATAIN6
data_b[210] => ram_block1a18.PORTBDATAIN6
data_b[211] => ram_block1a19.PORTBDATAIN6
data_b[212] => ram_block1a20.PORTBDATAIN6
data_b[213] => ram_block1a21.PORTBDATAIN6
data_b[214] => ram_block1a22.PORTBDATAIN6
data_b[215] => ram_block1a23.PORTBDATAIN6
data_b[216] => ram_block1a24.PORTBDATAIN6
data_b[217] => ram_block1a25.PORTBDATAIN6
data_b[218] => ram_block1a26.PORTBDATAIN6
data_b[219] => ram_block1a27.PORTBDATAIN6
data_b[220] => ram_block1a28.PORTBDATAIN6
data_b[221] => ram_block1a29.PORTBDATAIN6
data_b[222] => ram_block1a30.PORTBDATAIN6
data_b[223] => ram_block1a31.PORTBDATAIN6
data_b[224] => ram_block1a0.PORTBDATAIN7
data_b[225] => ram_block1a1.PORTBDATAIN7
data_b[226] => ram_block1a2.PORTBDATAIN7
data_b[227] => ram_block1a3.PORTBDATAIN7
data_b[228] => ram_block1a4.PORTBDATAIN7
data_b[229] => ram_block1a5.PORTBDATAIN7
data_b[230] => ram_block1a6.PORTBDATAIN7
data_b[231] => ram_block1a7.PORTBDATAIN7
data_b[232] => ram_block1a8.PORTBDATAIN7
data_b[233] => ram_block1a9.PORTBDATAIN7
data_b[234] => ram_block1a10.PORTBDATAIN7
data_b[235] => ram_block1a11.PORTBDATAIN7
data_b[236] => ram_block1a12.PORTBDATAIN7
data_b[237] => ram_block1a13.PORTBDATAIN7
data_b[238] => ram_block1a14.PORTBDATAIN7
data_b[239] => ram_block1a15.PORTBDATAIN7
data_b[240] => ram_block1a16.PORTBDATAIN7
data_b[241] => ram_block1a17.PORTBDATAIN7
data_b[242] => ram_block1a18.PORTBDATAIN7
data_b[243] => ram_block1a19.PORTBDATAIN7
data_b[244] => ram_block1a20.PORTBDATAIN7
data_b[245] => ram_block1a21.PORTBDATAIN7
data_b[246] => ram_block1a22.PORTBDATAIN7
data_b[247] => ram_block1a23.PORTBDATAIN7
data_b[248] => ram_block1a24.PORTBDATAIN7
data_b[249] => ram_block1a25.PORTBDATAIN7
data_b[250] => ram_block1a26.PORTBDATAIN7
data_b[251] => ram_block1a27.PORTBDATAIN7
data_b[252] => ram_block1a28.PORTBDATAIN7
data_b[253] => ram_block1a29.PORTBDATAIN7
data_b[254] => ram_block1a30.PORTBDATAIN7
data_b[255] => ram_block1a31.PORTBDATAIN7
data_b[256] => ram_block1a0.PORTBDATAIN8
data_b[257] => ram_block1a1.PORTBDATAIN8
data_b[258] => ram_block1a2.PORTBDATAIN8
data_b[259] => ram_block1a3.PORTBDATAIN8
data_b[260] => ram_block1a4.PORTBDATAIN8
data_b[261] => ram_block1a5.PORTBDATAIN8
data_b[262] => ram_block1a6.PORTBDATAIN8
data_b[263] => ram_block1a7.PORTBDATAIN8
data_b[264] => ram_block1a8.PORTBDATAIN8
data_b[265] => ram_block1a9.PORTBDATAIN8
data_b[266] => ram_block1a10.PORTBDATAIN8
data_b[267] => ram_block1a11.PORTBDATAIN8
data_b[268] => ram_block1a12.PORTBDATAIN8
data_b[269] => ram_block1a13.PORTBDATAIN8
data_b[270] => ram_block1a14.PORTBDATAIN8
data_b[271] => ram_block1a15.PORTBDATAIN8
data_b[272] => ram_block1a16.PORTBDATAIN8
data_b[273] => ram_block1a17.PORTBDATAIN8
data_b[274] => ram_block1a18.PORTBDATAIN8
data_b[275] => ram_block1a19.PORTBDATAIN8
data_b[276] => ram_block1a20.PORTBDATAIN8
data_b[277] => ram_block1a21.PORTBDATAIN8
data_b[278] => ram_block1a22.PORTBDATAIN8
data_b[279] => ram_block1a23.PORTBDATAIN8
data_b[280] => ram_block1a24.PORTBDATAIN8
data_b[281] => ram_block1a25.PORTBDATAIN8
data_b[282] => ram_block1a26.PORTBDATAIN8
data_b[283] => ram_block1a27.PORTBDATAIN8
data_b[284] => ram_block1a28.PORTBDATAIN8
data_b[285] => ram_block1a29.PORTBDATAIN8
data_b[286] => ram_block1a30.PORTBDATAIN8
data_b[287] => ram_block1a31.PORTBDATAIN8
data_b[288] => ram_block1a0.PORTBDATAIN9
data_b[289] => ram_block1a1.PORTBDATAIN9
data_b[290] => ram_block1a2.PORTBDATAIN9
data_b[291] => ram_block1a3.PORTBDATAIN9
data_b[292] => ram_block1a4.PORTBDATAIN9
data_b[293] => ram_block1a5.PORTBDATAIN9
data_b[294] => ram_block1a6.PORTBDATAIN9
data_b[295] => ram_block1a7.PORTBDATAIN9
data_b[296] => ram_block1a8.PORTBDATAIN9
data_b[297] => ram_block1a9.PORTBDATAIN9
data_b[298] => ram_block1a10.PORTBDATAIN9
data_b[299] => ram_block1a11.PORTBDATAIN9
data_b[300] => ram_block1a12.PORTBDATAIN9
data_b[301] => ram_block1a13.PORTBDATAIN9
data_b[302] => ram_block1a14.PORTBDATAIN9
data_b[303] => ram_block1a15.PORTBDATAIN9
data_b[304] => ram_block1a16.PORTBDATAIN9
data_b[305] => ram_block1a17.PORTBDATAIN9
data_b[306] => ram_block1a18.PORTBDATAIN9
data_b[307] => ram_block1a19.PORTBDATAIN9
data_b[308] => ram_block1a20.PORTBDATAIN9
data_b[309] => ram_block1a21.PORTBDATAIN9
data_b[310] => ram_block1a22.PORTBDATAIN9
data_b[311] => ram_block1a23.PORTBDATAIN9
data_b[312] => ram_block1a24.PORTBDATAIN9
data_b[313] => ram_block1a25.PORTBDATAIN9
data_b[314] => ram_block1a26.PORTBDATAIN9
data_b[315] => ram_block1a27.PORTBDATAIN9
data_b[316] => ram_block1a28.PORTBDATAIN9
data_b[317] => ram_block1a29.PORTBDATAIN9
data_b[318] => ram_block1a30.PORTBDATAIN9
data_b[319] => ram_block1a31.PORTBDATAIN9
data_b[320] => ram_block1a0.PORTBDATAIN10
data_b[321] => ram_block1a1.PORTBDATAIN10
data_b[322] => ram_block1a2.PORTBDATAIN10
data_b[323] => ram_block1a3.PORTBDATAIN10
data_b[324] => ram_block1a4.PORTBDATAIN10
data_b[325] => ram_block1a5.PORTBDATAIN10
data_b[326] => ram_block1a6.PORTBDATAIN10
data_b[327] => ram_block1a7.PORTBDATAIN10
data_b[328] => ram_block1a8.PORTBDATAIN10
data_b[329] => ram_block1a9.PORTBDATAIN10
data_b[330] => ram_block1a10.PORTBDATAIN10
data_b[331] => ram_block1a11.PORTBDATAIN10
data_b[332] => ram_block1a12.PORTBDATAIN10
data_b[333] => ram_block1a13.PORTBDATAIN10
data_b[334] => ram_block1a14.PORTBDATAIN10
data_b[335] => ram_block1a15.PORTBDATAIN10
data_b[336] => ram_block1a16.PORTBDATAIN10
data_b[337] => ram_block1a17.PORTBDATAIN10
data_b[338] => ram_block1a18.PORTBDATAIN10
data_b[339] => ram_block1a19.PORTBDATAIN10
data_b[340] => ram_block1a20.PORTBDATAIN10
data_b[341] => ram_block1a21.PORTBDATAIN10
data_b[342] => ram_block1a22.PORTBDATAIN10
data_b[343] => ram_block1a23.PORTBDATAIN10
data_b[344] => ram_block1a24.PORTBDATAIN10
data_b[345] => ram_block1a25.PORTBDATAIN10
data_b[346] => ram_block1a26.PORTBDATAIN10
data_b[347] => ram_block1a27.PORTBDATAIN10
data_b[348] => ram_block1a28.PORTBDATAIN10
data_b[349] => ram_block1a29.PORTBDATAIN10
data_b[350] => ram_block1a30.PORTBDATAIN10
data_b[351] => ram_block1a31.PORTBDATAIN10
data_b[352] => ram_block1a0.PORTBDATAIN11
data_b[353] => ram_block1a1.PORTBDATAIN11
data_b[354] => ram_block1a2.PORTBDATAIN11
data_b[355] => ram_block1a3.PORTBDATAIN11
data_b[356] => ram_block1a4.PORTBDATAIN11
data_b[357] => ram_block1a5.PORTBDATAIN11
data_b[358] => ram_block1a6.PORTBDATAIN11
data_b[359] => ram_block1a7.PORTBDATAIN11
data_b[360] => ram_block1a8.PORTBDATAIN11
data_b[361] => ram_block1a9.PORTBDATAIN11
data_b[362] => ram_block1a10.PORTBDATAIN11
data_b[363] => ram_block1a11.PORTBDATAIN11
data_b[364] => ram_block1a12.PORTBDATAIN11
data_b[365] => ram_block1a13.PORTBDATAIN11
data_b[366] => ram_block1a14.PORTBDATAIN11
data_b[367] => ram_block1a15.PORTBDATAIN11
data_b[368] => ram_block1a16.PORTBDATAIN11
data_b[369] => ram_block1a17.PORTBDATAIN11
data_b[370] => ram_block1a18.PORTBDATAIN11
data_b[371] => ram_block1a19.PORTBDATAIN11
data_b[372] => ram_block1a20.PORTBDATAIN11
data_b[373] => ram_block1a21.PORTBDATAIN11
data_b[374] => ram_block1a22.PORTBDATAIN11
data_b[375] => ram_block1a23.PORTBDATAIN11
data_b[376] => ram_block1a24.PORTBDATAIN11
data_b[377] => ram_block1a25.PORTBDATAIN11
data_b[378] => ram_block1a26.PORTBDATAIN11
data_b[379] => ram_block1a27.PORTBDATAIN11
data_b[380] => ram_block1a28.PORTBDATAIN11
data_b[381] => ram_block1a29.PORTBDATAIN11
data_b[382] => ram_block1a30.PORTBDATAIN11
data_b[383] => ram_block1a31.PORTBDATAIN11
data_b[384] => ram_block1a0.PORTBDATAIN12
data_b[385] => ram_block1a1.PORTBDATAIN12
data_b[386] => ram_block1a2.PORTBDATAIN12
data_b[387] => ram_block1a3.PORTBDATAIN12
data_b[388] => ram_block1a4.PORTBDATAIN12
data_b[389] => ram_block1a5.PORTBDATAIN12
data_b[390] => ram_block1a6.PORTBDATAIN12
data_b[391] => ram_block1a7.PORTBDATAIN12
data_b[392] => ram_block1a8.PORTBDATAIN12
data_b[393] => ram_block1a9.PORTBDATAIN12
data_b[394] => ram_block1a10.PORTBDATAIN12
data_b[395] => ram_block1a11.PORTBDATAIN12
data_b[396] => ram_block1a12.PORTBDATAIN12
data_b[397] => ram_block1a13.PORTBDATAIN12
data_b[398] => ram_block1a14.PORTBDATAIN12
data_b[399] => ram_block1a15.PORTBDATAIN12
data_b[400] => ram_block1a16.PORTBDATAIN12
data_b[401] => ram_block1a17.PORTBDATAIN12
data_b[402] => ram_block1a18.PORTBDATAIN12
data_b[403] => ram_block1a19.PORTBDATAIN12
data_b[404] => ram_block1a20.PORTBDATAIN12
data_b[405] => ram_block1a21.PORTBDATAIN12
data_b[406] => ram_block1a22.PORTBDATAIN12
data_b[407] => ram_block1a23.PORTBDATAIN12
data_b[408] => ram_block1a24.PORTBDATAIN12
data_b[409] => ram_block1a25.PORTBDATAIN12
data_b[410] => ram_block1a26.PORTBDATAIN12
data_b[411] => ram_block1a27.PORTBDATAIN12
data_b[412] => ram_block1a28.PORTBDATAIN12
data_b[413] => ram_block1a29.PORTBDATAIN12
data_b[414] => ram_block1a30.PORTBDATAIN12
data_b[415] => ram_block1a31.PORTBDATAIN12
data_b[416] => ram_block1a0.PORTBDATAIN13
data_b[417] => ram_block1a1.PORTBDATAIN13
data_b[418] => ram_block1a2.PORTBDATAIN13
data_b[419] => ram_block1a3.PORTBDATAIN13
data_b[420] => ram_block1a4.PORTBDATAIN13
data_b[421] => ram_block1a5.PORTBDATAIN13
data_b[422] => ram_block1a6.PORTBDATAIN13
data_b[423] => ram_block1a7.PORTBDATAIN13
data_b[424] => ram_block1a8.PORTBDATAIN13
data_b[425] => ram_block1a9.PORTBDATAIN13
data_b[426] => ram_block1a10.PORTBDATAIN13
data_b[427] => ram_block1a11.PORTBDATAIN13
data_b[428] => ram_block1a12.PORTBDATAIN13
data_b[429] => ram_block1a13.PORTBDATAIN13
data_b[430] => ram_block1a14.PORTBDATAIN13
data_b[431] => ram_block1a15.PORTBDATAIN13
data_b[432] => ram_block1a16.PORTBDATAIN13
data_b[433] => ram_block1a17.PORTBDATAIN13
data_b[434] => ram_block1a18.PORTBDATAIN13
data_b[435] => ram_block1a19.PORTBDATAIN13
data_b[436] => ram_block1a20.PORTBDATAIN13
data_b[437] => ram_block1a21.PORTBDATAIN13
data_b[438] => ram_block1a22.PORTBDATAIN13
data_b[439] => ram_block1a23.PORTBDATAIN13
data_b[440] => ram_block1a24.PORTBDATAIN13
data_b[441] => ram_block1a25.PORTBDATAIN13
data_b[442] => ram_block1a26.PORTBDATAIN13
data_b[443] => ram_block1a27.PORTBDATAIN13
data_b[444] => ram_block1a28.PORTBDATAIN13
data_b[445] => ram_block1a29.PORTBDATAIN13
data_b[446] => ram_block1a30.PORTBDATAIN13
data_b[447] => ram_block1a31.PORTBDATAIN13
data_b[448] => ram_block1a0.PORTBDATAIN14
data_b[449] => ram_block1a1.PORTBDATAIN14
data_b[450] => ram_block1a2.PORTBDATAIN14
data_b[451] => ram_block1a3.PORTBDATAIN14
data_b[452] => ram_block1a4.PORTBDATAIN14
data_b[453] => ram_block1a5.PORTBDATAIN14
data_b[454] => ram_block1a6.PORTBDATAIN14
data_b[455] => ram_block1a7.PORTBDATAIN14
data_b[456] => ram_block1a8.PORTBDATAIN14
data_b[457] => ram_block1a9.PORTBDATAIN14
data_b[458] => ram_block1a10.PORTBDATAIN14
data_b[459] => ram_block1a11.PORTBDATAIN14
data_b[460] => ram_block1a12.PORTBDATAIN14
data_b[461] => ram_block1a13.PORTBDATAIN14
data_b[462] => ram_block1a14.PORTBDATAIN14
data_b[463] => ram_block1a15.PORTBDATAIN14
data_b[464] => ram_block1a16.PORTBDATAIN14
data_b[465] => ram_block1a17.PORTBDATAIN14
data_b[466] => ram_block1a18.PORTBDATAIN14
data_b[467] => ram_block1a19.PORTBDATAIN14
data_b[468] => ram_block1a20.PORTBDATAIN14
data_b[469] => ram_block1a21.PORTBDATAIN14
data_b[470] => ram_block1a22.PORTBDATAIN14
data_b[471] => ram_block1a23.PORTBDATAIN14
data_b[472] => ram_block1a24.PORTBDATAIN14
data_b[473] => ram_block1a25.PORTBDATAIN14
data_b[474] => ram_block1a26.PORTBDATAIN14
data_b[475] => ram_block1a27.PORTBDATAIN14
data_b[476] => ram_block1a28.PORTBDATAIN14
data_b[477] => ram_block1a29.PORTBDATAIN14
data_b[478] => ram_block1a30.PORTBDATAIN14
data_b[479] => ram_block1a31.PORTBDATAIN14
data_b[480] => ram_block1a0.PORTBDATAIN15
data_b[481] => ram_block1a1.PORTBDATAIN15
data_b[482] => ram_block1a2.PORTBDATAIN15
data_b[483] => ram_block1a3.PORTBDATAIN15
data_b[484] => ram_block1a4.PORTBDATAIN15
data_b[485] => ram_block1a5.PORTBDATAIN15
data_b[486] => ram_block1a6.PORTBDATAIN15
data_b[487] => ram_block1a7.PORTBDATAIN15
data_b[488] => ram_block1a8.PORTBDATAIN15
data_b[489] => ram_block1a9.PORTBDATAIN15
data_b[490] => ram_block1a10.PORTBDATAIN15
data_b[491] => ram_block1a11.PORTBDATAIN15
data_b[492] => ram_block1a12.PORTBDATAIN15
data_b[493] => ram_block1a13.PORTBDATAIN15
data_b[494] => ram_block1a14.PORTBDATAIN15
data_b[495] => ram_block1a15.PORTBDATAIN15
data_b[496] => ram_block1a16.PORTBDATAIN15
data_b[497] => ram_block1a17.PORTBDATAIN15
data_b[498] => ram_block1a18.PORTBDATAIN15
data_b[499] => ram_block1a19.PORTBDATAIN15
data_b[500] => ram_block1a20.PORTBDATAIN15
data_b[501] => ram_block1a21.PORTBDATAIN15
data_b[502] => ram_block1a22.PORTBDATAIN15
data_b[503] => ram_block1a23.PORTBDATAIN15
data_b[504] => ram_block1a24.PORTBDATAIN15
data_b[505] => ram_block1a25.PORTBDATAIN15
data_b[506] => ram_block1a26.PORTBDATAIN15
data_b[507] => ram_block1a27.PORTBDATAIN15
data_b[508] => ram_block1a28.PORTBDATAIN15
data_b[509] => ram_block1a29.PORTBDATAIN15
data_b[510] => ram_block1a30.PORTBDATAIN15
data_b[511] => ram_block1a31.PORTBDATAIN15
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
q_b[31] <= ram_block1a31.PORTBDATAOUT
q_b[32] <= ram_block1a0.PORTBDATAOUT1
q_b[33] <= ram_block1a1.PORTBDATAOUT1
q_b[34] <= ram_block1a2.PORTBDATAOUT1
q_b[35] <= ram_block1a3.PORTBDATAOUT1
q_b[36] <= ram_block1a4.PORTBDATAOUT1
q_b[37] <= ram_block1a5.PORTBDATAOUT1
q_b[38] <= ram_block1a6.PORTBDATAOUT1
q_b[39] <= ram_block1a7.PORTBDATAOUT1
q_b[40] <= ram_block1a8.PORTBDATAOUT1
q_b[41] <= ram_block1a9.PORTBDATAOUT1
q_b[42] <= ram_block1a10.PORTBDATAOUT1
q_b[43] <= ram_block1a11.PORTBDATAOUT1
q_b[44] <= ram_block1a12.PORTBDATAOUT1
q_b[45] <= ram_block1a13.PORTBDATAOUT1
q_b[46] <= ram_block1a14.PORTBDATAOUT1
q_b[47] <= ram_block1a15.PORTBDATAOUT1
q_b[48] <= ram_block1a16.PORTBDATAOUT1
q_b[49] <= ram_block1a17.PORTBDATAOUT1
q_b[50] <= ram_block1a18.PORTBDATAOUT1
q_b[51] <= ram_block1a19.PORTBDATAOUT1
q_b[52] <= ram_block1a20.PORTBDATAOUT1
q_b[53] <= ram_block1a21.PORTBDATAOUT1
q_b[54] <= ram_block1a22.PORTBDATAOUT1
q_b[55] <= ram_block1a23.PORTBDATAOUT1
q_b[56] <= ram_block1a24.PORTBDATAOUT1
q_b[57] <= ram_block1a25.PORTBDATAOUT1
q_b[58] <= ram_block1a26.PORTBDATAOUT1
q_b[59] <= ram_block1a27.PORTBDATAOUT1
q_b[60] <= ram_block1a28.PORTBDATAOUT1
q_b[61] <= ram_block1a29.PORTBDATAOUT1
q_b[62] <= ram_block1a30.PORTBDATAOUT1
q_b[63] <= ram_block1a31.PORTBDATAOUT1
q_b[64] <= ram_block1a0.PORTBDATAOUT2
q_b[65] <= ram_block1a1.PORTBDATAOUT2
q_b[66] <= ram_block1a2.PORTBDATAOUT2
q_b[67] <= ram_block1a3.PORTBDATAOUT2
q_b[68] <= ram_block1a4.PORTBDATAOUT2
q_b[69] <= ram_block1a5.PORTBDATAOUT2
q_b[70] <= ram_block1a6.PORTBDATAOUT2
q_b[71] <= ram_block1a7.PORTBDATAOUT2
q_b[72] <= ram_block1a8.PORTBDATAOUT2
q_b[73] <= ram_block1a9.PORTBDATAOUT2
q_b[74] <= ram_block1a10.PORTBDATAOUT2
q_b[75] <= ram_block1a11.PORTBDATAOUT2
q_b[76] <= ram_block1a12.PORTBDATAOUT2
q_b[77] <= ram_block1a13.PORTBDATAOUT2
q_b[78] <= ram_block1a14.PORTBDATAOUT2
q_b[79] <= ram_block1a15.PORTBDATAOUT2
q_b[80] <= ram_block1a16.PORTBDATAOUT2
q_b[81] <= ram_block1a17.PORTBDATAOUT2
q_b[82] <= ram_block1a18.PORTBDATAOUT2
q_b[83] <= ram_block1a19.PORTBDATAOUT2
q_b[84] <= ram_block1a20.PORTBDATAOUT2
q_b[85] <= ram_block1a21.PORTBDATAOUT2
q_b[86] <= ram_block1a22.PORTBDATAOUT2
q_b[87] <= ram_block1a23.PORTBDATAOUT2
q_b[88] <= ram_block1a24.PORTBDATAOUT2
q_b[89] <= ram_block1a25.PORTBDATAOUT2
q_b[90] <= ram_block1a26.PORTBDATAOUT2
q_b[91] <= ram_block1a27.PORTBDATAOUT2
q_b[92] <= ram_block1a28.PORTBDATAOUT2
q_b[93] <= ram_block1a29.PORTBDATAOUT2
q_b[94] <= ram_block1a30.PORTBDATAOUT2
q_b[95] <= ram_block1a31.PORTBDATAOUT2
q_b[96] <= ram_block1a0.PORTBDATAOUT3
q_b[97] <= ram_block1a1.PORTBDATAOUT3
q_b[98] <= ram_block1a2.PORTBDATAOUT3
q_b[99] <= ram_block1a3.PORTBDATAOUT3
q_b[100] <= ram_block1a4.PORTBDATAOUT3
q_b[101] <= ram_block1a5.PORTBDATAOUT3
q_b[102] <= ram_block1a6.PORTBDATAOUT3
q_b[103] <= ram_block1a7.PORTBDATAOUT3
q_b[104] <= ram_block1a8.PORTBDATAOUT3
q_b[105] <= ram_block1a9.PORTBDATAOUT3
q_b[106] <= ram_block1a10.PORTBDATAOUT3
q_b[107] <= ram_block1a11.PORTBDATAOUT3
q_b[108] <= ram_block1a12.PORTBDATAOUT3
q_b[109] <= ram_block1a13.PORTBDATAOUT3
q_b[110] <= ram_block1a14.PORTBDATAOUT3
q_b[111] <= ram_block1a15.PORTBDATAOUT3
q_b[112] <= ram_block1a16.PORTBDATAOUT3
q_b[113] <= ram_block1a17.PORTBDATAOUT3
q_b[114] <= ram_block1a18.PORTBDATAOUT3
q_b[115] <= ram_block1a19.PORTBDATAOUT3
q_b[116] <= ram_block1a20.PORTBDATAOUT3
q_b[117] <= ram_block1a21.PORTBDATAOUT3
q_b[118] <= ram_block1a22.PORTBDATAOUT3
q_b[119] <= ram_block1a23.PORTBDATAOUT3
q_b[120] <= ram_block1a24.PORTBDATAOUT3
q_b[121] <= ram_block1a25.PORTBDATAOUT3
q_b[122] <= ram_block1a26.PORTBDATAOUT3
q_b[123] <= ram_block1a27.PORTBDATAOUT3
q_b[124] <= ram_block1a28.PORTBDATAOUT3
q_b[125] <= ram_block1a29.PORTBDATAOUT3
q_b[126] <= ram_block1a30.PORTBDATAOUT3
q_b[127] <= ram_block1a31.PORTBDATAOUT3
q_b[128] <= ram_block1a0.PORTBDATAOUT4
q_b[129] <= ram_block1a1.PORTBDATAOUT4
q_b[130] <= ram_block1a2.PORTBDATAOUT4
q_b[131] <= ram_block1a3.PORTBDATAOUT4
q_b[132] <= ram_block1a4.PORTBDATAOUT4
q_b[133] <= ram_block1a5.PORTBDATAOUT4
q_b[134] <= ram_block1a6.PORTBDATAOUT4
q_b[135] <= ram_block1a7.PORTBDATAOUT4
q_b[136] <= ram_block1a8.PORTBDATAOUT4
q_b[137] <= ram_block1a9.PORTBDATAOUT4
q_b[138] <= ram_block1a10.PORTBDATAOUT4
q_b[139] <= ram_block1a11.PORTBDATAOUT4
q_b[140] <= ram_block1a12.PORTBDATAOUT4
q_b[141] <= ram_block1a13.PORTBDATAOUT4
q_b[142] <= ram_block1a14.PORTBDATAOUT4
q_b[143] <= ram_block1a15.PORTBDATAOUT4
q_b[144] <= ram_block1a16.PORTBDATAOUT4
q_b[145] <= ram_block1a17.PORTBDATAOUT4
q_b[146] <= ram_block1a18.PORTBDATAOUT4
q_b[147] <= ram_block1a19.PORTBDATAOUT4
q_b[148] <= ram_block1a20.PORTBDATAOUT4
q_b[149] <= ram_block1a21.PORTBDATAOUT4
q_b[150] <= ram_block1a22.PORTBDATAOUT4
q_b[151] <= ram_block1a23.PORTBDATAOUT4
q_b[152] <= ram_block1a24.PORTBDATAOUT4
q_b[153] <= ram_block1a25.PORTBDATAOUT4
q_b[154] <= ram_block1a26.PORTBDATAOUT4
q_b[155] <= ram_block1a27.PORTBDATAOUT4
q_b[156] <= ram_block1a28.PORTBDATAOUT4
q_b[157] <= ram_block1a29.PORTBDATAOUT4
q_b[158] <= ram_block1a30.PORTBDATAOUT4
q_b[159] <= ram_block1a31.PORTBDATAOUT4
q_b[160] <= ram_block1a0.PORTBDATAOUT5
q_b[161] <= ram_block1a1.PORTBDATAOUT5
q_b[162] <= ram_block1a2.PORTBDATAOUT5
q_b[163] <= ram_block1a3.PORTBDATAOUT5
q_b[164] <= ram_block1a4.PORTBDATAOUT5
q_b[165] <= ram_block1a5.PORTBDATAOUT5
q_b[166] <= ram_block1a6.PORTBDATAOUT5
q_b[167] <= ram_block1a7.PORTBDATAOUT5
q_b[168] <= ram_block1a8.PORTBDATAOUT5
q_b[169] <= ram_block1a9.PORTBDATAOUT5
q_b[170] <= ram_block1a10.PORTBDATAOUT5
q_b[171] <= ram_block1a11.PORTBDATAOUT5
q_b[172] <= ram_block1a12.PORTBDATAOUT5
q_b[173] <= ram_block1a13.PORTBDATAOUT5
q_b[174] <= ram_block1a14.PORTBDATAOUT5
q_b[175] <= ram_block1a15.PORTBDATAOUT5
q_b[176] <= ram_block1a16.PORTBDATAOUT5
q_b[177] <= ram_block1a17.PORTBDATAOUT5
q_b[178] <= ram_block1a18.PORTBDATAOUT5
q_b[179] <= ram_block1a19.PORTBDATAOUT5
q_b[180] <= ram_block1a20.PORTBDATAOUT5
q_b[181] <= ram_block1a21.PORTBDATAOUT5
q_b[182] <= ram_block1a22.PORTBDATAOUT5
q_b[183] <= ram_block1a23.PORTBDATAOUT5
q_b[184] <= ram_block1a24.PORTBDATAOUT5
q_b[185] <= ram_block1a25.PORTBDATAOUT5
q_b[186] <= ram_block1a26.PORTBDATAOUT5
q_b[187] <= ram_block1a27.PORTBDATAOUT5
q_b[188] <= ram_block1a28.PORTBDATAOUT5
q_b[189] <= ram_block1a29.PORTBDATAOUT5
q_b[190] <= ram_block1a30.PORTBDATAOUT5
q_b[191] <= ram_block1a31.PORTBDATAOUT5
q_b[192] <= ram_block1a0.PORTBDATAOUT6
q_b[193] <= ram_block1a1.PORTBDATAOUT6
q_b[194] <= ram_block1a2.PORTBDATAOUT6
q_b[195] <= ram_block1a3.PORTBDATAOUT6
q_b[196] <= ram_block1a4.PORTBDATAOUT6
q_b[197] <= ram_block1a5.PORTBDATAOUT6
q_b[198] <= ram_block1a6.PORTBDATAOUT6
q_b[199] <= ram_block1a7.PORTBDATAOUT6
q_b[200] <= ram_block1a8.PORTBDATAOUT6
q_b[201] <= ram_block1a9.PORTBDATAOUT6
q_b[202] <= ram_block1a10.PORTBDATAOUT6
q_b[203] <= ram_block1a11.PORTBDATAOUT6
q_b[204] <= ram_block1a12.PORTBDATAOUT6
q_b[205] <= ram_block1a13.PORTBDATAOUT6
q_b[206] <= ram_block1a14.PORTBDATAOUT6
q_b[207] <= ram_block1a15.PORTBDATAOUT6
q_b[208] <= ram_block1a16.PORTBDATAOUT6
q_b[209] <= ram_block1a17.PORTBDATAOUT6
q_b[210] <= ram_block1a18.PORTBDATAOUT6
q_b[211] <= ram_block1a19.PORTBDATAOUT6
q_b[212] <= ram_block1a20.PORTBDATAOUT6
q_b[213] <= ram_block1a21.PORTBDATAOUT6
q_b[214] <= ram_block1a22.PORTBDATAOUT6
q_b[215] <= ram_block1a23.PORTBDATAOUT6
q_b[216] <= ram_block1a24.PORTBDATAOUT6
q_b[217] <= ram_block1a25.PORTBDATAOUT6
q_b[218] <= ram_block1a26.PORTBDATAOUT6
q_b[219] <= ram_block1a27.PORTBDATAOUT6
q_b[220] <= ram_block1a28.PORTBDATAOUT6
q_b[221] <= ram_block1a29.PORTBDATAOUT6
q_b[222] <= ram_block1a30.PORTBDATAOUT6
q_b[223] <= ram_block1a31.PORTBDATAOUT6
q_b[224] <= ram_block1a0.PORTBDATAOUT7
q_b[225] <= ram_block1a1.PORTBDATAOUT7
q_b[226] <= ram_block1a2.PORTBDATAOUT7
q_b[227] <= ram_block1a3.PORTBDATAOUT7
q_b[228] <= ram_block1a4.PORTBDATAOUT7
q_b[229] <= ram_block1a5.PORTBDATAOUT7
q_b[230] <= ram_block1a6.PORTBDATAOUT7
q_b[231] <= ram_block1a7.PORTBDATAOUT7
q_b[232] <= ram_block1a8.PORTBDATAOUT7
q_b[233] <= ram_block1a9.PORTBDATAOUT7
q_b[234] <= ram_block1a10.PORTBDATAOUT7
q_b[235] <= ram_block1a11.PORTBDATAOUT7
q_b[236] <= ram_block1a12.PORTBDATAOUT7
q_b[237] <= ram_block1a13.PORTBDATAOUT7
q_b[238] <= ram_block1a14.PORTBDATAOUT7
q_b[239] <= ram_block1a15.PORTBDATAOUT7
q_b[240] <= ram_block1a16.PORTBDATAOUT7
q_b[241] <= ram_block1a17.PORTBDATAOUT7
q_b[242] <= ram_block1a18.PORTBDATAOUT7
q_b[243] <= ram_block1a19.PORTBDATAOUT7
q_b[244] <= ram_block1a20.PORTBDATAOUT7
q_b[245] <= ram_block1a21.PORTBDATAOUT7
q_b[246] <= ram_block1a22.PORTBDATAOUT7
q_b[247] <= ram_block1a23.PORTBDATAOUT7
q_b[248] <= ram_block1a24.PORTBDATAOUT7
q_b[249] <= ram_block1a25.PORTBDATAOUT7
q_b[250] <= ram_block1a26.PORTBDATAOUT7
q_b[251] <= ram_block1a27.PORTBDATAOUT7
q_b[252] <= ram_block1a28.PORTBDATAOUT7
q_b[253] <= ram_block1a29.PORTBDATAOUT7
q_b[254] <= ram_block1a30.PORTBDATAOUT7
q_b[255] <= ram_block1a31.PORTBDATAOUT7
q_b[256] <= ram_block1a0.PORTBDATAOUT8
q_b[257] <= ram_block1a1.PORTBDATAOUT8
q_b[258] <= ram_block1a2.PORTBDATAOUT8
q_b[259] <= ram_block1a3.PORTBDATAOUT8
q_b[260] <= ram_block1a4.PORTBDATAOUT8
q_b[261] <= ram_block1a5.PORTBDATAOUT8
q_b[262] <= ram_block1a6.PORTBDATAOUT8
q_b[263] <= ram_block1a7.PORTBDATAOUT8
q_b[264] <= ram_block1a8.PORTBDATAOUT8
q_b[265] <= ram_block1a9.PORTBDATAOUT8
q_b[266] <= ram_block1a10.PORTBDATAOUT8
q_b[267] <= ram_block1a11.PORTBDATAOUT8
q_b[268] <= ram_block1a12.PORTBDATAOUT8
q_b[269] <= ram_block1a13.PORTBDATAOUT8
q_b[270] <= ram_block1a14.PORTBDATAOUT8
q_b[271] <= ram_block1a15.PORTBDATAOUT8
q_b[272] <= ram_block1a16.PORTBDATAOUT8
q_b[273] <= ram_block1a17.PORTBDATAOUT8
q_b[274] <= ram_block1a18.PORTBDATAOUT8
q_b[275] <= ram_block1a19.PORTBDATAOUT8
q_b[276] <= ram_block1a20.PORTBDATAOUT8
q_b[277] <= ram_block1a21.PORTBDATAOUT8
q_b[278] <= ram_block1a22.PORTBDATAOUT8
q_b[279] <= ram_block1a23.PORTBDATAOUT8
q_b[280] <= ram_block1a24.PORTBDATAOUT8
q_b[281] <= ram_block1a25.PORTBDATAOUT8
q_b[282] <= ram_block1a26.PORTBDATAOUT8
q_b[283] <= ram_block1a27.PORTBDATAOUT8
q_b[284] <= ram_block1a28.PORTBDATAOUT8
q_b[285] <= ram_block1a29.PORTBDATAOUT8
q_b[286] <= ram_block1a30.PORTBDATAOUT8
q_b[287] <= ram_block1a31.PORTBDATAOUT8
q_b[288] <= ram_block1a0.PORTBDATAOUT9
q_b[289] <= ram_block1a1.PORTBDATAOUT9
q_b[290] <= ram_block1a2.PORTBDATAOUT9
q_b[291] <= ram_block1a3.PORTBDATAOUT9
q_b[292] <= ram_block1a4.PORTBDATAOUT9
q_b[293] <= ram_block1a5.PORTBDATAOUT9
q_b[294] <= ram_block1a6.PORTBDATAOUT9
q_b[295] <= ram_block1a7.PORTBDATAOUT9
q_b[296] <= ram_block1a8.PORTBDATAOUT9
q_b[297] <= ram_block1a9.PORTBDATAOUT9
q_b[298] <= ram_block1a10.PORTBDATAOUT9
q_b[299] <= ram_block1a11.PORTBDATAOUT9
q_b[300] <= ram_block1a12.PORTBDATAOUT9
q_b[301] <= ram_block1a13.PORTBDATAOUT9
q_b[302] <= ram_block1a14.PORTBDATAOUT9
q_b[303] <= ram_block1a15.PORTBDATAOUT9
q_b[304] <= ram_block1a16.PORTBDATAOUT9
q_b[305] <= ram_block1a17.PORTBDATAOUT9
q_b[306] <= ram_block1a18.PORTBDATAOUT9
q_b[307] <= ram_block1a19.PORTBDATAOUT9
q_b[308] <= ram_block1a20.PORTBDATAOUT9
q_b[309] <= ram_block1a21.PORTBDATAOUT9
q_b[310] <= ram_block1a22.PORTBDATAOUT9
q_b[311] <= ram_block1a23.PORTBDATAOUT9
q_b[312] <= ram_block1a24.PORTBDATAOUT9
q_b[313] <= ram_block1a25.PORTBDATAOUT9
q_b[314] <= ram_block1a26.PORTBDATAOUT9
q_b[315] <= ram_block1a27.PORTBDATAOUT9
q_b[316] <= ram_block1a28.PORTBDATAOUT9
q_b[317] <= ram_block1a29.PORTBDATAOUT9
q_b[318] <= ram_block1a30.PORTBDATAOUT9
q_b[319] <= ram_block1a31.PORTBDATAOUT9
q_b[320] <= ram_block1a0.PORTBDATAOUT10
q_b[321] <= ram_block1a1.PORTBDATAOUT10
q_b[322] <= ram_block1a2.PORTBDATAOUT10
q_b[323] <= ram_block1a3.PORTBDATAOUT10
q_b[324] <= ram_block1a4.PORTBDATAOUT10
q_b[325] <= ram_block1a5.PORTBDATAOUT10
q_b[326] <= ram_block1a6.PORTBDATAOUT10
q_b[327] <= ram_block1a7.PORTBDATAOUT10
q_b[328] <= ram_block1a8.PORTBDATAOUT10
q_b[329] <= ram_block1a9.PORTBDATAOUT10
q_b[330] <= ram_block1a10.PORTBDATAOUT10
q_b[331] <= ram_block1a11.PORTBDATAOUT10
q_b[332] <= ram_block1a12.PORTBDATAOUT10
q_b[333] <= ram_block1a13.PORTBDATAOUT10
q_b[334] <= ram_block1a14.PORTBDATAOUT10
q_b[335] <= ram_block1a15.PORTBDATAOUT10
q_b[336] <= ram_block1a16.PORTBDATAOUT10
q_b[337] <= ram_block1a17.PORTBDATAOUT10
q_b[338] <= ram_block1a18.PORTBDATAOUT10
q_b[339] <= ram_block1a19.PORTBDATAOUT10
q_b[340] <= ram_block1a20.PORTBDATAOUT10
q_b[341] <= ram_block1a21.PORTBDATAOUT10
q_b[342] <= ram_block1a22.PORTBDATAOUT10
q_b[343] <= ram_block1a23.PORTBDATAOUT10
q_b[344] <= ram_block1a24.PORTBDATAOUT10
q_b[345] <= ram_block1a25.PORTBDATAOUT10
q_b[346] <= ram_block1a26.PORTBDATAOUT10
q_b[347] <= ram_block1a27.PORTBDATAOUT10
q_b[348] <= ram_block1a28.PORTBDATAOUT10
q_b[349] <= ram_block1a29.PORTBDATAOUT10
q_b[350] <= ram_block1a30.PORTBDATAOUT10
q_b[351] <= ram_block1a31.PORTBDATAOUT10
q_b[352] <= ram_block1a0.PORTBDATAOUT11
q_b[353] <= ram_block1a1.PORTBDATAOUT11
q_b[354] <= ram_block1a2.PORTBDATAOUT11
q_b[355] <= ram_block1a3.PORTBDATAOUT11
q_b[356] <= ram_block1a4.PORTBDATAOUT11
q_b[357] <= ram_block1a5.PORTBDATAOUT11
q_b[358] <= ram_block1a6.PORTBDATAOUT11
q_b[359] <= ram_block1a7.PORTBDATAOUT11
q_b[360] <= ram_block1a8.PORTBDATAOUT11
q_b[361] <= ram_block1a9.PORTBDATAOUT11
q_b[362] <= ram_block1a10.PORTBDATAOUT11
q_b[363] <= ram_block1a11.PORTBDATAOUT11
q_b[364] <= ram_block1a12.PORTBDATAOUT11
q_b[365] <= ram_block1a13.PORTBDATAOUT11
q_b[366] <= ram_block1a14.PORTBDATAOUT11
q_b[367] <= ram_block1a15.PORTBDATAOUT11
q_b[368] <= ram_block1a16.PORTBDATAOUT11
q_b[369] <= ram_block1a17.PORTBDATAOUT11
q_b[370] <= ram_block1a18.PORTBDATAOUT11
q_b[371] <= ram_block1a19.PORTBDATAOUT11
q_b[372] <= ram_block1a20.PORTBDATAOUT11
q_b[373] <= ram_block1a21.PORTBDATAOUT11
q_b[374] <= ram_block1a22.PORTBDATAOUT11
q_b[375] <= ram_block1a23.PORTBDATAOUT11
q_b[376] <= ram_block1a24.PORTBDATAOUT11
q_b[377] <= ram_block1a25.PORTBDATAOUT11
q_b[378] <= ram_block1a26.PORTBDATAOUT11
q_b[379] <= ram_block1a27.PORTBDATAOUT11
q_b[380] <= ram_block1a28.PORTBDATAOUT11
q_b[381] <= ram_block1a29.PORTBDATAOUT11
q_b[382] <= ram_block1a30.PORTBDATAOUT11
q_b[383] <= ram_block1a31.PORTBDATAOUT11
q_b[384] <= ram_block1a0.PORTBDATAOUT12
q_b[385] <= ram_block1a1.PORTBDATAOUT12
q_b[386] <= ram_block1a2.PORTBDATAOUT12
q_b[387] <= ram_block1a3.PORTBDATAOUT12
q_b[388] <= ram_block1a4.PORTBDATAOUT12
q_b[389] <= ram_block1a5.PORTBDATAOUT12
q_b[390] <= ram_block1a6.PORTBDATAOUT12
q_b[391] <= ram_block1a7.PORTBDATAOUT12
q_b[392] <= ram_block1a8.PORTBDATAOUT12
q_b[393] <= ram_block1a9.PORTBDATAOUT12
q_b[394] <= ram_block1a10.PORTBDATAOUT12
q_b[395] <= ram_block1a11.PORTBDATAOUT12
q_b[396] <= ram_block1a12.PORTBDATAOUT12
q_b[397] <= ram_block1a13.PORTBDATAOUT12
q_b[398] <= ram_block1a14.PORTBDATAOUT12
q_b[399] <= ram_block1a15.PORTBDATAOUT12
q_b[400] <= ram_block1a16.PORTBDATAOUT12
q_b[401] <= ram_block1a17.PORTBDATAOUT12
q_b[402] <= ram_block1a18.PORTBDATAOUT12
q_b[403] <= ram_block1a19.PORTBDATAOUT12
q_b[404] <= ram_block1a20.PORTBDATAOUT12
q_b[405] <= ram_block1a21.PORTBDATAOUT12
q_b[406] <= ram_block1a22.PORTBDATAOUT12
q_b[407] <= ram_block1a23.PORTBDATAOUT12
q_b[408] <= ram_block1a24.PORTBDATAOUT12
q_b[409] <= ram_block1a25.PORTBDATAOUT12
q_b[410] <= ram_block1a26.PORTBDATAOUT12
q_b[411] <= ram_block1a27.PORTBDATAOUT12
q_b[412] <= ram_block1a28.PORTBDATAOUT12
q_b[413] <= ram_block1a29.PORTBDATAOUT12
q_b[414] <= ram_block1a30.PORTBDATAOUT12
q_b[415] <= ram_block1a31.PORTBDATAOUT12
q_b[416] <= ram_block1a0.PORTBDATAOUT13
q_b[417] <= ram_block1a1.PORTBDATAOUT13
q_b[418] <= ram_block1a2.PORTBDATAOUT13
q_b[419] <= ram_block1a3.PORTBDATAOUT13
q_b[420] <= ram_block1a4.PORTBDATAOUT13
q_b[421] <= ram_block1a5.PORTBDATAOUT13
q_b[422] <= ram_block1a6.PORTBDATAOUT13
q_b[423] <= ram_block1a7.PORTBDATAOUT13
q_b[424] <= ram_block1a8.PORTBDATAOUT13
q_b[425] <= ram_block1a9.PORTBDATAOUT13
q_b[426] <= ram_block1a10.PORTBDATAOUT13
q_b[427] <= ram_block1a11.PORTBDATAOUT13
q_b[428] <= ram_block1a12.PORTBDATAOUT13
q_b[429] <= ram_block1a13.PORTBDATAOUT13
q_b[430] <= ram_block1a14.PORTBDATAOUT13
q_b[431] <= ram_block1a15.PORTBDATAOUT13
q_b[432] <= ram_block1a16.PORTBDATAOUT13
q_b[433] <= ram_block1a17.PORTBDATAOUT13
q_b[434] <= ram_block1a18.PORTBDATAOUT13
q_b[435] <= ram_block1a19.PORTBDATAOUT13
q_b[436] <= ram_block1a20.PORTBDATAOUT13
q_b[437] <= ram_block1a21.PORTBDATAOUT13
q_b[438] <= ram_block1a22.PORTBDATAOUT13
q_b[439] <= ram_block1a23.PORTBDATAOUT13
q_b[440] <= ram_block1a24.PORTBDATAOUT13
q_b[441] <= ram_block1a25.PORTBDATAOUT13
q_b[442] <= ram_block1a26.PORTBDATAOUT13
q_b[443] <= ram_block1a27.PORTBDATAOUT13
q_b[444] <= ram_block1a28.PORTBDATAOUT13
q_b[445] <= ram_block1a29.PORTBDATAOUT13
q_b[446] <= ram_block1a30.PORTBDATAOUT13
q_b[447] <= ram_block1a31.PORTBDATAOUT13
q_b[448] <= ram_block1a0.PORTBDATAOUT14
q_b[449] <= ram_block1a1.PORTBDATAOUT14
q_b[450] <= ram_block1a2.PORTBDATAOUT14
q_b[451] <= ram_block1a3.PORTBDATAOUT14
q_b[452] <= ram_block1a4.PORTBDATAOUT14
q_b[453] <= ram_block1a5.PORTBDATAOUT14
q_b[454] <= ram_block1a6.PORTBDATAOUT14
q_b[455] <= ram_block1a7.PORTBDATAOUT14
q_b[456] <= ram_block1a8.PORTBDATAOUT14
q_b[457] <= ram_block1a9.PORTBDATAOUT14
q_b[458] <= ram_block1a10.PORTBDATAOUT14
q_b[459] <= ram_block1a11.PORTBDATAOUT14
q_b[460] <= ram_block1a12.PORTBDATAOUT14
q_b[461] <= ram_block1a13.PORTBDATAOUT14
q_b[462] <= ram_block1a14.PORTBDATAOUT14
q_b[463] <= ram_block1a15.PORTBDATAOUT14
q_b[464] <= ram_block1a16.PORTBDATAOUT14
q_b[465] <= ram_block1a17.PORTBDATAOUT14
q_b[466] <= ram_block1a18.PORTBDATAOUT14
q_b[467] <= ram_block1a19.PORTBDATAOUT14
q_b[468] <= ram_block1a20.PORTBDATAOUT14
q_b[469] <= ram_block1a21.PORTBDATAOUT14
q_b[470] <= ram_block1a22.PORTBDATAOUT14
q_b[471] <= ram_block1a23.PORTBDATAOUT14
q_b[472] <= ram_block1a24.PORTBDATAOUT14
q_b[473] <= ram_block1a25.PORTBDATAOUT14
q_b[474] <= ram_block1a26.PORTBDATAOUT14
q_b[475] <= ram_block1a27.PORTBDATAOUT14
q_b[476] <= ram_block1a28.PORTBDATAOUT14
q_b[477] <= ram_block1a29.PORTBDATAOUT14
q_b[478] <= ram_block1a30.PORTBDATAOUT14
q_b[479] <= ram_block1a31.PORTBDATAOUT14
q_b[480] <= ram_block1a0.PORTBDATAOUT15
q_b[481] <= ram_block1a1.PORTBDATAOUT15
q_b[482] <= ram_block1a2.PORTBDATAOUT15
q_b[483] <= ram_block1a3.PORTBDATAOUT15
q_b[484] <= ram_block1a4.PORTBDATAOUT15
q_b[485] <= ram_block1a5.PORTBDATAOUT15
q_b[486] <= ram_block1a6.PORTBDATAOUT15
q_b[487] <= ram_block1a7.PORTBDATAOUT15
q_b[488] <= ram_block1a8.PORTBDATAOUT15
q_b[489] <= ram_block1a9.PORTBDATAOUT15
q_b[490] <= ram_block1a10.PORTBDATAOUT15
q_b[491] <= ram_block1a11.PORTBDATAOUT15
q_b[492] <= ram_block1a12.PORTBDATAOUT15
q_b[493] <= ram_block1a13.PORTBDATAOUT15
q_b[494] <= ram_block1a14.PORTBDATAOUT15
q_b[495] <= ram_block1a15.PORTBDATAOUT15
q_b[496] <= ram_block1a16.PORTBDATAOUT15
q_b[497] <= ram_block1a17.PORTBDATAOUT15
q_b[498] <= ram_block1a18.PORTBDATAOUT15
q_b[499] <= ram_block1a19.PORTBDATAOUT15
q_b[500] <= ram_block1a20.PORTBDATAOUT15
q_b[501] <= ram_block1a21.PORTBDATAOUT15
q_b[502] <= ram_block1a22.PORTBDATAOUT15
q_b[503] <= ram_block1a23.PORTBDATAOUT15
q_b[504] <= ram_block1a24.PORTBDATAOUT15
q_b[505] <= ram_block1a25.PORTBDATAOUT15
q_b[506] <= ram_block1a26.PORTBDATAOUT15
q_b[507] <= ram_block1a27.PORTBDATAOUT15
q_b[508] <= ram_block1a28.PORTBDATAOUT15
q_b[509] <= ram_block1a29.PORTBDATAOUT15
q_b[510] <= ram_block1a30.PORTBDATAOUT15
q_b[511] <= ram_block1a31.PORTBDATAOUT15
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE
wren_b => ram_block1a8.PORTBWE
wren_b => ram_block1a9.PORTBWE
wren_b => ram_block1a10.PORTBWE
wren_b => ram_block1a11.PORTBWE
wren_b => ram_block1a12.PORTBWE
wren_b => ram_block1a13.PORTBWE
wren_b => ram_block1a14.PORTBWE
wren_b => ram_block1a15.PORTBWE
wren_b => ram_block1a16.PORTBWE
wren_b => ram_block1a17.PORTBWE
wren_b => ram_block1a18.PORTBWE
wren_b => ram_block1a19.PORTBWE
wren_b => ram_block1a20.PORTBWE
wren_b => ram_block1a21.PORTBWE
wren_b => ram_block1a22.PORTBWE
wren_b => ram_block1a23.PORTBWE
wren_b => ram_block1a24.PORTBWE
wren_b => ram_block1a25.PORTBWE
wren_b => ram_block1a26.PORTBWE
wren_b => ram_block1a27.PORTBWE
wren_b => ram_block1a28.PORTBWE
wren_b => ram_block1a29.PORTBWE
wren_b => ram_block1a30.PORTBWE
wren_b => ram_block1a31.PORTBWE


