/****************************************************************************
**
** Copyright (C) 2023 MikroElektronika d.o.o.
** Contact: https://www.mikroe.com/contact
**
** This file is part of the mikroSDK package
**
** Commercial License Usage
**
** Licensees holding valid commercial NECTO compilers AI licenses may use this
** file in accordance with the commercial license agreement provided with the
** Software or, alternatively, in accordance with the terms contained in
** a written agreement between you and The MikroElektronika Company.
** For licensing terms and conditions see
** https://www.mikroe.com/legal/software-license-agreement.
** For further information use the contact form at
** https://www.mikroe.com/contact.
**
**
** GNU Lesser General Public License Usage
**
** Alternatively, this file may be used for
** non-commercial projects under the terms of the GNU Lesser
** General Public License version 3 as published by the Free Software
** Foundation: https://www.gnu.org/licenses/lgpl-3.0.html.
**
** The above copyright notice and this permission notice shall be
** included in all copies or substantial portions of the Software.
**
** THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
** EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
** OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
** IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM,
** DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT
** OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE
** OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
**
****************************************************************************/
/*!
* @file  interrupts_mcu.h
* @brief pic32mz1024ecg144 MCU specific interrupt per module definitions.
*/

#ifndef _INTERRUPTS_MCU_H_
#define _INTERRUPTS_MCU_H_

// Interrupt table
static const int INTERRUPTS_CT = 0;
static const int INTERRUPTS_CS0 = 1;
static const int INTERRUPTS_CS1 = 2;
static const int INTERRUPTS_INT0 = 3;
static const int INTERRUPTS_T1 = 4;
static const int INTERRUPTS_IC1E = 5;
static const int INTERRUPTS_IC1 = 6;
static const int INTERRUPTS_OC1 = 7;
static const int INTERRUPTS_INT1 = 8;
static const int INTERRUPTS_T2 = 9;
static const int INTERRUPTS_IC2E = 10;
static const int INTERRUPTS_IC2 = 11;
static const int INTERRUPTS_OC2 = 12;
static const int INTERRUPTS_INT2 = 13;
static const int INTERRUPTS_T3 = 14;
static const int INTERRUPTS_IC3E = 15;
static const int INTERRUPTS_IC3 = 16;
static const int INTERRUPTS_OC3 = 17;
static const int INTERRUPTS_INT3 = 18;
static const int INTERRUPTS_T4 = 19;
static const int INTERRUPTS_IC4E = 20;
static const int INTERRUPTS_IC4 = 21;
static const int INTERRUPTS_OC4 = 22;
static const int INTERRUPTS_INT4 = 23;
static const int INTERRUPTS_T5 = 24;
static const int INTERRUPTS_IC5E = 25;
static const int INTERRUPTS_IC5 = 26;
static const int INTERRUPTS_OC5 = 27;
static const int INTERRUPTS_T6 = 28;
static const int INTERRUPTS_IC6E = 29;
static const int INTERRUPTS_IC6 = 30;
static const int INTERRUPTS_OC6 = 31;
static const int INTERRUPTS_T7 = 32;
static const int INTERRUPTS_IC7E = 33;
static const int INTERRUPTS_IC7 = 34;
static const int INTERRUPTS_OC7 = 35;
static const int INTERRUPTS_T8 = 36;
static const int INTERRUPTS_IC8E = 37;
static const int INTERRUPTS_IC8 = 38;
static const int INTERRUPTS_OC8 = 39;
static const int INTERRUPTS_T9 = 40;
static const int INTERRUPTS_IC9E = 41;
static const int INTERRUPTS_IC9 = 42;
static const int INTERRUPTS_OC9 = 43;
static const int INTERRUPTS_AD1 = 44;
static const int INTERRUPTS_AD1DC1 = 45;
static const int INTERRUPTS_AD1DC2 = 46;
static const int INTERRUPTS_AD1DC3 = 47;
static const int INTERRUPTS_AD1DC4 = 48;
static const int INTERRUPTS_AD1DC5 = 49;
static const int INTERRUPTS_AD1DC6 = 50;
static const int INTERRUPTS_AD1DF1 = 51;
static const int INTERRUPTS_AD1DF2 = 52;
static const int INTERRUPTS_AD1DF3 = 53;
static const int INTERRUPTS_AD1DF4 = 54;
static const int INTERRUPTS_AD1DF5 = 55;
static const int INTERRUPTS_AD1DF6 = 56;
static const int INTERRUPTS_AD1D0 = 57;
static const int INTERRUPTS_AD1D1 = 58;
static const int INTERRUPTS_AD1D2 = 59;
static const int INTERRUPTS_AD1D3 = 60;
static const int INTERRUPTS_AD1D4 = 61;
static const int INTERRUPTS_AD1D5 = 62;
static const int INTERRUPTS_AD1D6 = 63;
static const int INTERRUPTS_AD1D7 = 64;
static const int INTERRUPTS_AD1D8 = 65;
static const int INTERRUPTS_AD1D9 = 66;
static const int INTERRUPTS_AD1D10 = 67;
static const int INTERRUPTS_AD1D11 = 68;
static const int INTERRUPTS_AD1D12 = 69;
static const int INTERRUPTS_AD1D13 = 70;
static const int INTERRUPTS_AD1D14 = 71;
static const int INTERRUPTS_AD1D15 = 72;
static const int INTERRUPTS_AD1D16 = 73;
static const int INTERRUPTS_AD1D17 = 74;
static const int INTERRUPTS_AD1D18 = 75;
static const int INTERRUPTS_AD1D19 = 76;
static const int INTERRUPTS_AD1D20 = 77;
static const int INTERRUPTS_AD1D21 = 78;
static const int INTERRUPTS_AD1D22 = 79;
static const int INTERRUPTS_AD1D23 = 80;
static const int INTERRUPTS_AD1D24 = 81;
static const int INTERRUPTS_AD1D25 = 82;
static const int INTERRUPTS_AD1D26 = 83;
static const int INTERRUPTS_AD1D27 = 84;
static const int INTERRUPTS_AD1D28 = 85;
static const int INTERRUPTS_AD1D29 = 86;
static const int INTERRUPTS_AD1D30 = 87;
static const int INTERRUPTS_AD1D31 = 88;
static const int INTERRUPTS_AD1D32 = 89;
static const int INTERRUPTS_AD1D33 = 90;
static const int INTERRUPTS_AD1D34 = 91;
static const int INTERRUPTS_AD1D35 = 92;
static const int INTERRUPTS_AD1D36 = 93;
static const int INTERRUPTS_AD1D37 = 94;
static const int INTERRUPTS_AD1D38 = 95;
static const int INTERRUPTS_AD1D39 = 96;
static const int INTERRUPTS_AD1D40 = 97;
static const int INTERRUPTS_AD1D41 = 98;
static const int INTERRUPTS_AD1D42 = 99;
static const int INTERRUPTS_AD1D43 = 100;
static const int INTERRUPTS_AD1D44 = 101;
static const int INTERRUPTS_CPC = 102;
static const int INTERRUPTS_CFDC = 103;
static const int INTERRUPTS_SB = 104;
static const int INTERRUPTS_SPI1E = 105;
static const int INTERRUPTS_SPI1RX = 106;
static const int INTERRUPTS_SPI1TX = 107;
static const int INTERRUPTS_U1E = 108;
static const int INTERRUPTS_U1RX = 109;
static const int INTERRUPTS_U1TX = 110;
static const int INTERRUPTS_I2C1B = 111;
static const int INTERRUPTS_I2C1S = 112;
static const int INTERRUPTS_I2C1M = 113;
static const int INTERRUPTS_CNA = 114;
static const int INTERRUPTS_CNB = 115;
static const int INTERRUPTS_CNC = 116;
static const int INTERRUPTS_CND = 117;
static const int INTERRUPTS_CNE = 118;
static const int INTERRUPTS_CNF = 119;
static const int INTERRUPTS_CNG = 120;
static const int INTERRUPTS_CNH = 121;
static const int INTERRUPTS_CNJ = 122;
static const int INTERRUPTS_CNK = 123;
static const int INTERRUPTS_PMP = 124;
static const int INTERRUPTS_PMPE = 125;
static const int INTERRUPTS_CMP1 = 126;
static const int INTERRUPTS_CMP2 = 127;
static const int INTERRUPTS_USB = 128;
static const int INTERRUPTS_USBDMA = 129;
static const int INTERRUPTS_DMA0 = 130;
static const int INTERRUPTS_DMA1 = 131;
static const int INTERRUPTS_DMA2 = 132;
static const int INTERRUPTS_DMA3 = 133;
static const int INTERRUPTS_DMA4 = 134;
static const int INTERRUPTS_DMA5 = 135;
static const int INTERRUPTS_DMA6 = 136;
static const int INTERRUPTS_DMA7 = 137;
static const int INTERRUPTS_SPI2E = 138;
static const int INTERRUPTS_SPI2RX = 139;
static const int INTERRUPTS_SPI2TX = 140;
static const int INTERRUPTS_U2E = 141;
static const int INTERRUPTS_U2RX = 142;
static const int INTERRUPTS_U2TX = 143;
static const int INTERRUPTS_I2C2B = 144;
static const int INTERRUPTS_I2C2S = 145;
static const int INTERRUPTS_I2C2M = 146;
static const int INTERRUPTS_ETH = 147;
static const int INTERRUPTS_SPI3E = 148;
static const int INTERRUPTS_SPI3RX = 149;
static const int INTERRUPTS_SPI3TX = 150;
static const int INTERRUPTS_U3E = 151;
static const int INTERRUPTS_U3RX = 152;
static const int INTERRUPTS_U3TX = 153;
static const int INTERRUPTS_I2C3B = 154;
static const int INTERRUPTS_I2C3S = 155;
static const int INTERRUPTS_I2C3M = 156;
static const int INTERRUPTS_SPI4E = 157;
static const int INTERRUPTS_SPI4RX = 158;
static const int INTERRUPTS_SPI4TX = 159;
static const int INTERRUPTS_RTCC = 160;
static const int INTERRUPTS_FCE = 161;
static const int INTERRUPTS_PRE = 162;
static const int INTERRUPTS_SQI1 = 163;
static const int INTERRUPTS_U4E = 164;
static const int INTERRUPTS_U4RX = 165;
static const int INTERRUPTS_U4TX = 166;
static const int INTERRUPTS_I2C4B = 167;
static const int INTERRUPTS_I2C4S = 168;
static const int INTERRUPTS_I2C4M = 169;
static const int INTERRUPTS_SPI5E = 170;
static const int INTERRUPTS_SPI5RX = 171;
static const int INTERRUPTS_SPI5TX = 172;
static const int INTERRUPTS_U5E = 173;
static const int INTERRUPTS_U5RX = 174;
static const int INTERRUPTS_U5TX = 175;
static const int INTERRUPTS_I2C5B = 176;
static const int INTERRUPTS_I2C5S = 177;
static const int INTERRUPTS_I2C5M = 178;
static const int INTERRUPTS_SPI6 = 179;
static const int INTERRUPTS_SPI6RX = 180;
static const int INTERRUPTS_SPI6TX = 181;
static const int INTERRUPTS_U6E = 182;
static const int INTERRUPTS_U6RX = 183;
static const int INTERRUPTS_U6TX = 184;
// EOF Interrupt table

// Interrupt addresses
#define INTERRUPT_CT_REGISTER (IEC0)
#define INTERRUPT_CS0_REGISTER (IEC0)
#define INTERRUPT_CS1_REGISTER (IEC0)
#define INTERRUPT_INT0_REGISTER (IEC0)
#define INTERRUPT_T1_REGISTER (IEC0)
#define INTERRUPT_IC1E_REGISTER (IEC0)
#define INTERRUPT_IC1_REGISTER (IEC0)
#define INTERRUPT_OC1_REGISTER (IEC0)
#define INTERRUPT_INT1_REGISTER (IEC0)
#define INTERRUPT_T2_REGISTER (IEC0)
#define INTERRUPT_IC2E_REGISTER (IEC0)
#define INTERRUPT_IC2_REGISTER (IEC0)
#define INTERRUPT_OC2_REGISTER (IEC0)
#define INTERRUPT_INT2_REGISTER (IEC0)
#define INTERRUPT_T3_REGISTER (IEC0)
#define INTERRUPT_IC3E_REGISTER (IEC0)
#define INTERRUPT_IC3_REGISTER (IEC0)
#define INTERRUPT_OC3_REGISTER (IEC0)
#define INTERRUPT_INT3_REGISTER (IEC0)
#define INTERRUPT_T4_REGISTER (IEC0)
#define INTERRUPT_IC4E_REGISTER (IEC0)
#define INTERRUPT_IC4_REGISTER (IEC0)
#define INTERRUPT_OC4_REGISTER (IEC0)
#define INTERRUPT_INT4_REGISTER (IEC0)
#define INTERRUPT_T5_REGISTER (IEC0)
#define INTERRUPT_IC5E_REGISTER (IEC0)
#define INTERRUPT_IC5_REGISTER (IEC0)
#define INTERRUPT_OC5_REGISTER (IEC0)
#define INTERRUPT_T6_REGISTER (IEC0)
#define INTERRUPT_IC6E_REGISTER (IEC0)
#define INTERRUPT_IC6_REGISTER (IEC0)
#define INTERRUPT_OC6_REGISTER (IEC0)
#define INTERRUPT_T7_REGISTER (IEC1)
#define INTERRUPT_IC7E_REGISTER (IEC1)
#define INTERRUPT_IC7_REGISTER (IEC1)
#define INTERRUPT_OC7_REGISTER (IEC1)
#define INTERRUPT_T8_REGISTER (IEC1)
#define INTERRUPT_IC8E_REGISTER (IEC1)
#define INTERRUPT_IC8_REGISTER (IEC1)
#define INTERRUPT_OC8_REGISTER (IEC1)
#define INTERRUPT_T9_REGISTER (IEC1)
#define INTERRUPT_IC9E_REGISTER (IEC1)
#define INTERRUPT_IC9_REGISTER (IEC1)
#define INTERRUPT_OC9_REGISTER (IEC1)
#define INTERRUPT_AD1_REGISTER (IEC1)
#define INTERRUPT_AD1DC1_REGISTER (IEC1)
#define INTERRUPT_AD1DC2_REGISTER (IEC1)
#define INTERRUPT_AD1DC3_REGISTER (IEC1)
#define INTERRUPT_AD1DC4_REGISTER (IEC1)
#define INTERRUPT_AD1DC5_REGISTER (IEC1)
#define INTERRUPT_AD1DC6_REGISTER (IEC1)
#define INTERRUPT_AD1DF1_REGISTER (IEC1)
#define INTERRUPT_AD1DF2_REGISTER (IEC1)
#define INTERRUPT_AD1DF3_REGISTER (IEC1)
#define INTERRUPT_AD1DF4_REGISTER (IEC1)
#define INTERRUPT_AD1DF5_REGISTER (IEC1)
#define INTERRUPT_AD1DF6_REGISTER (IEC1)
#define INTERRUPT_AD1D0_REGISTER (IEC1)
#define INTERRUPT_AD1D1_REGISTER (IEC1)
#define INTERRUPT_AD1D2_REGISTER (IEC1)
#define INTERRUPT_AD1D3_REGISTER (IEC1)
#define INTERRUPT_AD1D4_REGISTER (IEC1)
#define INTERRUPT_AD1D5_REGISTER (IEC2)
#define INTERRUPT_AD1D6_REGISTER (IEC2)
#define INTERRUPT_AD1D7_REGISTER (IEC2)
#define INTERRUPT_AD1D8_REGISTER (IEC2)
#define INTERRUPT_AD1D9_REGISTER (IEC2)
#define INTERRUPT_AD1D10_REGISTER (IEC2)
#define INTERRUPT_AD1D11_REGISTER (IEC2)
#define INTERRUPT_AD1D12_REGISTER (IEC2)
#define INTERRUPT_AD1D13_REGISTER (IEC2)
#define INTERRUPT_AD1D14_REGISTER (IEC2)
#define INTERRUPT_AD1D15_REGISTER (IEC2)
#define INTERRUPT_AD1D16_REGISTER (IEC2)
#define INTERRUPT_AD1D17_REGISTER (IEC2)
#define INTERRUPT_AD1D18_REGISTER (IEC2)
#define INTERRUPT_AD1D19_REGISTER (IEC2)
#define INTERRUPT_AD1D20_REGISTER (IEC2)
#define INTERRUPT_AD1D21_REGISTER (IEC2)
#define INTERRUPT_AD1D22_REGISTER (IEC2)
#define INTERRUPT_AD1D23_REGISTER (IEC2)
#define INTERRUPT_AD1D24_REGISTER (IEC2)
#define INTERRUPT_AD1D25_REGISTER (IEC2)
#define INTERRUPT_AD1D26_REGISTER (IEC2)
#define INTERRUPT_AD1D27_REGISTER (IEC2)
#define INTERRUPT_AD1D28_REGISTER (IEC2)
#define INTERRUPT_AD1D29_REGISTER (IEC2)
#define INTERRUPT_AD1D30_REGISTER (IEC2)
#define INTERRUPT_AD1D31_REGISTER (IEC2)
#define INTERRUPT_AD1D32_REGISTER (IEC2)
#define INTERRUPT_AD1D33_REGISTER (IEC2)
#define INTERRUPT_AD1D34_REGISTER (IEC2)
#define INTERRUPT_AD1D35_REGISTER (IEC2)
#define INTERRUPT_AD1D36_REGISTER (IEC2)
#define INTERRUPT_AD1D37_REGISTER (IEC3)
#define INTERRUPT_AD1D38_REGISTER (IEC3)
#define INTERRUPT_AD1D39_REGISTER (IEC3)
#define INTERRUPT_AD1D40_REGISTER (IEC3)
#define INTERRUPT_AD1D41_REGISTER (IEC3)
#define INTERRUPT_AD1D42_REGISTER (IEC3)
#define INTERRUPT_AD1D43_REGISTER (IEC3)
#define INTERRUPT_AD1D44_REGISTER (IEC3)
#define INTERRUPT_CPC_REGISTER (IEC3)
#define INTERRUPT_CFDC_REGISTER (IEC3)
#define INTERRUPT_SB_REGISTER (IEC3)
#define INTERRUPT_SPI1E_REGISTER (IEC3)
#define INTERRUPT_SPI1RX_REGISTER (IEC3)
#define INTERRUPT_SPI1TX_REGISTER (IEC3)
#define INTERRUPT_U1E_REGISTER (IEC3)
#define INTERRUPT_U1RX_REGISTER (IEC3)
#define INTERRUPT_U1TX_REGISTER (IEC3)
#define INTERRUPT_I2C1B_REGISTER (IEC3)
#define INTERRUPT_I2C1S_REGISTER (IEC3)
#define INTERRUPT_I2C1M_REGISTER (IEC3)
#define INTERRUPT_CNA_REGISTER (IEC3)
#define INTERRUPT_CNB_REGISTER (IEC3)
#define INTERRUPT_CNC_REGISTER (IEC3)
#define INTERRUPT_CND_REGISTER (IEC3)
#define INTERRUPT_CNE_REGISTER (IEC3)
#define INTERRUPT_CNF_REGISTER (IEC3)
#define INTERRUPT_CNG_REGISTER (IEC3)
#define INTERRUPT_CNH_REGISTER (IEC3)
#define INTERRUPT_CNJ_REGISTER (IEC3)
#define INTERRUPT_CNK_REGISTER (IEC3)
#define INTERRUPT_PMP_REGISTER (IEC4)
#define INTERRUPT_PMPE_REGISTER (IEC4)
#define INTERRUPT_CMP1_REGISTER (IEC4)
#define INTERRUPT_CMP2_REGISTER (IEC4)
#define INTERRUPT_USB_REGISTER (IEC4)
#define INTERRUPT_USBDMA_REGISTER (IEC4)
#define INTERRUPT_DMA0_REGISTER (IEC4)
#define INTERRUPT_DMA1_REGISTER (IEC4)
#define INTERRUPT_DMA2_REGISTER (IEC4)
#define INTERRUPT_DMA3_REGISTER (IEC4)
#define INTERRUPT_DMA4_REGISTER (IEC4)
#define INTERRUPT_DMA5_REGISTER (IEC4)
#define INTERRUPT_DMA6_REGISTER (IEC4)
#define INTERRUPT_DMA7_REGISTER (IEC4)
#define INTERRUPT_SPI2E_REGISTER (IEC4)
#define INTERRUPT_SPI2RX_REGISTER (IEC4)
#define INTERRUPT_SPI2TX_REGISTER (IEC4)
#define INTERRUPT_U2E_REGISTER (IEC4)
#define INTERRUPT_U2RX_REGISTER (IEC4)
#define INTERRUPT_U2TX_REGISTER (IEC4)
#define INTERRUPT_I2C2B_REGISTER (IEC4)
#define INTERRUPT_I2C2S_REGISTER (IEC4)
#define INTERRUPT_I2C2M_REGISTER (IEC4)
#define INTERRUPT_ETH_REGISTER (IEC4)
#define INTERRUPT_SPI3E_REGISTER (IEC4)
#define INTERRUPT_SPI3RX_REGISTER (IEC4)
#define INTERRUPT_SPI3TX_REGISTER (IEC4)
#define INTERRUPT_U3E_REGISTER (IEC4)
#define INTERRUPT_U3RX_REGISTER (IEC4)
#define INTERRUPT_U3TX_REGISTER (IEC4)
#define INTERRUPT_I2C3B_REGISTER (IEC5)
#define INTERRUPT_I2C3S_REGISTER (IEC5)
#define INTERRUPT_I2C3M_REGISTER (IEC5)
#define INTERRUPT_SPI4E_REGISTER (IEC5)
#define INTERRUPT_SPI4RX_REGISTER (IEC5)
#define INTERRUPT_SPI4TX_REGISTER (IEC5)
#define INTERRUPT_RTCC_REGISTER (IEC5)
#define INTERRUPT_FCE_REGISTER (IEC5)
#define INTERRUPT_PRE_REGISTER (IEC5)
#define INTERRUPT_SQI1_REGISTER (IEC5)
#define INTERRUPT_U4E_REGISTER (IEC5)
#define INTERRUPT_U4RX_REGISTER (IEC5)
#define INTERRUPT_U4TX_REGISTER (IEC5)
#define INTERRUPT_I2C4B_REGISTER (IEC5)
#define INTERRUPT_I2C4S_REGISTER (IEC5)
#define INTERRUPT_I2C4M_REGISTER (IEC5)
#define INTERRUPT_SPI5E_REGISTER (IEC5)
#define INTERRUPT_SPI5RX_REGISTER (IEC5)
#define INTERRUPT_SPI5TX_REGISTER (IEC5)
#define INTERRUPT_U5E_REGISTER (IEC5)
#define INTERRUPT_U5RX_REGISTER (IEC5)
#define INTERRUPT_U5TX_REGISTER (IEC5)
#define INTERRUPT_I2C5B_REGISTER (IEC5)
#define INTERRUPT_I2C5S_REGISTER (IEC5)
#define INTERRUPT_I2C5M_REGISTER (IEC5)
#define INTERRUPT_SPI6_REGISTER (IEC5)
#define INTERRUPT_SPI6RX_REGISTER (IEC5)
#define INTERRUPT_SPI6TX_REGISTER (IEC5)
#define INTERRUPT_U6E_REGISTER (IEC5)
#define INTERRUPT_U6RX_REGISTER (IEC5)
#define INTERRUPT_U6TX_REGISTER (IEC5)
// EOF Interrupt addresses

// Interrupt register bit values
#define INTERRUPT_CT_BIT (0)
#define INTERRUPT_CS0_BIT (1)
#define INTERRUPT_CS1_BIT (2)
#define INTERRUPT_INT0_BIT (3)
#define INTERRUPT_T1_BIT (4)
#define INTERRUPT_IC1E_BIT (5)
#define INTERRUPT_IC1_BIT (6)
#define INTERRUPT_OC1_BIT (7)
#define INTERRUPT_INT1_BIT (8)
#define INTERRUPT_T2_BIT (9)
#define INTERRUPT_IC2E_BIT (10)
#define INTERRUPT_IC2_BIT (11)
#define INTERRUPT_OC2_BIT (12)
#define INTERRUPT_INT2_BIT (13)
#define INTERRUPT_T3_BIT (14)
#define INTERRUPT_IC3E_BIT (15)
#define INTERRUPT_IC3_BIT (16)
#define INTERRUPT_OC3_BIT (17)
#define INTERRUPT_INT3_BIT (18)
#define INTERRUPT_T4_BIT (19)
#define INTERRUPT_IC4E_BIT (20)
#define INTERRUPT_IC4_BIT (21)
#define INTERRUPT_OC4_BIT (22)
#define INTERRUPT_INT4_BIT (23)
#define INTERRUPT_T5_BIT (24)
#define INTERRUPT_IC5E_BIT (25)
#define INTERRUPT_IC5_BIT (26)
#define INTERRUPT_OC5_BIT (27)
#define INTERRUPT_T6_BIT (28)
#define INTERRUPT_IC6E_BIT (29)
#define INTERRUPT_IC6_BIT (30)
#define INTERRUPT_OC6_BIT (31)
#define INTERRUPT_T7_BIT (0)
#define INTERRUPT_IC7E_BIT (1)
#define INTERRUPT_IC7_BIT (2)
#define INTERRUPT_OC7_BIT (3)
#define INTERRUPT_T8_BIT (4)
#define INTERRUPT_IC8E_BIT (5)
#define INTERRUPT_IC8_BIT (6)
#define INTERRUPT_OC8_BIT (7)
#define INTERRUPT_T9_BIT (8)
#define INTERRUPT_IC9E_BIT (9)
#define INTERRUPT_IC9_BIT (10)
#define INTERRUPT_OC9_BIT (11)
#define INTERRUPT_AD1_BIT (12)
#define INTERRUPT_AD1DC1_BIT (14)
#define INTERRUPT_AD1DC2_BIT (15)
#define INTERRUPT_AD1DC3_BIT (16)
#define INTERRUPT_AD1DC4_BIT (17)
#define INTERRUPT_AD1DC5_BIT (18)
#define INTERRUPT_AD1DC6_BIT (19)
#define INTERRUPT_AD1DF1_BIT (20)
#define INTERRUPT_AD1DF2_BIT (21)
#define INTERRUPT_AD1DF3_BIT (22)
#define INTERRUPT_AD1DF4_BIT (23)
#define INTERRUPT_AD1DF5_BIT (24)
#define INTERRUPT_AD1DF6_BIT (25)
#define INTERRUPT_AD1D0_BIT (27)
#define INTERRUPT_AD1D1_BIT (28)
#define INTERRUPT_AD1D2_BIT (29)
#define INTERRUPT_AD1D3_BIT (30)
#define INTERRUPT_AD1D4_BIT (31)
#define INTERRUPT_AD1D5_BIT (0)
#define INTERRUPT_AD1D6_BIT (1)
#define INTERRUPT_AD1D7_BIT (2)
#define INTERRUPT_AD1D8_BIT (3)
#define INTERRUPT_AD1D9_BIT (4)
#define INTERRUPT_AD1D10_BIT (5)
#define INTERRUPT_AD1D11_BIT (6)
#define INTERRUPT_AD1D12_BIT (7)
#define INTERRUPT_AD1D13_BIT (8)
#define INTERRUPT_AD1D14_BIT (9)
#define INTERRUPT_AD1D15_BIT (10)
#define INTERRUPT_AD1D16_BIT (11)
#define INTERRUPT_AD1D17_BIT (12)
#define INTERRUPT_AD1D18_BIT (13)
#define INTERRUPT_AD1D19_BIT (14)
#define INTERRUPT_AD1D20_BIT (15)
#define INTERRUPT_AD1D21_BIT (16)
#define INTERRUPT_AD1D22_BIT (17)
#define INTERRUPT_AD1D23_BIT (18)
#define INTERRUPT_AD1D24_BIT (19)
#define INTERRUPT_AD1D25_BIT (20)
#define INTERRUPT_AD1D26_BIT (21)
#define INTERRUPT_AD1D27_BIT (22)
#define INTERRUPT_AD1D28_BIT (23)
#define INTERRUPT_AD1D29_BIT (24)
#define INTERRUPT_AD1D30_BIT (25)
#define INTERRUPT_AD1D31_BIT (26)
#define INTERRUPT_AD1D32_BIT (27)
#define INTERRUPT_AD1D33_BIT (28)
#define INTERRUPT_AD1D34_BIT (29)
#define INTERRUPT_AD1D35_BIT (30)
#define INTERRUPT_AD1D36_BIT (31)
#define INTERRUPT_AD1D37_BIT (0)
#define INTERRUPT_AD1D38_BIT (1)
#define INTERRUPT_AD1D39_BIT (2)
#define INTERRUPT_AD1D40_BIT (3)
#define INTERRUPT_AD1D41_BIT (4)
#define INTERRUPT_AD1D42_BIT (5)
#define INTERRUPT_AD1D43_BIT (6)
#define INTERRUPT_AD1D44_BIT (7)
#define INTERRUPT_CPC_BIT (8)
#define INTERRUPT_CFDC_BIT (9)
#define INTERRUPT_SB_BIT (10)
#define INTERRUPT_SPI1E_BIT (13)
#define INTERRUPT_SPI1RX_BIT (14)
#define INTERRUPT_SPI1TX_BIT (15)
#define INTERRUPT_U1E_BIT (16)
#define INTERRUPT_U1RX_BIT (17)
#define INTERRUPT_U1TX_BIT (18)
#define INTERRUPT_I2C1B_BIT (19)
#define INTERRUPT_I2C1S_BIT (20)
#define INTERRUPT_I2C1M_BIT (21)
#define INTERRUPT_CNA_BIT (22)
#define INTERRUPT_CNB_BIT (23)
#define INTERRUPT_CNC_BIT (24)
#define INTERRUPT_CND_BIT (25)
#define INTERRUPT_CNE_BIT (26)
#define INTERRUPT_CNF_BIT (27)
#define INTERRUPT_CNG_BIT (28)
#define INTERRUPT_CNH_BIT (29)
#define INTERRUPT_CNJ_BIT (30)
#define INTERRUPT_CNK_BIT (31)
#define INTERRUPT_PMP_BIT (0)
#define INTERRUPT_PMPE_BIT (1)
#define INTERRUPT_CMP1_BIT (2)
#define INTERRUPT_CMP2_BIT (3)
#define INTERRUPT_USB_BIT (4)
#define INTERRUPT_USBDMA_BIT (5)
#define INTERRUPT_DMA0_BIT (6)
#define INTERRUPT_DMA1_BIT (7)
#define INTERRUPT_DMA2_BIT (8)
#define INTERRUPT_DMA3_BIT (9)
#define INTERRUPT_DMA4_BIT (10)
#define INTERRUPT_DMA5_BIT (11)
#define INTERRUPT_DMA6_BIT (12)
#define INTERRUPT_DMA7_BIT (13)
#define INTERRUPT_SPI2E_BIT (14)
#define INTERRUPT_SPI2RX_BIT (15)
#define INTERRUPT_SPI2TX_BIT (16)
#define INTERRUPT_U2E_BIT (17)
#define INTERRUPT_U2RX_BIT (18)
#define INTERRUPT_U2TX_BIT (19)
#define INTERRUPT_I2C2B_BIT (20)
#define INTERRUPT_I2C2S_BIT (21)
#define INTERRUPT_I2C2M_BIT (22)
#define INTERRUPT_ETH_BIT (25)
#define INTERRUPT_SPI3E_BIT (26)
#define INTERRUPT_SPI3RX_BIT (27)
#define INTERRUPT_SPI3TX_BIT (28)
#define INTERRUPT_U3E_BIT (29)
#define INTERRUPT_U3RX_BIT (30)
#define INTERRUPT_U3TX_BIT (31)
#define INTERRUPT_I2C3B_BIT (0)
#define INTERRUPT_I2C3S_BIT (1)
#define INTERRUPT_I2C3M_BIT (2)
#define INTERRUPT_SPI4E_BIT (3)
#define INTERRUPT_SPI4RX_BIT (4)
#define INTERRUPT_SPI4TX_BIT (5)
#define INTERRUPT_RTCC_BIT (6)
#define INTERRUPT_FCE_BIT (7)
#define INTERRUPT_PRE_BIT (8)
#define INTERRUPT_SQI1_BIT (9)
#define INTERRUPT_U4E_BIT (10)
#define INTERRUPT_U4RX_BIT (11)
#define INTERRUPT_U4TX_BIT (12)
#define INTERRUPT_I2C4B_BIT (13)
#define INTERRUPT_I2C4S_BIT (14)
#define INTERRUPT_I2C4M_BIT (15)
#define INTERRUPT_SPI5E_BIT (16)
#define INTERRUPT_SPI5RX_BIT (17)
#define INTERRUPT_SPI5TX_BIT (18)
#define INTERRUPT_U5E_BIT (19)
#define INTERRUPT_U5RX_BIT (20)
#define INTERRUPT_U5TX_BIT (21)
#define INTERRUPT_I2C5B_BIT (22)
#define INTERRUPT_I2C5S_BIT (23)
#define INTERRUPT_I2C5M_BIT (24)
#define INTERRUPT_SPI6_BIT (25)
#define INTERRUPT_SPI6RX_BIT (26)
#define INTERRUPT_SPI6TX_BIT (27)
#define INTERRUPT_U6E_BIT (28)
#define INTERRUPT_U6RX_BIT (29)
#define INTERRUPT_U6TX_BIT (30)
// EOF Interrupt register bit values

#endif // _INTERRUPTS_MCU_H_
// ------------------------------------------------------------------------- END
