# do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:11 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:07:12 on Aug 31,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:12 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_tb
# -- Compiling architecture arch of blink_tb
# ** Error: ../src/adderBehave_tb.vhd(19): (vcom-1136) Unknown identifier "cout".
# ** Error: ../src/adderBehave_tb.vhd(19): Bad resolution function (STD_LOGIC) for type (error).
# ** Error: ../src/adderBehave_tb.vhd(19): near ":": (vcom-1576) expecting ';' or ')'.
# End time: 23:07:12 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../src/adderBehave_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:51 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:07:51 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:07:51 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_tb
# -- Compiling architecture arch of blink_tb
# ** Error (suppressible): ../src/adderBehave_tb.vhd(32): (vcom-1141) Identifier "fullAdderBehave" does not identify a component declaration.
# ** Error: ../src/adderBehave_tb.vhd(45): VHDL Compiler exiting
# End time: 23:07:51 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../src/adderBehave_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:38 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:09:38 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:09:38 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity blink_tb
# -- Compiling architecture arch of blink_tb
# ** Error (suppressible): ../src/adderBehave_tb.vhd(32): (vcom-1141) Identifier "fullAdderBehave" does not identify a component declaration.
# ** Error: ../src/adderBehave_tb.vhd(45): VHDL Compiler exiting
# End time: 23:09:38 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../src/adderBehave_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:28 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:11:29 on Aug 31,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:11:29 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave_tb
# -- Compiling architecture arch of adderBehave_tb
# ** Error (suppressible): ../src/adderBehave_tb.vhd(32): (vcom-1141) Identifier "fullAdderBehave" does not identify a component declaration.
# ** Error: ../src/adderBehave_tb.vhd(45): VHDL Compiler exiting
# End time: 23:11:29 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sim.do line 3
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work ../src/adderBehave_tb.vhd"
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:58 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:15:58 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:15:58 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave_tb
# -- Compiling architecture arch of adderBehave_tb
# End time: 23:15:58 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt adderBehave_tb 
# Start time: 23:16:00 on Aug 31,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adderbehave_tb(arch)
# Loading work.adderbehave(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 9368
#           Attempting to use alternate WLF file "./wlftq66c7k".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftq66c7k
# ** Error: (vish-4014) No objects found matching '/blink_tb/output'.
# Executing ONERROR command at macro ./wave.do line 3
# ** Error: (vish-4014) No objects found matching '/blink_tb/clk'.
# Executing ONERROR command at macro ./wave.do line 4
# ** Error: (vish-4014) No objects found matching '/blink_tb/reset'.
# Executing ONERROR command at macro ./wave.do line 5
do sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../../src/adderBehave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave
# -- Compiling architecture arch of adderBehave
# End time: 23:19:09 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:09 on Aug 31,2017
# vcom -reportprogress 300 -93 -work work ../src/adderBehave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adderBehave_tb
# -- Compiling architecture arch of adderBehave_tb
# End time: 23:19:09 on Aug 31,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:19:10 on Aug 31,2017, Elapsed time: 0:03:10
# Errors: 9, Warnings: 2
# vsim -novopt adderBehave_tb 
# Start time: 23:19:10 on Aug 31,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adderbehave_tb(arch)
# Loading work.adderbehave(arch)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mas5058  Hostname: ECTET-1360-09  ProcessID: 9368
#           Attempting to use alternate WLF file "./wlftneh7ea".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftneh7ea
# End time: 23:30:01 on Aug 31,2017, Elapsed time: 0:10:51
# Errors: 0, Warnings: 2
