--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     10.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.YQ      Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y10.BX      net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X64Y10.CLK     Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          12.000ns
  Data Path Delay:      1.652ns (Levels of Logic = 1)
  Clock Path Skew:      -0.002ns (0.008 - 0.010)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y11.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y10.G2      net (fanout=1)        0.385   ftop/clkN210/locked_d
    SLICE_X64Y10.CLK     Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.652ns (1.267ns logic, 0.385ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.010 - 0.008)
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y11.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X64Y10.G2      net (fanout=1)        0.308   ftop/clkN210/locked_d
    SLICE_X64Y10.CLK     Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.927ns logic, 0.308ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 12.000ns
  Destination Clock:    ftop/clkIn_O rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y10.YQ      Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X64Y10.BX      net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X64Y10.CLK     Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.430ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y81.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y81.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X90Y81.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X64Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X64Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X64Y11.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 10.672ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X64Y10.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 188.000ns (max period limit - period)
  Period: 12.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265528 paths analyzed, 4216 endpoints analyzed, 1479 failing endpoints
 1479 timing errors detected. (1469 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.580ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.425ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (0.575 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     13.425ns (6.502ns logic, 6.923ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.295ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (0.324 - 0.409)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y136.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     13.295ns (6.490ns logic, 6.805ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.064ns (Levels of Logic = 9)
  Clock Path Skew:      -0.190ns (0.540 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y163.G1     net (fanout=42)       1.190   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y163.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N26
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<36>_SW0
    SLICE_X90Y160.SR     net (fanout=1)        0.694   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X90Y160.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     13.064ns (6.556ns logic, 6.508ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.934ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.289 - 0.409)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y136.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X88Y163.G1     net (fanout=42)       1.190   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X88Y163.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N26
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<36>_SW0
    SLICE_X90Y160.SR     net (fanout=1)        0.694   ftop/gbe0/dcp_dcp_dcpRespF/N28
    SLICE_X90Y160.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.934ns (6.544ns logic, 6.390ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.832ns (Levels of Logic = 9)
  Clock Path Skew:      -0.209ns (0.521 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X87Y166.F3     net (fanout=42)       0.503   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X87Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<27>_SW0
    SLICE_X84Y169.SR     net (fanout=1)        1.203   ftop/gbe0/dcp_dcp_dcpRespF/N48
    SLICE_X84Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     12.832ns (6.502ns logic, 6.330ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.955ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (0.324 - 0.409)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y136.G3     net (fanout=2)        0.930   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028120
    SLICE_X92Y138.F2     net (fanout=1)        0.318   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028120
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X92Y143.F1     net (fanout=3)        0.358   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.955ns (6.490ns logic, 6.465ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.872ns (Levels of Logic = 8)
  Clock Path Skew:      -0.155ns (0.575 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X86Y155.G2     net (fanout=6)        0.900   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X86Y155.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_cpRespF_FULL_N
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_21
    SLICE_X87Y163.F2     net (fanout=28)       0.962   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_2
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.872ns (5.996ns logic, 6.876ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.871ns (Levels of Logic = 9)
  Clock Path Skew:      -0.138ns (0.575 - 0.713)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y134.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X94Y136.G2     net (fanout=4)        0.849   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X94Y136.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028120
    SLICE_X92Y138.F2     net (fanout=1)        0.318   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028120
    SLICE_X92Y138.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d8028136
    SLICE_X92Y143.F1     net (fanout=3)        0.358   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.871ns (6.487ns logic, 6.384ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.990ns (Levels of Logic = 9)
  Clock Path Skew:      -0.017ns (0.151 - 0.168)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y162.F2     net (fanout=42)       0.758   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y162.X      Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        1.067   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     12.990ns (6.541ns logic, 6.449ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.729ns (Levels of Logic = 9)
  Clock Path Skew:      -0.223ns (0.507 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X84Y170.F2     net (fanout=42)       0.847   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X84Y170.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpRespF/N50
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<26>_SW0
    SLICE_X83Y168.SR     net (fanout=1)        0.717   ftop/gbe0/dcp_dcp_dcpRespF/N50
    SLICE_X83Y168.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<26>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_26
    -------------------------------------------------  ---------------------------
    Total                                     12.729ns (6.541ns logic, 6.188ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.779ns (Levels of Logic = 9)
  Clock Path Skew:      -0.161ns (0.569 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X85Y163.G1     net (fanout=42)       1.124   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X85Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N80
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<3>_SW0
    SLICE_X85Y164.SR     net (fanout=1)        0.530   ftop/gbe0/dcp_dcp_dcpRespF/N20
    SLICE_X85Y164.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.779ns (6.501ns logic, 6.278ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.860ns (Levels of Logic = 9)
  Clock Path Skew:      -0.076ns (0.628 - 0.704)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y136.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X92Y162.F2     net (fanout=42)       0.758   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X92Y162.X      Tilo                  0.601   ftop/gbe0/dcpRespF/data1_reg<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<43>_SW0
    SLICE_X94Y135.SR     net (fanout=1)        1.067   ftop/gbe0/dcp_dcp_dcpRespF/N12
    SLICE_X94Y135.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<43>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_43
    -------------------------------------------------  ---------------------------
    Total                                     12.860ns (6.529ns logic, 6.331ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.889ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.324 - 0.361)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y137.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_32
    SLICE_X92Y139.F1     net (fanout=6)        0.668   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<32>
    SLICE_X92Y139.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X92Y143.G3     net (fanout=1)        0.499   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801826
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.889ns (6.461ns logic, 6.428ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.790ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.575 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y134.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_38
    SLICE_X94Y136.F4     net (fanout=6)        0.453   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<38>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.790ns (6.461ns logic, 6.329ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.743ns (Levels of Logic = 9)
  Clock Path Skew:      -0.167ns (0.563 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X86Y171.G2     net (fanout=42)       0.873   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X86Y171.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N46
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<41>_SW0
    SLICE_X86Y172.SR     net (fanout=1)        0.690   ftop/gbe0/dcp_dcp_dcpRespF/N16
    SLICE_X86Y172.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_41
    -------------------------------------------------  ---------------------------
    Total                                     12.743ns (6.556ns logic, 6.187ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.746ns (Levels of Logic = 9)
  Clock Path Skew:      -0.155ns (0.575 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y170.G3     net (fanout=42)       1.113   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y170.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N56
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<30>_SW0
    SLICE_X89Y173.SR     net (fanout=1)        0.508   ftop/gbe0/dcp_dcp_dcpRespF/N40
    SLICE_X89Y173.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                     12.746ns (6.501ns logic, 6.245ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.736ns (Levels of Logic = 8)
  Clock Path Skew:      -0.155ns (0.575 - 0.730)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y133.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_35
    SLICE_X94Y140.G2     net (fanout=6)        1.319   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<35>
    SLICE_X94Y140.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d802853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.G4     net (fanout=1)        0.343   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801853
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y142.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_G
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.736ns (5.901ns logic, 6.835ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.767ns (Levels of Logic = 9)
  Clock Path Skew:      -0.121ns (0.575 - 0.696)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y135.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_39
    SLICE_X94Y136.F2     net (fanout=6)        0.430   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<39>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.767ns (6.461ns logic, 6.306ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_6 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.702ns (Levels of Logic = 9)
  Clock Path Skew:      -0.183ns (0.521 - 0.704)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_6 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_6
    SLICE_X94Y136.F3     net (fanout=2)        0.929   ftop/gbe0/dcp_dcp_lastTag<6>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X87Y166.F3     net (fanout=42)       0.503   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X87Y166.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N48
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<27>_SW0
    SLICE_X84Y169.SR     net (fanout=1)        1.203   ftop/gbe0/dcp_dcp_dcpRespF/N48
    SLICE_X84Y169.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     12.702ns (6.490ns logic, 6.212ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_7 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.757ns (Levels of Logic = 9)
  Clock Path Skew:      -0.085ns (0.324 - 0.409)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_7 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y137.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<7>
                                                       ftop/gbe0/dcp_dcp_lastTag_7
    SLICE_X94Y136.F1     net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<7>
    SLICE_X94Y136.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.G1     net (fanout=1)        0.615   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018120
    SLICE_X92Y143.Y      Tilo                  0.616   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d8018136
    SLICE_X92Y143.F2     net (fanout=5)        0.402   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_39_TO_32_34_EQ__ETC___d801
    SLICE_X92Y143.X      Tilo                  0.601   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.G2     net (fanout=1)        0.088   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X92Y142.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.G1     net (fanout=6)        0.419   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X93Y141.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X87Y163.G4     net (fanout=10)       1.172   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X87Y163.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X87Y163.F4     net (fanout=59)       0.318   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X87Y163.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X88Y166.G4     net (fanout=7)        0.563   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X88Y166.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y171.F3     net (fanout=42)       1.090   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y171.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N76
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<13>_SW0
    SLICE_X89Y166.SR     net (fanout=1)        1.209   ftop/gbe0/dcp_dcp_dcpRespF/N76
    SLICE_X89Y166.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<13>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_13
    -------------------------------------------------  ---------------------------
    Total                                     12.757ns (6.461ns logic, 6.296ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.502ns (Levels of Logic = 0)
  Clock Path Skew:      6.217ns (6.920 - 0.703)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X98Y188.BX     net (fanout=1)        0.250   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X98Y188.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.502ns (1.252ns logic, 0.250ns route)
                                                       (83.4% logic, 16.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      6.185ns (6.920 - 0.735)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y180.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X98Y188.BY     net (fanout=1)        0.610   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X98Y188.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (1.287ns logic, 0.610ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.926ns (Levels of Logic = 0)
  Clock Path Skew:      6.154ns (6.930 - 0.776)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y176.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X99Y193.BY     net (fanout=1)        0.654   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X99Y193.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.926ns (1.272ns logic, 0.654ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.914ns (Levels of Logic = 0)
  Clock Path Skew:      6.122ns (6.924 - 0.802)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y172.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X99Y196.BX     net (fanout=1)        0.702   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X99Y196.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      1.914ns (1.212ns logic, 0.702ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.131ns (6.922 - 0.791)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y174.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X99Y191.BY     net (fanout=1)        0.655   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X99Y191.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.272ns logic, 0.655ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 0)
  Clock Path Skew:      6.127ns (6.918 - 0.791)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y175.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X99Y200.BX     net (fanout=1)        0.884   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X99Y200.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (1.212ns logic, 0.884ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.978ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.133ns (Levels of Logic = 0)
  Clock Path Skew:      6.111ns (6.922 - 0.811)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y170.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X99Y191.BX     net (fanout=1)        3.921   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X99Y191.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.212ns logic, 3.921ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.960ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.153ns (Levels of Logic = 0)
  Clock Path Skew:      6.113ns (6.924 - 0.811)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y171.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X99Y196.BY     net (fanout=1)        3.881   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X99Y196.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      5.153ns (1.272ns logic, 3.881ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 0)
  Clock Path Skew:      6.162ns (6.918 - 0.756)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y178.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X99Y200.BY     net (fanout=1)        4.192   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X99Y200.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.272ns logic, 4.192ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 0)
  Clock Path Skew:      6.211ns (6.930 - 0.719)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y182.X      Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X99Y193.BX     net (fanout=1)        4.441   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X99Y193.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (1.212ns logic, 4.441ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.107 - 0.082)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    SLICE_X92Y109.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
    SLICE_X92Y109.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<1>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.025ns (0.107 - 0.082)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_1
    SLICE_X92Y109.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<1>
    SLICE_X92Y109.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<1>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.076 - 0.060)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y110.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X94Y108.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X94Y108.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.016ns (0.076 - 0.060)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y110.YQ     Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_12
    SLICE_X94Y108.BY     net (fanout=2)        0.310   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<12>
    SLICE_X94Y108.CLK    Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<12>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem13.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.686 - 0.684)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y136.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X98Y135.BX     net (fanout=2)        0.341   ftop/gbe0/rxDCPMesg<25>
    SLICE_X98Y135.CLK    Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.265ns logic, 0.341ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_41 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.848ns (Levels of Logic = 0)
  Clock Path Skew:      0.222ns (0.805 - 0.583)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_41 to ftop/gbe0/rxDCPMesg_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y135.XQ     Tcko                  0.417   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/rxDCPMesg_41
    SLICE_X98Y137.BX     net (fanout=2)        0.329   ftop/gbe0/rxDCPMesg<41>
    SLICE_X98Y137.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/rxDCPMesg<49>
                                                       ftop/gbe0/rxDCPMesg_49
    -------------------------------------------------  ---------------------------
    Total                                      0.848ns (0.519ns logic, 0.329ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.631ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.686 - 0.684)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y136.YQ     Tcko                  0.477   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X98Y135.BY     net (fanout=2)        0.286   ftop/gbe0/rxDCPMesg<24>
    SLICE_X98Y135.CLK    Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.347ns logic, 0.286ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.104ns (0.375 - 0.271)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/sSyncReg1_3 to ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y181.XQ     Tcko                  0.396   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/txRS_txF/sSyncReg1_3
    SLICE_X99Y180.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/txRS_txF/sSyncReg1<3>
    SLICE_X99Y180.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/txRS_txF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.149ns (0.756 - 0.607)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_1 to ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y168.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<0>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1_1
    SLICE_X101Y167.BX    net (fanout=5)        0.339   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr1<1>
    SLICE_X101Y167.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.481ns logic, 0.339ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_4 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.011 - 0.007)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_4 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y116.YQ     Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<4>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_4
    SLICE_X96Y114.BY     net (fanout=2)        0.341   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<4>
    SLICE_X96Y114.CLK    Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<4>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.347ns logic, 0.341ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X82Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_1/SR
  Location pin: SLICE_X82Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X82Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/edp_dgdpRespAF/dEnqPtr_0/SR
  Location pin: SLICE_X82Y193.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X80Y136.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_1/SR
  Location pin: SLICE_X80Y136.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X80Y136.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dGDeqPtr_0/SR
  Location pin: SLICE_X80Y136.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X110Y159.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst/reset_hold<0>/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_0/SR
  Location pin: SLICE_X110Y159.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gmiixo_rst_OUT_RST_N/SR
  Logical resource: ftop/gmiixo_rst/reset_hold_1/SR
  Location pin: SLICE_X110Y158.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr_4/SR
  Location pin: SLICE_X98Y179.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y177.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_0/SR
  Location pin: SLICE_X98Y177.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y177.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sGEnqPtr1_1/SR
  Location pin: SLICE_X98Y177.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X82Y130.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1<2>/SR
  Logical resource: ftop/gbe0/dcp_cpRespAF/dSyncReg1_2/SR
  Location pin: SLICE_X82Y130.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2522 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.159ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.038ns (Levels of Logic = 4)
  Clock Path Skew:      -0.121ns (0.362 - 0.483)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y193.G3    net (fanout=5)        1.848   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y192.F3    net (fanout=1)        0.643   ftop/gbe0/gmac/N20
    SLICE_X110Y192.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.G3    net (fanout=14)       0.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X111Y191.G2    net (fanout=2)        0.607   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X111Y191.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/rxRS_rxActive_EN1
    SLICE_X111Y184.CE    net (fanout=1)        0.575   ftop/gbe0/gmac/rxRS_rxActive_EN
    SLICE_X111Y184.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.038ns (2.934ns logic, 4.104ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_28 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y201.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    SLICE_X115Y191.G4    net (fanout=7)        1.407   ftop/gbe0/gmac/rxRS_crc/rRemainder<28>
    SLICE_X115Y191.COUT  Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (3.041ns logic, 3.926ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_28 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.966ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_28 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y201.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_28
    SLICE_X115Y191.G4    net (fanout=7)        1.407   ftop/gbe0/gmac/rxRS_crc/rRemainder<28>
    SLICE_X115Y191.COUT  Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.966ns (3.040ns logic, 3.926ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.633 - 0.804)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y193.G3    net (fanout=5)        1.848   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y192.F3    net (fanout=1)        0.643   ftop/gbe0/gmac/N20
    SLICE_X110Y192.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.G3    net (fanout=14)       0.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X111Y190.F4    net (fanout=2)        0.313   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X111Y190.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        0.608   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.935ns logic, 3.843ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.633 - 0.804)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y193.G3    net (fanout=5)        1.848   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y192.F3    net (fanout=1)        0.643   ftop/gbe0/gmac/N20
    SLICE_X110Y192.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.G3    net (fanout=14)       0.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X111Y190.F4    net (fanout=2)        0.313   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X111Y190.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y197.CE    net (fanout=2)        0.608   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.935ns logic, 3.843ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.633 - 0.804)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y193.G3    net (fanout=5)        1.848   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y192.F3    net (fanout=1)        0.643   ftop/gbe0/gmac/N20
    SLICE_X110Y192.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.G3    net (fanout=14)       0.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X111Y190.F4    net (fanout=2)        0.313   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X111Y190.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y196.CE    net (fanout=2)        0.608   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y196.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.935ns logic, 3.843ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.778ns (Levels of Logic = 4)
  Clock Path Skew:      -0.171ns (0.633 - 0.804)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X113Y193.G3    net (fanout=5)        1.848   ftop/gbe0/gmac/rxRS_rxF_sFULL_N
    SLICE_X113Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46_SW0
    SLICE_X110Y192.F3    net (fanout=1)        0.643   ftop/gbe0/gmac/N20
    SLICE_X110Y192.X     Tilo                  0.601   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.G3    net (fanout=14)       0.431   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame46
    SLICE_X111Y190.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame74
    SLICE_X111Y190.F4    net (fanout=2)        0.313   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X111Y190.X     Tilo                  0.562   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y197.CE    net (fanout=2)        0.608   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y197.CLK   Tceck                 0.155   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.778ns (2.935ns logic, 3.843ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.726ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_29 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y201.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    SLICE_X115Y191.G2    net (fanout=9)        1.241   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
    SLICE_X115Y191.COUT  Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.726ns (2.966ns logic, 3.760ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_29 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 10)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_29 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y201.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_29
    SLICE_X115Y191.G2    net (fanout=9)        1.241   ftop/gbe0/gmac/rxRS_crc/rRemainder<29>
    SLICE_X115Y191.COUT  Topcyg                1.009   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<1>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<1>
    SLICE_X115Y192.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (2.965ns logic, 3.760ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.678ns (Levels of Logic = 9)
  Clock Path Skew:      -0.153ns (0.652 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_26 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y203.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    SLICE_X115Y192.F2    net (fanout=7)        1.231   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
    SLICE_X115Y192.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.678ns (2.928ns logic, 3.750ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.170ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.677ns (Levels of Logic = 9)
  Clock Path Skew:      -0.153ns (0.652 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_26 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y203.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    SLICE_X115Y192.F2    net (fanout=7)        1.231   ftop/gbe0/gmac/rxRS_crc/rRemainder<26>
    SLICE_X115Y192.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.677ns (2.927ns logic, 3.750ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.669ns (Levels of Logic = 9)
  Clock Path Skew:      -0.153ns (0.652 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y203.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    SLICE_X115Y192.F4    net (fanout=6)        1.297   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
    SLICE_X115Y192.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.669ns (2.853ns logic, 3.816ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.668ns (Levels of Logic = 9)
  Clock Path Skew:      -0.153ns (0.652 - 0.805)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_27 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y203.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    SLICE_X115Y192.F4    net (fanout=6)        1.297   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
    SLICE_X115Y192.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<2>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<3>
    SLICE_X115Y193.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<4>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<5>
    SLICE_X115Y194.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.668ns (2.852ns logic, 3.816ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.299ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.577ns (Levels of Logic = 5)
  Clock Path Skew:      -0.124ns (0.625 - 0.749)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y192.G2    net (fanout=3)        0.779   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y181.G1    net (fanout=4)        0.697   ftop/gbe0/gmac/N31
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y175.G1    net (fanout=9)        1.178   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X108Y165.BY    net (fanout=1)        1.081   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X108Y165.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.577ns (2.821ns logic, 3.756ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.576ns (Levels of Logic = 5)
  Clock Path Skew:      -0.124ns (0.625 - 0.749)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y192.G2    net (fanout=3)        0.779   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y181.G1    net (fanout=4)        0.697   ftop/gbe0/gmac/N31
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y175.G1    net (fanout=9)        1.178   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X108Y165.BY    net (fanout=1)        1.081   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X108Y165.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.576ns (2.820ns logic, 3.756ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.521ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_18 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y200.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    SLICE_X115Y194.F4    net (fanout=2)        1.406   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
    SLICE_X115Y194.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.521ns (2.596ns logic, 3.925ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.331ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.520ns (Levels of Logic = 7)
  Clock Path Skew:      -0.149ns (0.652 - 0.801)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crc/rRemainder_18 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y200.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    SLICE_X115Y194.F4    net (fanout=2)        1.406   ftop/gbe0/gmac/rxRS_crc/rRemainder<18>
    SLICE_X115Y194.COUT  Topcyf                1.026   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_lut<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<6>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<7>
    SLICE_X115Y195.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<8>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<9>
    SLICE_X115Y196.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<10>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<11>
    SLICE_X115Y197.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<12>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.CIN   net (fanout=1)        0.000   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<13>
    SLICE_X115Y198.COUT  Tbyp                  0.130   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<14>
                                                       ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.F3    net (fanout=1)        1.754   ftop/gbe0/gmac/Mcompar_MUX_rxRS_rxF_cmp_eq0000_cy<15>
    SLICE_X110Y177.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>1
    SLICE_X106Y170.BY    net (fanout=1)        0.765   ftop/gbe0/gmac/rxRS_rxF_sD_IN<9>
    SLICE_X106Y170.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.520ns (2.595ns logic, 3.925ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 5)
  Clock Path Skew:      -0.143ns (0.606 - 0.749)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y192.G2    net (fanout=3)        0.779   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y181.G1    net (fanout=4)        0.697   ftop/gbe0/gmac/N31
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y175.F1    net (fanout=9)        1.173   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y160.BY    net (fanout=1)        1.037   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y160.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (2.806ns logic, 3.707ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 5)
  Clock Path Skew:      -0.143ns (0.606 - 0.749)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y193.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X111Y192.G2    net (fanout=3)        0.779   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X111Y192.Y     Tilo                  0.561   ftop/gbe0/gmac/N281
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.F3    net (fanout=1)        0.021   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X111Y193.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y181.G1    net (fanout=4)        0.697   ftop/gbe0/gmac/N31
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y175.F1    net (fanout=9)        1.173   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y175.X     Tilo                  0.601   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>1
    SLICE_X106Y160.BY    net (fanout=1)        1.037   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
    SLICE_X106Y160.CLK   Tds                  -0.076   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (2.805ns logic, 3.707ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.101ns (0.625 - 0.726)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y187.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y193.G4    net (fanout=20)       0.810   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120_SW0
    SLICE_X111Y193.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/N161
    SLICE_X111Y193.X     Tilo                  0.562   ftop/gbe0/gmac/N31
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1120
    SLICE_X111Y181.G1    net (fanout=4)        0.697   ftop/gbe0/gmac/N31
    SLICE_X111Y181.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_rxF_sD_IN<7>
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X110Y175.G1    net (fanout=9)        1.178   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X110Y175.Y     Tilo                  0.616   ftop/gbe0/gmac/rxRS_rxF_sD_IN<2>
                                                       ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>1
    SLICE_X108Y165.BY    net (fanout=1)        1.081   ftop/gbe0/gmac/rxRS_rxF_sD_IN<1>
    SLICE_X108Y165.CLK   Tds                  -0.075   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.537ns (2.749ns logic, 3.788ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.090 - 0.076)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y169.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X108Y169.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X108Y169.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_11 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.479 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_11 to ftop/gbe0/gmac/rxRS_rxPipe_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y191.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_11
    SLICE_X114Y191.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/rxRS_rxPipe<11>
    SLICE_X114Y191.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_15 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.022 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_15 to ftop/gbe0/gmac/rxRS_rxPipe_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y194.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<15>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_15
    SLICE_X113Y194.BX    net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<15>
    SLICE_X113Y194.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_23
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.011 - 0.009)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y191.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X115Y190.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X115Y190.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (0.005 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y197.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    SLICE_X115Y199.BX    net (fanout=2)        0.311   ftop/gbe0/gmac/rxRS_rxPipe<21>
    SLICE_X115Y199.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.479ns logic, 0.311ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.868ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.479 - 0.415)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y191.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X114Y191.BY    net (fanout=2)        0.312   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X114Y191.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.868ns (0.556ns logic, 0.312ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.818ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.820ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.016 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y196.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X114Y197.BX    net (fanout=2)        0.301   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X114Y197.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.820ns (0.519ns logic, 0.301ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.825ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.832ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.027 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y195.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X114Y193.BX    net (fanout=2)        0.313   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X114Y193.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.832ns (0.519ns logic, 0.313ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.028 - 0.022)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y176.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_35
    SLICE_X110Y174.BX    net (fanout=2)        0.314   ftop/gbe0/gmac/rxRS_rxPipe<35>
    SLICE_X110Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.833ns (0.519ns logic, 0.314ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.837ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y194.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X114Y195.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X114Y195.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.837ns (0.519ns logic, 0.318ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.090 - 0.076)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y169.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X108Y169.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X108Y169.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.739 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y167.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y167.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.739 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y166.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y166.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.739 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y166.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y166.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.044ns (0.739 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y167.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y167.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.735 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y165.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y165.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.735 - 0.695)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y170.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X108Y165.G3    net (fanout=13)       0.482   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X108Y165.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.900ns (0.418ns logic, 0.482ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.446 - 0.423)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y170.G1    net (fanout=10)       0.411   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.476ns logic, 0.411ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.446 - 0.423)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y171.G1    net (fanout=10)       0.411   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y171.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.476ns logic, 0.411ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.887ns (Levels of Logic = 1)
  Clock Path Skew:      0.023ns (0.446 - 0.423)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y170.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y170.G1    net (fanout=10)       0.411   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y170.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<9>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.887ns (0.476ns logic, 0.411ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X108Y170.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y175.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X100Y175.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X108Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X108Y171.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X106Y172.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y186.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X108Y191.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3494757 paths analyzed, 34576 endpoints analyzed, 1167 failing endpoints
 1167 timing errors detected. (1167 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.790ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.767ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.416 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X69Y85.G3      net (fanout=8)        1.630   ftop/cp/cpReq<25>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y71.G2      net (fanout=17)       0.479   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X76Y72.G1      net (fanout=10)       1.142   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X76Y72.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y70.F4      net (fanout=4)        2.027   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.F3      net (fanout=1)        1.044   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.G1      net (fanout=1)        0.379   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X68Y68.F1      net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y83.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y83.X       Tilo                  0.562   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X60Y76.CE      net (fanout=1)        1.137   ftop/cp/wci_respF_8_DEQ
    SLICE_X60Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.767ns (6.573ns logic, 11.194ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.577ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.416 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y72.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X69Y85.G4      net (fanout=10)       1.365   ftop/cp/cpReq<24>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y71.G2      net (fanout=17)       0.479   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X76Y72.G1      net (fanout=10)       1.142   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X76Y72.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y70.F4      net (fanout=4)        2.027   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.F3      net (fanout=1)        1.044   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.G1      net (fanout=1)        0.379   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X68Y68.F1      net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y83.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y83.X       Tilo                  0.562   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X60Y76.CE      net (fanout=1)        1.137   ftop/cp/wci_respF_8_DEQ
    SLICE_X60Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.577ns (6.648ns logic, 10.929ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.265ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y117.G2     net (fanout=40)       1.294   ftop/cp/cpRespF/d0h
    SLICE_X75Y117.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y117.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X75Y117.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     17.265ns (7.528ns logic, 9.737ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.380ns (Levels of Logic = 10)
  Clock Path Skew:      -0.023ns (0.416 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X69Y85.G3      net (fanout=8)        1.630   ftop/cp/cpReq<25>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X63Y70.G3      net (fanout=17)       0.436   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X63Y70.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X79Y74.G2      net (fanout=11)       2.301   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X79Y74.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_F
    SLICE_X79Y74.F2      net (fanout=4)        0.635   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_F
    SLICE_X79Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X68Y69.G1      net (fanout=1)        1.762   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X68Y69.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X68Y69.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0/O
    SLICE_X68Y69.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X68Y68.F2      net (fanout=1)        0.051   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y83.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y83.X       Tilo                  0.562   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X60Y76.CE      net (fanout=1)        1.137   ftop/cp/wci_respF_8_DEQ
    SLICE_X60Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.380ns (6.424ns logic, 10.956ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.196ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y60.G1      net (fanout=48)       0.954   ftop/cp/N226
    SLICE_X68Y60.Y       Tilo                  0.616   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0
    SLICE_X68Y60.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0/O
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW1
    SLICE_X72Y65.F1      net (fanout=1)        0.970   ftop/cp/N1741
    SLICE_X72Y65.X       Tilo                  0.601   ftop/cp/wci_respF_5_D_OUT<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.F2      net (fanout=1)        0.793   ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.F4      net (fanout=1)        0.804   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.G1      net (fanout=1)        0.754   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y117.G2     net (fanout=40)       1.294   ftop/cp/cpRespF/d0h
    SLICE_X75Y117.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y117.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X75Y117.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     17.196ns (7.567ns logic, 9.629ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.158ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y78.G1      net (fanout=48)       1.259   ftop/cp/N226
    SLICE_X72Y78.Y       Tilo                  0.616   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0
    SLICE_X72Y78.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0/O
    SLICE_X72Y78.X       Tilo                  0.601   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW1
    SLICE_X67Y79.F4      net (fanout=1)        0.667   ftop/cp/N1747
    SLICE_X67Y79.X       Tilo                  0.562   ftop/cp/wci_lastOpWrite_13<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.F4      net (fanout=1)        1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.F1      net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.G3      net (fanout=1)        0.897   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y117.G2     net (fanout=40)       1.294   ftop/cp/cpRespF/d0h
    SLICE_X75Y117.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y117.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X75Y117.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     17.158ns (7.489ns logic, 9.669ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.164ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (0.650 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y116.G1     net (fanout=40)       0.640   ftop/cp/cpRespF/d0h
    SLICE_X73Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X73Y116.F1     net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X73Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     17.164ns (7.528ns logic, 9.636ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.139ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y116.G3     net (fanout=40)       0.807   ftop/cp/cpRespF/d0h
    SLICE_X75Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X75Y116.F1     net (fanout=1)        0.383   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X75Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     17.139ns (7.528ns logic, 9.611ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.123ns (Levels of Logic = 10)
  Clock Path Skew:      -0.166ns (0.273 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X69Y85.G3      net (fanout=8)        1.630   ftop/cp/cpReq<25>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y71.G2      net (fanout=17)       0.479   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X76Y72.G1      net (fanout=10)       1.142   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X76Y72.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y70.F4      net (fanout=4)        2.027   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.F3      net (fanout=1)        1.044   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.G1      net (fanout=1)        0.379   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X68Y68.F1      net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y82.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y82.X       Tilo                  0.562   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_DEQ1
    SLICE_X74Y82.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_DEQ
    SLICE_X74Y82.CLK     Tceck                 0.155   ftop/cp/wci_respF_EMPTY_N
                                                       ftop/cp/wci_respF/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.123ns (6.573ns logic, 10.550ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.095ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (0.650 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y60.G1      net (fanout=48)       0.954   ftop/cp/N226
    SLICE_X68Y60.Y       Tilo                  0.616   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0
    SLICE_X68Y60.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0/O
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW1
    SLICE_X72Y65.F1      net (fanout=1)        0.970   ftop/cp/N1741
    SLICE_X72Y65.X       Tilo                  0.601   ftop/cp/wci_respF_5_D_OUT<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.F2      net (fanout=1)        0.793   ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.F4      net (fanout=1)        0.804   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.G1      net (fanout=1)        0.754   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y116.G1     net (fanout=40)       0.640   ftop/cp/cpRespF/d0h
    SLICE_X73Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X73Y116.F1     net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X73Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     17.095ns (7.567ns logic, 9.528ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.070ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y60.G1      net (fanout=48)       0.954   ftop/cp/N226
    SLICE_X68Y60.Y       Tilo                  0.616   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0
    SLICE_X68Y60.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0/O
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW1
    SLICE_X72Y65.F1      net (fanout=1)        0.970   ftop/cp/N1741
    SLICE_X72Y65.X       Tilo                  0.601   ftop/cp/wci_respF_5_D_OUT<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.F2      net (fanout=1)        0.793   ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.F4      net (fanout=1)        0.804   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.G1      net (fanout=1)        0.754   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y116.G3     net (fanout=40)       0.807   ftop/cp/cpRespF/d0h
    SLICE_X75Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X75Y116.F1     net (fanout=1)        0.383   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X75Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     17.070ns (7.567ns logic, 9.503ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.190ns (Levels of Logic = 10)
  Clock Path Skew:      -0.083ns (0.416 - 0.499)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y72.YQ      Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_24
    SLICE_X69Y85.G4      net (fanout=10)       1.365   ftop/cp/cpReq<24>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X63Y70.G3      net (fanout=17)       0.436   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X63Y70.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq00001
    SLICE_X79Y74.G2      net (fanout=11)       2.301   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_F_F_F_T_cmp_eq0000
    SLICE_X79Y74.Y       Tilo                  0.561   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_F
    SLICE_X79Y74.F2      net (fanout=4)        0.635   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_F_F_T_T_F
    SLICE_X79Y74.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X68Y69.G1      net (fanout=1)        1.762   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1152
    SLICE_X68Y69.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0
    SLICE_X68Y69.F3      net (fanout=1)        0.021   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1173_SW0/O
    SLICE_X68Y69.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X68Y68.F2      net (fanout=1)        0.051   ftop/cp/WILL_FIRE_RL_completeWorkerWrite1325
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y83.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y83.X       Tilo                  0.562   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X60Y76.CE      net (fanout=1)        1.137   ftop/cp/wci_respF_8_DEQ
    SLICE_X60Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.190ns (6.499ns logic, 10.691ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_27 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.057ns (Levels of Logic = 12)
  Clock Path Skew:      -0.185ns (0.650 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y78.G1      net (fanout=48)       1.259   ftop/cp/N226
    SLICE_X72Y78.Y       Tilo                  0.616   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0
    SLICE_X72Y78.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0/O
    SLICE_X72Y78.X       Tilo                  0.601   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW1
    SLICE_X67Y79.F4      net (fanout=1)        0.667   ftop/cp/N1747
    SLICE_X67Y79.X       Tilo                  0.562   ftop/cp/wci_lastOpWrite_13<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.F4      net (fanout=1)        1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.F1      net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.G3      net (fanout=1)        0.897   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y116.G1     net (fanout=40)       0.640   ftop/cp/cpRespF/d0h
    SLICE_X73Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_or0000<27>_SW0
    SLICE_X73Y116.F1     net (fanout=1)        0.575   ftop/cp/cpRespF/data0_reg_or0000<27>_SW0/O
    SLICE_X73Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<27>
                                                       ftop/cp/cpRespF/data0_reg_27_rstpot
                                                       ftop/cp/cpRespF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     17.057ns (7.489ns logic, 9.568ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.047ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (0.640 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y113.G2     net (fanout=40)       1.076   ftop/cp/cpRespF/d0h
    SLICE_X77Y113.Y      Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X77Y113.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X77Y113.CLK    Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     17.047ns (7.528ns logic, 9.519ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.032ns (Levels of Logic = 12)
  Clock Path Skew:      -0.206ns (0.629 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X72Y78.G1      net (fanout=48)       1.259   ftop/cp/N226
    SLICE_X72Y78.Y       Tilo                  0.616   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0
    SLICE_X72Y78.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW0/O
    SLICE_X72Y78.X       Tilo                  0.601   ftop/cp/N1747
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867_SW1
    SLICE_X67Y79.F4      net (fanout=1)        0.667   ftop/cp/N1747
    SLICE_X67Y79.X       Tilo                  0.562   ftop/cp/wci_lastOpWrite_13<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.F4      net (fanout=1)        1.133   ftop/cp/WILL_FIRE_RL_completeWorkerRead867
    SLICE_X73Y80.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.F1      net (fanout=1)        0.359   ftop/cp/WILL_FIRE_RL_completeWorkerRead881
    SLICE_X72Y82.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.G3      net (fanout=1)        0.897   ftop/cp/WILL_FIRE_RL_completeWorkerRead894
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y116.G3     net (fanout=40)       0.807   ftop/cp/cpRespF/d0h
    SLICE_X75Y116.Y      Tilo                  0.561   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X75Y116.F1     net (fanout=1)        0.383   ftop/cp/cpRespF/data0_reg_or0000<18>_SW0/O
    SLICE_X75Y116.CLK    Tfck                  0.602   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18_rstpot
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     17.032ns (7.489ns logic, 9.543ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/wci_respF_8/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.248ns (Levels of Logic = 10)
  Clock Path Skew:      0.012ns (0.416 - 0.404)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/wci_respF_8/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y85.XQ      Tcko                  0.521   ftop/cp/cpReq<22>
                                                       ftop/cp/cpReq_22
    SLICE_X64Y70.G1      net (fanout=18)       1.764   ftop/cp/cpReq<22>
    SLICE_X64Y70.Y       Tilo                  0.616   ftop/cp/_theResult_____1__h74424<0>
                                                       ftop/cp/Msub_wn__h74423_xor<2>11
    SLICE_X65Y70.F1      net (fanout=1)        0.125   ftop/cp/wn__h74423<2>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y71.G2      net (fanout=17)       0.479   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X76Y72.G1      net (fanout=10)       1.142   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X76Y72.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y70.F4      net (fanout=4)        2.027   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.F3      net (fanout=1)        1.044   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.G1      net (fanout=1)        0.379   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X68Y68.F1      net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X75Y82.G2      net (fanout=9)        1.729   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X75Y82.Y       Tilo                  0.561   ftop/cp/wci_respF_DEQ
                                                       ftop/cp/wci_respF_12_DEQ11
    SLICE_X75Y83.F1      net (fanout=2)        0.421   ftop/cp/N233
    SLICE_X75Y83.X       Tilo                  0.562   ftop/cp/wci_respF_8_DEQ
                                                       ftop/cp/wci_respF_8_DEQ1
    SLICE_X60Y76.CE      net (fanout=1)        1.137   ftop/cp/wci_respF_8_DEQ
    SLICE_X60Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_8_EMPTY_N
                                                       ftop/cp/wci_respF_8/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.248ns (6.628ns logic, 10.620ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_12_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.031ns (Levels of Logic = 12)
  Clock Path Skew:      -0.197ns (0.629 - 0.826)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_12_1 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y87.YQ      Tcko                  0.524   ftop/cp/cpReq_12_1
                                                       ftop/cp/cpReq_12_1
    SLICE_X67Y77.F3      net (fanout=1)        0.789   ftop/cp/cpReq_12_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X75Y117.G2     net (fanout=40)       1.294   ftop/cp/cpRespF/d0h
    SLICE_X75Y117.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y117.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X75Y117.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     17.031ns (7.531ns logic, 9.500ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/wci_respF_1/empty_reg (FF)
  Requirement:          12.000ns
  Data Path Delay:      17.073ns (Levels of Logic = 10)
  Clock Path Skew:      -0.148ns (0.291 - 0.439)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/wci_respF_1/empty_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y73.XQ      Tcko                  0.521   ftop/cp/cpReq<25>
                                                       ftop/cp/cpReq_25
    SLICE_X69Y85.G3      net (fanout=8)        1.630   ftop/cp/cpReq<25>
    SLICE_X69Y85.Y       Tilo                  0.561   ftop/cp/Msub_wn___1__h75213_cy<1>
                                                       ftop/cp/Msub_wn___1__h75213_cy<1>11
    SLICE_X65Y70.F2      net (fanout=1)        0.833   ftop/cp/Msub_wn___1__h75213_cy<1>
    SLICE_X65Y70.X       Tilo                  0.562   ftop/cp/_theResult_____1__h74424<2>
                                                       ftop/cp/_theResult_____1__h74424<2>1
    SLICE_X62Y71.G2      net (fanout=17)       0.479   ftop/cp/_theResult_____1__h74424<2>
    SLICE_X62Y71.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq00011
    SLICE_X76Y72.G1      net (fanout=10)       1.142   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_F_cmp_eq0001
    SLICE_X76Y72.Y       Tilo                  0.616   ftop/cp/wci_reqPend_21
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T1
    SLICE_X58Y70.F4      net (fanout=4)        2.027   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_T_T
    SLICE_X58Y70.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.F3      net (fanout=1)        1.044   ftop/cp/WILL_FIRE_RL_completeWorkerWrite941
    SLICE_X66Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.G1      net (fanout=1)        0.379   ftop/cp/WILL_FIRE_RL_completeWorkerWrite968
    SLICE_X68Y68.Y       Tilo                  0.616   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite981
    SLICE_X68Y68.F1      net (fanout=1)        0.373   ftop/cp/WILL_FIRE_RL_completeWorkerWrite981/O
    SLICE_X68Y68.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerWrite1537
    SLICE_X70Y83.G3      net (fanout=9)        0.891   ftop/cp/WILL_FIRE_RL_completeWorkerWrite
    SLICE_X70Y83.Y       Tilo                  0.616   ftop/cp/wci_respF_9_DEQ
                                                       ftop/cp/wci_respF_13_DEQ11
    SLICE_X75Y77.F2      net (fanout=4)        1.154   ftop/cp/N232
    SLICE_X75Y77.X       Tilo                  0.562   ftop/cp/wci_respF_1_DEQ
                                                       ftop/cp/wci_respF_1_DEQ1
    SLICE_X74Y76.CE      net (fanout=1)        0.493   ftop/cp/wci_respF_1_DEQ
    SLICE_X74Y76.CLK     Tceck                 0.155   ftop/cp/wci_respF_1_EMPTY_N
                                                       ftop/cp/wci_respF_1/empty_reg
    -------------------------------------------------  ---------------------------
    Total                                     17.073ns (6.628ns logic, 10.445ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_24 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.978ns (Levels of Logic = 12)
  Clock Path Skew:      -0.195ns (0.640 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X68Y60.G1      net (fanout=48)       0.954   ftop/cp/N226
    SLICE_X68Y60.Y       Tilo                  0.616   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0
    SLICE_X68Y60.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW0/O
    SLICE_X68Y60.X       Tilo                  0.601   ftop/cp/N1741
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641_SW1
    SLICE_X72Y65.F1      net (fanout=1)        0.970   ftop/cp/N1741
    SLICE_X72Y65.X       Tilo                  0.601   ftop/cp/wci_respF_5_D_OUT<18>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.F2      net (fanout=1)        0.793   ftop/cp/WILL_FIRE_RL_completeWorkerRead641
    SLICE_X74Y75.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.F4      net (fanout=1)        0.804   ftop/cp/WILL_FIRE_RL_completeWorkerRead692
    SLICE_X72Y84.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.G1      net (fanout=1)        0.754   ftop/cp/WILL_FIRE_RL_completeWorkerRead706
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y113.G2     net (fanout=40)       1.076   ftop/cp/cpRespF/d0h
    SLICE_X77Y113.Y      Tilo                  0.561   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_or0000<24>_SW0
    SLICE_X77Y113.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<24>_SW0/O
    SLICE_X77Y113.CLK    Tfck                  0.602   ftop/cp_server_response_get<24>
                                                       ftop/cp/cpRespF/data0_reg_24_rstpot
                                                       ftop/cp/cpRespF/data0_reg_24
    -------------------------------------------------  ---------------------------
    Total                                     16.978ns (7.567ns logic, 9.411ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_10_1 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          12.000ns
  Data Path Delay:      16.960ns (Levels of Logic = 12)
  Clock Path Skew:      -0.209ns (0.626 - 0.835)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_10_1 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y85.XQ      Tcko                  0.521   ftop/cp/cpReq_10_1
                                                       ftop/cp/cpReq_10_1
    SLICE_X67Y77.F2      net (fanout=1)        1.026   ftop/cp/cpReq_10_1
    SLICE_X67Y77.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.F2      net (fanout=3)        1.581   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_T_T_F_T_cmp_eq000144
    SLICE_X71Y73.X       Tilo                  0.562   ftop/cp/N226
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X74Y70.G2      net (fanout=48)       1.018   ftop/cp/N226
    SLICE_X74Y70.Y       Tilo                  0.616   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0
    SLICE_X74Y70.F4      net (fanout=1)        0.035   ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW0/O
    SLICE_X74Y70.X       Tilo                  0.601   ftop/cp/N1737
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367_SW1
    SLICE_X70Y64.F2      net (fanout=1)        1.171   ftop/cp/N1737
    SLICE_X70Y64.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.F2      net (fanout=1)        1.072   ftop/cp/WILL_FIRE_RL_completeWorkerRead367
    SLICE_X64Y77.X       Tilo                  0.601   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.F2      net (fanout=1)        0.302   ftop/cp/WILL_FIRE_RL_completeWorkerRead381
    SLICE_X65Y81.X       Tilo                  0.562   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.G4      net (fanout=1)        0.820   ftop/cp/WILL_FIRE_RL_completeWorkerRead395
    SLICE_X71Y87.Y       Tilo                  0.561   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead918
    SLICE_X71Y87.F4      net (fanout=10)       0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X71Y87.X       Tilo                  0.562   ftop/cp/cpRespF_ENQ
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X72Y112.G2     net (fanout=7)        1.266   ftop/cp/cpRespF_ENQ
    SLICE_X72Y112.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X76Y115.G1     net (fanout=40)       0.881   ftop/cp/cpRespF/d0h
    SLICE_X76Y115.Y      Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X76Y115.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X76Y115.CLK    Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     16.960ns (7.637ns logic, 9.323ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.448ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_29 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.586ns (Levels of Logic = 1)
  Clock Path Skew:      0.138ns (1.095 - 0.957)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_29 to ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<29>
                                                       ftop/cp/wci_reqF_11_q_0_29
    SLICE_X52Y37.BY      net (fanout=2)        0.320   ftop/cp_wci_Vm_11_MData<29>
    SLICE_X52Y37.CLK     Tdh         (-Th)     0.130   ftop/cap0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.586ns (0.266ns logic, 0.320ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_11_q_0_29 (FF)
  Destination:          ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.138ns (1.095 - 0.957)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_11_q_0_29 to ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y37.XQ      Tcko                  0.396   ftop/cp_wci_Vm_11_MData<29>
                                                       ftop/cp/wci_reqF_11_q_0_29
    SLICE_X52Y37.BY      net (fanout=2)        0.320   ftop/cp_wci_Vm_11_MData<29>
    SLICE_X52Y37.CLK     Tdh         (-Th)     0.129   ftop/cap0/wci_wslv_reqF/_varindex0000<29>
                                                       ftop/cap0/wci_wslv_reqF/Mram_arr30.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.267ns logic, 0.320ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.451 - 0.371)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y96.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X104Y96.BY     net (fanout=3)        0.312   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X104Y96.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.266ns logic, 0.312ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.499ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_4 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.579ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.451 - 0.371)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_4 to ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y96.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_4
    SLICE_X104Y96.BY     net (fanout=3)        0.312   ftop/pwrk/i2cC_vrReadData_4
    SLICE_X104Y96.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<4>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.579ns (0.267ns logic, 0.312ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.568ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cap0/wsiS_reqFifo/D_OUT_0 (FF)
  Destination:          ftop/cap0/metaBram_memory_1/Mram_RAM1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.400 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cap0/wsiS_reqFifo/D_OUT_0 to ftop/cap0/metaBram_memory_1/Mram_RAM1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y81.YQ      Tcko                  0.477   ftop/cap0/wsiS_reqFifo_D_OUT<1>
                                                       ftop/cap0/wsiS_reqFifo/D_OUT_0
    RAMB16_X2Y10.DIA0    net (fanout=1)        0.209   ftop/cap0/wsiS_reqFifo_D_OUT<0>
    RAMB16_X2Y10.CLKA    Trckd_DIA   (-Th)     0.085   ftop/cap0/metaBram_memory_1/Mram_RAM1
                                                       ftop/cap0/metaBram_memory_1/Mram_RAM1
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.392ns logic, 0.209ns route)
                                                       (65.2% logic, 34.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.570ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.511 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y125.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_14
    SLICE_X46Y124.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X46Y124.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.571ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_14 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.060ns (0.511 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_14 to ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y125.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_14
    SLICE_X46Y124.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<14>
    SLICE_X46Y124.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<14>
                                                       ftop/edp0/wci_reqF/Mram_arr15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.585ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X100Y95.BY     net (fanout=3)        0.295   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X100Y95.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.289ns logic, 0.295ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_1 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.585ns (Levels of Logic = 1)
  Clock Path Skew:      -0.001ns (0.031 - 0.032)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_1 to ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_1
    SLICE_X100Y95.BY     net (fanout=3)        0.295   ftop/pwrk/i2cC_vrReadData_1
    SLICE_X100Y95.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<1>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.290ns logic, 0.295ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.596ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.060 - 0.057)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y98.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X104Y97.BY     net (fanout=2)        0.310   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X104Y97.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.597ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.060 - 0.057)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y98.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X104Y97.BY     net (fanout=2)        0.310   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X104Y97.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.600ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X100Y97.BY     net (fanout=3)        0.341   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X100Y97.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.601ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_2 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.039 - 0.032)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_2 to ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y96.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_2
                                                       ftop/pwrk/i2cC_vrReadData_2
    SLICE_X100Y97.BY     net (fanout=3)        0.341   ftop/pwrk/i2cC_vrReadData_2
    SLICE_X100Y97.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<2>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.605ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.443 - 0.390)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.XQ     Tcko                  0.417   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X102Y98.BY     net (fanout=3)        0.371   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X102Y98.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.287ns logic, 0.371ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.053ns (0.443 - 0.390)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y98.XQ     Tcko                  0.417   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X102Y98.BY     net (fanout=3)        0.371   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X102Y98.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.288ns logic, 0.371ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.534 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_15
    SLICE_X46Y127.BY     net (fanout=2)        0.429   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X46Y127.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.266ns logic, 0.429ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_13_q_0_15 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.696ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (0.534 - 0.451)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_13_q_0_15 to ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y125.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<15>
                                                       ftop/cp/wci_reqF_13_q_0_15
    SLICE_X46Y127.BY     net (fanout=2)        0.429   ftop/cp_wci_Vm_13_MData<15>
    SLICE_X46Y127.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<15>
                                                       ftop/edp0/wci_reqF/Mram_arr16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.696ns (0.267ns logic, 0.429ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.617ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/edp0/bml_fabFlowBaseMS_5 (FF)
  Destination:          ftop/edp0/edp_fabFlowAddrMS_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.157ns (0.650 - 0.493)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/edp0/bml_fabFlowBaseMS_5 to ftop/edp0/edp_fabFlowAddrMS_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y167.XQ     Tcko                  0.396   ftop/edp0/bml_fabFlowBaseMS<5>
                                                       ftop/edp0/bml_fabFlowBaseMS_5
    SLICE_X49Y166.BX     net (fanout=2)        0.316   ftop/edp0/bml_fabFlowBaseMS<5>
    SLICE_X49Y166.CLK    Tckdi       (-Th)    -0.062   ftop/edp0/edp_fabFlowAddrMS<5>
                                                       ftop/edp0/edp_fabFlowAddrMS_5
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_2 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.408 - 0.362)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_2 to ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y90.XQ     Tcko                  0.396   ftop/pwrk/i2cC_fRequest/tail<2>
                                                       ftop/pwrk/i2cC_fRequest/tail_2
    SLICE_X106Y90.G3     net (fanout=29)       0.298   ftop/pwrk/i2cC_fRequest/tail<2>
    SLICE_X106Y90.CLK    Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<21>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.395ns logic, 0.298ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_fRequest/tail_2 (FF)
  Destination:          ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.408 - 0.362)
  Source Clock:         ftop/sys0Clk rising at 12.000ns
  Destination Clock:    ftop/sys0Clk rising at 12.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_fRequest/tail_2 to ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y90.XQ     Tcko                  0.396   ftop/pwrk/i2cC_fRequest/tail<2>
                                                       ftop/pwrk/i2cC_fRequest/tail_2
    SLICE_X106Y90.G3     net (fanout=29)       0.298   ftop/pwrk/i2cC_fRequest/tail<2>
    SLICE_X106Y90.CLK    Tah         (-Th)     0.001   ftop/pwrk/i2cC_fRequest/_varindex0000<21>
                                                       ftop/pwrk/i2cC_fRequest/Mram_arr22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.693ns (0.395ns logic, 0.298ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<55>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_55/SR
  Location pin: SLICE_X74Y191.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<55>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_55/SR
  Location pin: SLICE_X74Y191.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<55>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_54/SR
  Location pin: SLICE_X74Y191.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<55>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_54/SR
  Location pin: SLICE_X74Y191.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_47/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_47/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_46/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<47>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_46/SR
  Location pin: SLICE_X74Y187.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<57>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_57/SR
  Location pin: SLICE_X74Y192.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<57>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_57/SR
  Location pin: SLICE_X74Y192.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<57>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_56/SR
  Location pin: SLICE_X74Y192.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<57>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_56/SR
  Location pin: SLICE_X74Y192.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<49>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_49/SR
  Location pin: SLICE_X72Y184.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<49>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_49/SR
  Location pin: SLICE_X72Y184.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<49>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_48/SR
  Location pin: SLICE_X72Y184.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<49>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_48/SR
  Location pin: SLICE_X72Y184.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<59>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_59/SR
  Location pin: SLICE_X72Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<59>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_59/SR
  Location pin: SLICE_X72Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<59>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_58/SR
  Location pin: SLICE_X72Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 9.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<59>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_58/SR
  Location pin: SLICE_X72Y181.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     12.000ns|      6.000ns|     17.790ns|            0|         1167|            2|      3494757|
| TS_ftop_clkN210_clk0_unbuf    |     12.000ns|     17.790ns|          N/A|         1167|            0|      3494757|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.159|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.580|         |    3.401|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.790|         |         |         |
sys0_clkp      |   17.790|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   17.790|         |         |         |
sys0_clkp      |   17.790|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2646  Score: 4448967  (Setup/Max: 4420099, Hold: 28868)

Constraints cover 3762809 paths, 0 nets, and 72410 connections

Design statistics:
   Minimum period:  17.790ns{1}   (Maximum frequency:  56.211MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 10 11:43:43 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 738 MB



