#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Sep  6 19:50:19 2022
# Process ID: 17765
# Current directory: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1
# Command line: vivado -log design_1_v_tpg_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_tpg_0_0.tcl
# Log file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.vds
# Journal file: /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/vivado.jou
# Running On: ubuntu-dev3, OS: Linux, CPU Frequency: 3193.980 MHz, CPU Physical cores: 4, Host memory: 16778 MB
#-----------------------------------------------------------
source design_1_v_tpg_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2702.422 ; gain = 5.961 ; free physical = 2562 ; free virtual = 9598
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/trevor/repo/CrowdSupplyWorkShop1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'adiuvo_engineering:hls:hud_gen:1.0'. The one found in IP location '/home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_2' will take precedence over the same IP in locations: 
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_3
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_1
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_8
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_4
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_5
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_6
   /home/trevor/repo/CrowdSupplyWorkShop1/adiuvo_engineering_hls_hud_gen_1_0_7

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'trevor' on host 'ubuntu-dev3' (Linux_x86_64 version 5.15.0-47-generic) on Tue Sep 06 19:50:34 EDT 2022
INFO: [HLS 200-10] On os Ubuntu 22.04.1 LTS
INFO: [HLS 200-10] In directory '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1'
Sourcing Tcl script '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/runhls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset prj 
INFO: [HLS 200-10] Creating and opening project '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj'.
INFO: [HLS 200-1510] Running: set_top v_tpg 
INFO: [HLS 200-1510] Running: open_solution sol 
INFO: [HLS 200-10] Creating and opening solution '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_config.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg_zoneplate.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_video.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls_opencv.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_arithm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_fast.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_haar.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_harris.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_histogram.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_hough.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgbase.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_imgproc.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_mem.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_stereobm.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_types.h' to the project
INFO: [HLS 200-1510] Running: add_files -cflags  -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls -I /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h 
INFO: [HLS 200-10] Adding design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h' to the project
INFO: [HLS 200-1510] Running: create_clock -period 20 -name ap_clk 
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 20ns.
INFO: [HLS 200-1510] Running: config_schedule -verbose 
WARNING: [HLS 200-484] The 'config_schedule -verbose' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: config_rtl -module_prefix design_1_v_tpg_0_0_ 
INFO: [HLS 200-1510] Running: config_export -vendor xilinx.com -library ip -version 8.2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] Analyzing design file '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/v_tpg.cpp' ... 
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h:162:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_io.h:228:23)
WARNING: [HLS 207-4615] the argument to '__builtin_assume' has side effects that will be discarded (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_undistort.h:380:35)
WARNING: [HLS 207-5292] unused parameter 'ovrlayId' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:268:21)
WARNING: [HLS 207-5292] unused parameter 'maskId' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:268:35)
WARNING: [HLS 207-5292] unused parameter 'crossHairX' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:268:82)
WARNING: [HLS 207-5292] unused parameter 'crossHairY' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:269:8)
WARNING: [HLS 207-5292] unused parameter 'boxSize' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:270:33)
WARNING: [HLS 207-5292] unused parameter 'boxColorR' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:270:47)
WARNING: [HLS 207-5292] unused parameter 'boxColorG' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:270:63)
WARNING: [HLS 207-5292] unused parameter 'boxColorB' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:270:79)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 44.14 seconds. CPU system time: 1.78 seconds. Elapsed time: 45.57 seconds; current allocated memory: 235.344 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1025:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1048:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTemporalRamp(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1072:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidRed(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1087:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidGreen(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1108:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlue(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1129:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidBlack(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1150:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternSolidWhite(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1172:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1192:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1284:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1326:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternTartanColorBars(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1354:13)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCrossHatch(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1394:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternRainbow(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1230:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1485:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternCheckerBoard(unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPRBS(unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1780:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:23)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1675:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgPatternDPColorSquare(unsigned short, unsigned short, unsigned char, unsigned char, unsigned char)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1691:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:508:18)
INFO: [HLS 214-131] Inlining function 'hls::Scalar<3, ap_uint<8> >::Scalar()' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-210] Disaggregating variable 'tmp' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp43'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp41'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp39'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp37'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp35'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp33'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp31'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp29'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp27'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp25'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp23'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp21'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp19'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp17'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp15'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'outpix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:507:18)
INFO: [HLS 214-210] Disaggregating variable 'pix' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878:18)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_966_3' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_968_4' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1716_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1679_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1590_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1788_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1533_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1490_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1232_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1420_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1351_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1304_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1198_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1173_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1151_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1130_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1109_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1088_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1073_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1058_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_1030_1' is marked as complete unroll implied by the pipeline pragma (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_966_3' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:966:22) in function 'MultiPixStream2AXIvideo' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_968_4' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:968:23) in function 'MultiPixStream2AXIvideo' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:876:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1716_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1716:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1698:21) in function 'tpgPatternDPColorSquare' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorSquare' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1690:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1679_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1679:21) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPBlackWhiteVerticalLine' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1674:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1590_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1590:21) in function 'tpgPatternDPColorRamp' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternDPColorRamp' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1574:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1788_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1788:21) in function 'tpgPRBS' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPRBS' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1779:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1533_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1533:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1515:21) in function 'tpgPatternCheckerBoard' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCheckerBoard' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1507:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1490_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1490:21) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalHorizontalRamp' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1483:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1232_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1232:21) in function 'tpgPatternRainbow' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternRainbow' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1229:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1420_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1420:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1402:21) in function 'tpgPatternCrossHatch' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternCrossHatch' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1393:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1351_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1351:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTartanColorBars' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1333:21) in function 'tpgPatternTartanColorBars' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1325:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1304_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1304:21) in function 'tpgPatternZonePlate' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternZonePlate' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1277:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1198_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1198:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1194:21) in function 'tpgPatternColorBars' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternColorBars' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1191:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1173_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1173:21) in function 'tpgPatternSolidWhite' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidWhite' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1170:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1151_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1151:21) in function 'tpgPatternSolidBlack' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlack' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1149:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1130_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1130:21) in function 'tpgPatternSolidBlue' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidBlue' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1109_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1109:21) in function 'tpgPatternSolidGreen' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidGreen' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1107:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1088_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1088:21) in function 'tpgPatternSolidRed' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternSolidRed' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1086:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1073:21) in function 'tpgPatternTemporalRamp' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternTemporalRamp' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1071:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1058_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1058:21) in function 'tpgPatternVerticalRamp' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternVerticalRamp' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1046:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1030_1' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1030:21) in function 'tpgPatternHorizontalRamp' completely with a factor of 1 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_video_core.h:182:5) in function 'tpgPatternHorizontalRamp' completely with a factor of 3 (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1023:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternHorizontalRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternTemporalRamp(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidRed(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidGreen(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlue(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidBlack(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternSolidWhite(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternColorBars(unsigned short, unsigned short, unsigned char, int)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternZonePlate(unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternRainbow(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternVerticalHorizontalRamp(unsigned short, unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPRBS(unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPColorRamp(unsigned short, unsigned short, unsigned char)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-178] Inlining function 'tpgPatternDPBlackWhiteVerticalLine(unsigned short)' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&)' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:503:0)
INFO: [HLS 214-248] Applying array_partition to 'tmp.i': Complete partitioning on dimension 1. (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1576:18)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp27': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp29': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp35': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp43': Complete partitioning on dimension 1.
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'ovrlayYUV' with compact=bit mode in 24-bits (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:280:22)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_class.hls::Scalar<3, ap_uint<8> >s' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i24.s_class.hls::Scalar<3, ap_uint<8> >s.1' into 'tpgBackground(unsigned short&, unsigned short&, int&, unsigned char&, unsigned short&, unsigned short&, unsigned short&, unsigned short&, unsigned char&, unsigned char&, unsigned char&, unsigned char&, hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.a3s_struct.ap_uint<8>s' into '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_class.hls::Scalar<3, ap_uint<8> >s.i24.1' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i24.s_struct.ap_uint<24>s' into 'MultiPixStream2AXIvideo(hls::stream<hls::Scalar<3, ap_uint<8> >, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, unsigned short&, unsigned short&, unsigned char&, bool&, bool&, unsigned short&) (.1)' (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:304:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.62 seconds. CPU system time: 0.76 seconds. Elapsed time: 7.44 seconds; current allocated memory: 235.344 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 235.344 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 241.418 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 258.848 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'v_tpgHlsDataFlow' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:290:1), detected/extracted 2 process function(s): 
	 'tpgBackground'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1370:13) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1390:1) in function 'tpgPatternTartanColorBars'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1733:13) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1776:1) in function 'tpgPatternDPColorSquare'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1400:7) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480:1) in function 'tpgPatternCrossHatch'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1551:13) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1571:1) in function 'tpgPatternCheckerBoard'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1228:39) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1266:5) in function 'tpgBackground'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1573:43) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:666:5) in function 'tpgBackground'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/opt/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9) to (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:936:21) in function 'MultiPixStream2AXIvideo'... converting 13 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'tpgBackground' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:174:8)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 298.973 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 454.133 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_tpg' ...
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<ap_uint<10> >' to 'reg_ap_uint_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'reg<int>' to 'reg_int_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<unsigned short>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<unsigned short>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.21 seconds; current allocated memory: 455.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 455.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	13	104	25	1.9	3	1.9	3	11	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternDPColorSquare'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternDPColorSquare'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 457.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 457.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	3	75	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCheckerBoard'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternCheckerBoard'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 457.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 457.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<ap_uint<10> >'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<ap_uint<10> >'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 457.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 457.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 8	0	4	83	12	3	4	2.5	3	5	1
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternCrossHatch'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'tpgPatternCrossHatch'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 459.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 459.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 7	0	3	74	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'tpgPatternTartanColorBars'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, function 'tpgPatternTartanColorBars'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 459.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 459.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	2	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining function 'reg<int>'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'reg<int>'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 459.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 459.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('b', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1243)
   b  constant 16363
   c  constant 32896
  DSP Expression: add_ln1259_1 = zext_ln1257_2 * 16363 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1259) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239)
   b  constant 65429
   c  'bitconcatenate' operation ('shl_ln2', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1259)
  DSP Expression: add_ln1259 = zext_ln1257_1 * 65429 + zext_ln1259
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1235)
   b  constant 32725
   c  'add' operation ('add_ln1258', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1258)
  DSP Expression: add_ln1258_1 = add_ln1258 + zext_ln1257 * 32725
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1258_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239)
   b  constant 65451
   c  constant 32896
  DSP Expression: add_ln1258 = zext_ln1257_1 * 65451 + 32896
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('g', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1239)
   b  constant 150
   c  'add' operation ('add_ln1257', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1257)
  DSP Expression: add_ln1257_1 = zext_ln1257_1 * 150 + zext_ln1257_5
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1257) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'select' operation ('r', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1235)
   b  constant 77
   c  constant 4224
  DSP Expression: add_ln1257 = zext_ln1257 * 77 + 4224
WARNING: [SYN 201-303] Root Node mul_ln1257_2 mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1311) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  'load' operation ('tpgSinTableArray_load', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1310) on array 'tpgSinTableArray'
   b  constant 221
  DSP Expression: mul_ln1311 = sext_ln1310 * 221
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln1302_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  wire read operation ('Zplate_Hor_Control_Delta_read') on port 'Zplate_Hor_Control_Delta'
   b  'call' operation ('tmp', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1302) to 'reg<int>'
   c  'add' operation ('add_ln1306_1', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1306)
  DSP Expression: add_ln1306 = add_ln1306_1 + Zplate_Hor_Control_Delta_read * tmp
INFO: [HLS 200-486] Changing DSP latency (root=add_ln1302) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 131071
   b  'load' operation ('x', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
   d  'load' operation ('x', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:520) on local variable 'x'
  DSP Expression: mul_ln1302 = (zext_ln1302 + 131071) * zext_ln1302
WARNING: [SYN 201-303] Root Node mul_ln1257_2 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul_ln1257_2 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul_ln1257_2 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node mul_ln1257_2 mapped to expression  {mul a b}, but failed in bitwidth check.
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 30	0	16	380	32	2	2	2	2	17	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_520_2'.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 3 to 10 with current asap = 3, alap = 10
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'VITIS_LOOP_520_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 466.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 466.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	82	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 468.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 468.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	29	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_936_2'.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_936_2'
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 468.980 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 468.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 3	0	3	43	7	2.3	3	2.3	3	2	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 469.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 469.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 0	0	0	3	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 469.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 469.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
###	 Num	NTree	NLUT	EssAll	EssLUT	Size	MSize	Lev	MLev	Sel	Phy 
####	 1	0	0	19	0	-nan	0	-nan	0	0	0
INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 470.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 470.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 470.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternDPColorSquare' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternDPColorSquare' pipeline 'tpgPatternDPColorSquare' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternDPColorSquare'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 472.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCheckerBoard' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCheckerBoard' pipeline 'tpgPatternCheckerBoard' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCheckerBoard'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 474.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_ap_uint_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_ap_uint_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 476.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternCrossHatch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'yCount_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'vHatch' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternCrossHatch' pipeline 'tpgPatternCrossHatch' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternCrossHatch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 477.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgPatternTartanColorBars' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'vBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'yCount_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xCount_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgPatternTartanColorBars' pipeline 'tpgPatternTartanColorBars' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgPatternTartanColorBars'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 479.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 481.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'gSerie_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'bSerie_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'tpgBackground_Pipeline_VITIS_LOOP_520_2' pipeline 'VITIS_LOOP_520_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'am_addmul_16ns_1s_16ns_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_16ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_13ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8ns_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_15ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6ns_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_20s_8ns_28_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground_Pipeline_VITIS_LOOP_520_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 486.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tpgBackground' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'rampStart' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hBarSel_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xBar_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVAddr' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'zonePlateVDelta' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'hdata' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rampVal_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tpgBackground'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.47 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.51 seconds; current allocated memory: 495.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 497.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'fidStored' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvideo'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 499.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpgHlsDataFlow' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpgHlsDataFlow'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 500.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_tpg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/field_id' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid_in' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bckgndId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ovrlayId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/maskId' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/motionSpeed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/colorFormat' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/crossHairY' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateHorContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContStart' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/ZplateVerContDelta' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxSize' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorR' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorG' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/boxColorB' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpDynamicRange' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/dpYUVCoef' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/bck_motion_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_tpg/fid' to 'ap_none'.
WARNING: [RTGEN 206-101] Port 'fid' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port.
INFO: [RTGEN 206-500] Setting interface mode on function 'v_tpg' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
WARNING: [RTGEN 206-101] Register 's' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'height', 'width', 'bckgndId', 'ovrlayId', 'maskId', 'motionSpeed', 'colorFormat', 'crossHairX', 'crossHairY', 'ZplateHorContStart', 'ZplateHorContDelta', 'ZplateVerContStart', 'ZplateVerContDelta', 'boxSize', 'boxColorR', 'boxColorG', 'boxColorB', 'dpDynamicRange', 'dpYUVCoef', 'field_id', 'bck_motion_en' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_tpg'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 502.230 MB.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'ovrlayYUV_U(design_1_v_tpg_0_0_fifo_w24_d16_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_MultiPixStream2AXIvideo_U0_U(design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.78 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.91 seconds; current allocated memory: 504.785 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.49 seconds; current allocated memory: 514.227 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_tpg with prefix design_1_v_tpg_0_0_.
INFO: [HLS 200-789] **** Estimated Fmax: 92.34 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 72.43 seconds. CPU system time: 3.08 seconds. Elapsed time: 75.33 seconds; current allocated memory: -725.066 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2734.465 ; gain = 2.992 ; free physical = 4954 ; free virtual = 12050
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 19:52:08 2022...
INFO: [HLS 200-802] Generated output file prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.65 seconds. CPU system time: 1.14 seconds. Elapsed time: 19.83 seconds; current allocated memory: 6.922 MB.
INFO: [HLS 200-112] Total CPU user time: 93.21 seconds. Total CPU system time: 4.81 seconds. Total elapsed time: 97.58 seconds; peak allocated memory: 1.212 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Sep  6 19:52:11 2022...
compile_c: Time (s): cpu = 00:01:36 ; elapsed = 00:01:40 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 5873 ; free virtual = 12971
Command: synth_design -top design_1_v_tpg_0_0 -part xc7a35tcpg236-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18244
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 4101 ; free virtual = 11199
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:30]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:31]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternDPColorSquare' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternDPColorSquare.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCheckerBoard' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCheckerBoard.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R.dat' is read successfully [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternTartanColorBars' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternTartanColorBars.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_ap_uint_10_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_ap_uint_10_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgPatternCrossHatch' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgPatternCrossHatch.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_int_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_int_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_int_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_8ns_6ns_13_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mux_32_8_1_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_32_8_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mux_32_8_1_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mux_32_8_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_tpgBackground' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_tpgBackground.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_MultiPixStream2AXIvideo' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_MultiPixStream2AXIvideo.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_fifo_w24_d16_S' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_fifo_w24_d16_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0_shiftReg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_start_for_MultiPixStream2AXIvideo_U0.v:43]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpgHlsDataFlow' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpgHlsDataFlow.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_reg_unsigned_short_s' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:361]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_CTRL_s_axi' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_regslice_both__parameterized1' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0_v_tpg' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_v_tpg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (0#1) [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/synth/design_1_v_tpg_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_CTRL_s_axi.v:502]
WARNING: [Synth 8-7129] Port WDATA[31] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module design_1_v_tpg_0_0_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_unsigned_short_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[15] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[14] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[13] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[12] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[11] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port height[10] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[15] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[14] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[13] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[12] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[11] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port width[10] in module design_1_v_tpg_0_0_MultiPixStream2AXIvideo is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_int_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module design_1_v_tpg_0_0_reg_ap_uint_10_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCrossHatch_blkYuv_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCrossHatch_whiYuv_1_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_u17_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_v19_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgBarSelYuv_y21_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_b_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_g_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_VESA_r_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_u_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_u_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_v_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_709_y_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_v_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelYuv_601_y_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgPatternDPColorSquare_DPtpgBarArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_9bit_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_tpgSinTableArray_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_bluYuv_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_grnYuv_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2_redYuv_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[4] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[3] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[2] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[1] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_num_data_valid[0] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[4] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[3] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[2] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[1] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ovrlayYUV_fifo_cap[0] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s[31] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s[30] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s[29] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s[28] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s[27] in module design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 5150 ; free virtual = 12250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 5150 ; free virtual = 12250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 5150 ; free virtual = 12250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2702.422 ; gain = 0.000 ; free physical = 5150 ; free virtual = 12250
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.438 ; gain = 0.000 ; free physical = 5067 ; free virtual = 12167
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.438 ; gain = 0.000 ; free physical = 5065 ; free virtual = 12165
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 5142 ; free virtual = 12242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 5142 ; free virtual = 12242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 5142 ; free virtual = 12242
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'design_1_v_tpg_0_0_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 5125 ; free virtual = 12226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 5     
	   2 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 7     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 7     
	   3 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 9     
	   3 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 6     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 15    
+---Registers : 
	               32 Bit    Registers := 3     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 52    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 11    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 77    
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 21    
	                1 Bit    Registers := 209   
+---ROMs : 
	                    ROMs := 4     
+---Muxes : 
	  26 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   4 Input   10 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	   4 Input    8 Bit        Muxes := 8     
	   9 Input    8 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 51    
	   9 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 6     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	  17 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 14    
	   3 Input    3 Bit        Muxes := 2     
	   9 Input    2 Bit        Muxes := 12    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 14    
	   4 Input    2 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 98    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '15' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '15' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/b_reg_reg' and it is trimmed from '18' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg' and it is trimmed from '44' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/m_reg_reg' and it is trimmed from '43' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '43' to '17' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '17' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:36]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg' and it is trimmed from '18' to '17' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '15' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/a_reg_reg' and it is trimmed from '25' to '16' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg' and it is trimmed from '19' to '17' bits. [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/hdl/verilog/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1.v:32]
DSP Debug: swapped A/B pins for adder 0x3af21c20
DSP Debug: swapped A/B pins for adder 0x3e7e0640
DSP Report: Generating DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg, operation Mode is: ((D+(A:0x3fffffff))*B2)'.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad_reg_reg is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/m is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/ad is absorbed into DSP am_addmul_16ns_1s_16ns_17_4_1_U46/design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p, operation Mode is: C+(A2*B2)'.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/a_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: register mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: operator mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/m is absorbed into DSP mac_muladd_16s_16s_16ns_16_4_1_U52/design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6_U/p.
DSP Report: Generating DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg, operation Mode is: (A''*(B:0xdd)')'.
DSP Report: register mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register tpgSinTableArray_U/q0_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/a_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: register mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_tmp_reg is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: operator mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_tmp0 is absorbed into DSP mul_mul_20s_8ns_28_4_1_U54/design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (C'+(A2*(B:0x3ff95)')')'.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/m is absorbed into DSP mac_muladd_8ns_8s_15ns_16_4_1_U49/design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x3ffeb)')')'.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/m is absorbed into DSP mac_muladd_8ns_6s_16s_16_4_1_U53/design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (C+(A2*(B:0x3ffab)')')'.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/m is absorbed into DSP mac_muladd_8ns_8s_16s_16_4_1_U48/design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg, operation Mode is: (PCIN+(A''*(B:0x3ffd5)')')'.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/m is absorbed into DSP mac_muladd_8ns_7s_16s_16_4_1_U51/design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C:0x1080)+(A2*(B:0x4d)')'.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8ns_7ns_13ns_15_4_1_U47/design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x96)')')'.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/b_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: register mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/m_reg_reg is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
DSP Report: operator mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/m is absorbed into DSP mac_muladd_8ns_8ns_15ns_16_4_1_U50/design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module design_1_v_tpg_0_0_v_tpg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 5081 ; free virtual = 12192
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+---------------------------------------------------------------------------+--------------------------------+---------------+----------------+
|Module Name                                                                | RTL Object                     | Depth x Width | Implemented As | 
+---------------------------------------------------------------------------+--------------------------------+---------------+----------------+
|design_1_v_tpg_0_0_tpgPatternCheckerBoard_tpgCheckerBoardArray_ROM_AUTO_1R | ram                            | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternTartanColorBars_tpgTartanBarArray_ROM_AUTO_1R | ram                            | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternCheckerBoard                                  | p_0_out                        | 32x1          | LUT            | 
|design_1_v_tpg_0_0_tpgPatternTartanColorBars                               | p_0_out                        | 64x3          | LUT            | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                 | tpgSinTableArray_9bit_U/q0_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                 | p_0_out                        | 2048x20       | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                 | tpgSinTableArray_9bit_U/q2_reg | 2048x9        | Block RAM      | 
|design_1_v_tpg_0_0_tpgBackground_Pipeline_VITIS_LOOP_520_2                 | tpgSinTableArray_9bit_U/q1_reg | 2048x9        | Block RAM      | 
+---------------------------------------------------------------------------+--------------------------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping                 | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0  | ((D+(A:0x3fffffff))*B2)'    | 1      | 17     | -      | 17     | 34     | 0    | 1    | -    | 0    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 | C+(A2*B2)'                  | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8         | (A''*(B:0xdd)')'            | 20     | 9      | -      | -      | 29     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3  | (C'+(A2*(B:0x3ff95)')')'    | 16     | 16     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7   | (C+(A''*(B:0x3ffeb)')')'    | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2   | (C+(A2*(B:0x3ffab)')')'     | 16     | 16     | 16     | -      | 16     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5   | (PCIN+(A''*(B:0x3ffd5)')')' | 16     | 16     | -      | -      | 16     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 | (C:0x1080)+(A2*(B:0x4d)')'  | 15     | 15     | 14     | -      | 15     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 | (C+(A''*(B:0x96)')')'       | 16     | 16     | 16     | -      | 16     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+-----------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4939 ; free virtual = 12050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4875 ; free virtual = 11985
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_470 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_3_471 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/tpgSinTableArray_9bit_U/q1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4870 ; free virtual = 11981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name              | RTL Name                                                                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1027_reg_3158_pp0_iter8_reg_reg[0]  | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1050_reg_3196_pp0_iter9_reg_reg[0]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1073_reg_3232_pp0_iter8_reg_reg[0]  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1292_reg_3188_pp0_iter4_reg_reg[0]   | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1285_reg_3184_pp0_iter3_reg_reg[0]  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/icmp_ln1584_reg_3164_pp0_iter10_reg_reg[0] | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/trunc_ln520_reg_3137_pp0_iter8_reg_reg[0]  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/add_ln1259_reg_3251_pp0_iter10_reg_reg[15] | 6      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter4_reg_reg[7]            | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/b_reg_3211_pp0_iter10_reg_reg[7]           | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[3]                            | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/bSerie_V_reg[0]                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/and_ln1219_reg_3192_pp0_iter10_reg_reg[0]  | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_reg_3206_pp0_iter4_reg_reg[7]            | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/g_2_reg_3269_pp0_iter10_reg_reg[7]         | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[3]                            | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/gSerie_V_reg[0]                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_reg_3200_pp0_iter4_reg_reg[7]            | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/r_2_reg_3262_pp0_iter10_reg_reg[7]         | 5      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[3]                            | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/rSerie_V_reg[0]                            | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/ap_loop_exit_ready_pp0_iter11_reg_reg      | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|design_1_v_tpg_0_0_v_tpg | grp_v_tpgHlsDataFlow_fu_315/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_424/x_2_reg_3129_pp0_iter8_reg_reg[15]         | 9      | 15    | NO           | NO                 | YES               | 15     | 0       | 
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name        | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[15] | 24     | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+-----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|design_1_v_tpg_0_0_am_addmul_16ns_1s_16ns_17_4_1_DSP48_0  | (((D+A)'*B')')'  | 30     | 16     | -      | 16     | 17     | 0    | 1    | -    | 1    | 1     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_16s_16s_16ns_16_4_1_DSP48_6 | C+(A'*B')'       | 30     | 18     | 16     | -      | 16     | 1    | 1    | 1    | -    | -     | 1    | 0    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_6s_16s_16_4_1_DSP48_7   | (C+(A''*B)')'    | 8      | 18     | 48     | -      | 16     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7ns_13ns_15_4_1_DSP48_1 | (C+(A'*B)')'     | 8      | 7      | 13     | -      | 15     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_7s_16s_16_4_1_DSP48_5   | (PCIN+(A''*B)')' | 8      | 18     | -      | -      | 16     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8ns_15ns_16_4_1_DSP48_4 | (C+(A''*B)')'    | 8      | 8      | 15     | -      | 16     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_15ns_16_4_1_DSP48_3  | (C'+(A'*B)')'    | 8      | 18     | 15     | -      | 16     | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mac_muladd_8ns_8s_16s_16_4_1_DSP48_2   | (C+(A'*B)')'     | 8      | 18     | 48     | -      | 0      | 1    | 0    | 0    | -    | -     | 1    | 1    | 
|design_1_v_tpg_0_0_mul_mul_20s_8ns_28_4_1_DSP48_8         | ((A''*B)')'      | 30     | 8      | -      | -      | 28     | 2    | 0    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   162|
|2     |DSP48E1  |     9|
|8     |LUT1     |   108|
|9     |LUT2     |   312|
|10    |LUT3     |   576|
|11    |LUT4     |   230|
|12    |LUT5     |   340|
|13    |LUT6     |   629|
|14    |RAMB18E1 |     3|
|16    |RAMB36E1 |     1|
|17    |SRL16E   |   115|
|18    |SRLC32E  |     3|
|19    |FDRE     |  1287|
|20    |FDSE     |    53|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 2734.438 ; gain = 32.016 ; free physical = 4872 ; free virtual = 11983
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 2734.438 ; gain = 0.000 ; free physical = 4932 ; free virtual = 12043
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 2734.445 ; gain = 32.016 ; free physical = 4933 ; free virtual = 12044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.445 ; gain = 0.000 ; free physical = 5023 ; free virtual = 12134
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.445 ; gain = 0.000 ; free physical = 4974 ; free virtual = 12085
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: b8f951be
INFO: [Common 17-83] Releasing license: Synthesis
195 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 2734.445 ; gain = 32.023 ; free physical = 5221 ; free virtual = 12332
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_v_tpg_0_0, cache-ID = 9e340ac1150667b0
INFO: [Common 17-1381] The checkpoint '/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/design_1_v_tpg_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_v_tpg_0_0_utilization_synth.rpt -pb design_1_v_tpg_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep  6 19:53:14 2022...
