// Seed: 1055601420
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_23;
  assign id_5 = id_3;
  always @(*) id_2 = id_13;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output wire  id_4
    , id_15,
    input  wand  id_5,
    input  tri0  id_6,
    output tri   id_7,
    input  wire  id_8,
    input  tri   id_9,
    input  tri0  id_10,
    input  uwire id_11,
    input  tri0  id_12,
    output wire  id_13
);
  id_16(
      .id_0(1),
      .id_1((id_0 && 1'b0 == 1'b0)),
      .id_2(1 == 1),
      .id_3(!id_9),
      .id_4(1),
      .id_5(id_1),
      .id_6(id_3),
      .id_7(1)
  );
  or (id_13, id_8, id_5, id_15, id_6, id_16, id_2, id_9, id_11, id_10, id_12, id_3);
  module_0(
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15,
      id_15
  );
endmodule
