<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de core_cm33.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('core__cm33_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">core_cm33.h</div></div>
</div><!--header-->
<div class="contents">
<a href="core__cm33_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2009-2024 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/*</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * CMSIS Cortex-M33 Core Peripheral Access Layer Header File</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">  #pragma system_include                        </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma clang system_header                   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;   </span><span class="comment">/* disable pedantic warning due to unnamed structs/unions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#ifndef __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#aa712914d3e782dae348aa8ffb42504b2">   32</a></span><span class="preprocessor">#define __CORE_CM33_H_GENERIC</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/* CMSIS CM33 definitions */</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a63ea62503c88acab19fcf3d5743009e3">   67</a></span><span class="preprocessor">#define __CORTEX_M                (33U)                               </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">  #if defined (__TARGET_FPU_VFP)</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">      #define __DSP_USED       0U</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#elif defined (__ti__)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">  #if defined (__ARM_FP)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">      #define __DSP_USED       0U</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span> </div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  #if defined (__ARMVFP__)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">  #if defined (__ARM_FEATURE_DSP) &amp;&amp; (__ARM_FEATURE_DSP == 1U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">    #if defined (__DSP_PRESENT) &amp;&amp; (__DSP_PRESENT == 1U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">      #define __DSP_USED       1U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">      #error &quot;Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)&quot;</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">      #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">    #define __DSP_USED         0U</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">  #if defined (__TI_VFP_SUPPORT__)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">  #if defined (__FPU_VFP__)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">    #if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="preprocessor">      #define __FPU_USED       1U</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="preprocessor">    #else</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="preprocessor">      #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="preprocessor">      #define __FPU_USED       0U</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">    #endif</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="preprocessor">  #else</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="preprocessor">    #define __FPU_USED         0U</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span> </div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="preprocessor">#include &quot;<a class="code" href="cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>}</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span> </div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span> </div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="preprocessor">#ifndef __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#ada772bb9648ecc7c89583fef1012f6e1">  237</a></span><span class="preprocessor">#define __CORE_CM33_H_DEPENDANT</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="preprocessor">  #ifndef __CM33_REV</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="preprocessor">    #define __CM33_REV                0x0000U</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">    #warning &quot;__CM33_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span> </div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span> </div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="preprocessor">  #ifndef __DSP_PRESENT</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="preprocessor">    #define __DSP_PRESENT             0U</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="preprocessor">    #warning &quot;__DSP_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="preprocessor">    #define __VTOR_PRESENT            1U</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          3U</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span> </div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#af63697ed9952cc71e1225efe205f6cd3">  297</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a7e25d9380f9ef903923964322e71f2f6">  299</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#aec43007d9998a0a0e01faede4133d6be">  300</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">  303</a></span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">  304</a></span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">  305</a></span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">  - Core FPU Register</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>{</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span>  {</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga713b50b375312a6071685f429ca6af56">  342</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga713b50b375312a6071685f429ca6af56">_reserved0</a>:16;              </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">  343</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">GE</a>:4;                       </div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">  344</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">_reserved1</a>:7;               </div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">  345</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">Q</a>:1;                        </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga730fa6fa281536569892d9b657c610b8">  346</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga730fa6fa281536569892d9b657c610b8">V</a>:1;                        </div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1297ca67dd9f261272cd065dc47e604c">  347</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1297ca67dd9f261272cd065dc47e604c">C</a>:1;                        </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga60ef95b846b13253386c871d892d49b3">  348</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga60ef95b846b13253386c871d892d49b3">Z</a>:1;                        </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga982681bd736ffd30cdfa52bb8c6e7732">  349</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga982681bd736ffd30cdfa52bb8c6e7732">N</a>:1;                        </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga562263b2f2301a780b1bedeee128494f">  350</a></span>  } <a class="code hl_variable" href="call__apsr_8h.html#a1510a66dacf9cf3586de5fc89ae2a073">b</a>;                                   </div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> w;                            </div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>} <a class="code hl_union" href="unionAPSR__Type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac469528d210043c7bd3f12f0e6824766">  355</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbc2cf55a026f661b53fadfcf822cef1">  356</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3661286d108b1aca308d7445685eae3a">  358</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1deb4d1aa72bb83d1f79329406f15711">  359</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  361</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6d47803fbad455bc10bd1ce59f2f335d">  362</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62830f67679ccd11658c4172c3e6ea7">  364</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33305d6701356bff6890b315fe8b5489">  365</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga298749e176f12827328bb7b92a6b2411">  367</a></span><span class="preprocessor">#define APSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90ffd4ec4149c2f5dd7747c1533fb002">  368</a></span><span class="preprocessor">#define APSR_Q_Msk                         (1UL &lt;&lt; APSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga722cb42b5c75af3e8909fac6fd40dfdc">  370</a></span><span class="preprocessor">#define APSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a3ecbc0ea2029462b0f4ce50e227db1">  371</a></span><span class="preprocessor">#define APSR_GE_Msk                        (0xFUL &lt;&lt; APSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>{</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  {</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabf58a2dba152811ace348ab9b0640d71">  381</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gabf58a2dba152811ace348ab9b0640d71">ISR</a>:9;                      </div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga220fd9973baafe1e9c855604d9f5db99">  382</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga220fd9973baafe1e9c855604d9f5db99">_reserved0</a>:23;              </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga249fa456de4e6c72edf7adcb237fe2c4">  383</a></span>  } <a class="code hl_variable" href="call__apsr_8h.html#a1510a66dacf9cf3586de5fc89ae2a073">b</a>;                                   </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> w;                            </div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>} <a class="code hl_union" href="unionIPSR__Type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span> </div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0e34027584d02c43811ae908a5ca9adf">  388</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  389</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>{</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>  {</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaedfb820c68f4aefb3b6d7b973b913f45">  399</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaedfb820c68f4aefb3b6d7b973b913f45">ISR</a>:9;                      </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga73bc0205de47b8c09fb694fc1971554f">  400</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga73bc0205de47b8c09fb694fc1971554f">_reserved0</a>:7;               </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">  401</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">GE</a>:4;                       </div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga655cc2c632f031da038d0fd54a70f572">  402</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga655cc2c632f031da038d0fd54a70f572">_reserved1</a>:4;               </div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaee071dac09a3e1971cd477eaf1041cb6">  403</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaee071dac09a3e1971cd477eaf1041cb6">T</a>:1;                        </div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">  404</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">IT</a>:2;                       </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">  405</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">Q</a>:1;                        </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafd1a013cb276d15ecc59137d2b9ecd4e">  406</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gafd1a013cb276d15ecc59137d2b9ecd4e">V</a>:1;                        </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae1080138c891901a8358f083452b8e46">  407</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae1080138c891901a8358f083452b8e46">C</a>:1;                        </div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga390bccbbd75ca46eb9919fb4186830c3">  408</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga390bccbbd75ca46eb9919fb4186830c3">Z</a>:1;                        </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3d501b9df41d94a74db9febffc9424de">  409</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga3d501b9df41d94a74db9febffc9424de">N</a>:1;                        </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae4d0ecbb6cc7b90e71730444c8361214">  410</a></span>  } <a class="code hl_variable" href="call__apsr_8h.html#a1510a66dacf9cf3586de5fc89ae2a073">b</a>;                                   </div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> w;                            </div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>} <a class="code hl_union" href="unionxPSR__Type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  415</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  416</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5869dd608eea73c80f0567d781d2230b">  418</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga907599209fba99f579778e662021c4f2">  419</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga14adb79b91f6634b351a1b57394e2db6">  421</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21e2497255d380f956ca0f48d11d0775">  422</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0cfbb394490db402623d97e6a979e00">  424</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab07f94ed3b6ee695f5af719dc27995c2">  425</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb4178d50676a8f19cf8f727f38ace8">  427</a></span><span class="preprocessor">#define xPSR_Q_Pos                         27U                                            </span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga133ac393c38559ae43ac36383e731dd4">  428</a></span><span class="preprocessor">#define xPSR_Q_Msk                         (1UL &lt;&lt; xPSR_Q_Pos)                            </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac5be1db1343f776ecd00f0a4ebe70a46">  430</a></span><span class="preprocessor">#define xPSR_IT_Pos                        25U                                            </span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6dc177aab488851bb3b98cf4b420141a">  431</a></span><span class="preprocessor">#define xPSR_IT_Msk                        (3UL &lt;&lt; xPSR_IT_Pos)                           </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d801da9a49cda944f52aeae104dd38">  433</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30ae2111816e82d47636a8d4577eb6ee">  434</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae2b0f3def0f378e9f1d10a4c727a064b">  436</a></span><span class="preprocessor">#define xPSR_GE_Pos                        16U                                            </span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga967634e605d013e9b07002eca31f7903">  437</a></span><span class="preprocessor">#define xPSR_GE_Msk                        (0xFUL &lt;&lt; xPSR_GE_Pos)                         </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga21bff245fb1aef9683f693d9d7bb2233">  439</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  440</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>{</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>  {</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38f0fed03c0fa40aacacc15fe322b86e">  450</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga38f0fed03c0fa40aacacc15fe322b86e">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7456dd3fdea1b9726b9d790c85bbf0cb">  451</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga7456dd3fdea1b9726b9d790c85bbf0cb">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">  452</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">FPCA</a>:1;                     </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">  453</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">SFPA</a>:1;                     </div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2ede7c424635ccca8253acf5e1f9137f">  454</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2ede7c424635ccca8253acf5e1f9137f">_reserved1</a>:28;              </div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga21cdcd313868abcdc3f59a9e00e168f9">  455</a></span>  } <a class="code hl_variable" href="call__apsr_8h.html#a1510a66dacf9cf3586de5fc89ae2a073">b</a>;                                   </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> w;                            </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>} <a class="code hl_union" href="unionCONTROL__Type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4eb493f7e00c0b286f6663b2554d5f1">  460</a></span><span class="preprocessor">#define CONTROL_SFPA_Pos                    3U                                            </span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae1af7c6a3a6482a32ae290b66db3a3f8">  461</a></span><span class="preprocessor">#define CONTROL_SFPA_Msk                   (1UL &lt;&lt; CONTROL_SFPA_Pos)                      </span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7018b59b07134c5363b33eb94918a58">  463</a></span><span class="preprocessor">#define CONTROL_FPCA_Pos                    2U                                            </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad20bb0212b2e1864f24af38d93587c79">  464</a></span><span class="preprocessor">#define CONTROL_FPCA_Msk                   (1UL &lt;&lt; CONTROL_FPCA_Pos)                      </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07eafc53e609895342c6a530e9d01310">  466</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70b29840969b06909da21369b0b05b53">  467</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51b95bc03ec0d815b459bde0b14a5908">  469</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef3b20d77acb213338f89ce5e7bc36b0">  470</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>{</div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ISER[16U];              </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[16U];</div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ICER[16U];              </div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED1[16U];</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ISPR[16U];              </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED2[16U];</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ICPR[16U];              </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED3[16U];</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga527ff1b47d9add180dc9569c3428f604">  495</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> IABR[16U];              </div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED4[16U];</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafb0929741ea4f7ca92aad328dfaf0608">  497</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ITNS[16U];              </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6d9dba2d6be660440ef16ecb3dcaec70">  498</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED5[16U];</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadfd45d2d45654c4e775017800f33e9a3">  499</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>  IPR[496U];              </div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaafcf8de80a1757db9d7e2de02a701edf">  500</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED6[580U];</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">  501</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">STIR</a>;                   </div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>}  <a class="code hl_struct" href="structNVIC__Type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#ga9eebe495e2e48d302211108837a2b3e8">  505</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0U                                         </span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="group__CMSIS__NVIC.html#gae4060c4dfcebb08871ca4244176ce752">  506</a></span><span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL </span><span class="comment">/*&lt;&lt; NVIC_STIR_INTID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>{</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CPUID;                  </div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ICSR;                   </div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">  525</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">VTOR</a>;                   </div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> AIRCR;                  </div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SCR;                    </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CCR;                    </div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafdab23abd301033bb318c7b188b377db">  529</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>  SHPR[12U];              </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SHCSR;                  </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">  531</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">CFSR</a>;                   </div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">  532</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">HFSR</a>;                   </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">  533</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">DFSR</a>;                   </div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">  534</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">MMFAR</a>;                  </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">  535</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">BFAR</a>;                   </div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">  536</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">AFSR</a>;                   </div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab35c6b650d3bb2d11259c0a0285d0d00">  537</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ID_PFR[2U];             </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gada1d3119c020983fdc949c2ccd406caa">  538</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gada1d3119c020983fdc949c2ccd406caa">ID_DFR</a>;                 </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">  539</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">ID_AFR</a>;                 </div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae121ba55695c67210c155af3be26dd2b">  540</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ID_MMFR[4U];            </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga73e01a197fd5ade9a8c80628a365e80e">  541</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ID_ISAR[6U];            </div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">  542</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">CLIDR</a>;                  </div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">  543</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">CTR</a>;                    </div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">  544</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">CCSIDR</a>;                 </div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">  545</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">CSSELR</a>;                 </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">  546</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">CPACR</a>;                  </div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">  547</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">NSACR</a>;                  </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3aed65315141a5969ce258dc682a798b">  548</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED7[21U];</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa6b05689ebe06d5be6ae981d95d70750">  549</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaa6b05689ebe06d5be6ae981d95d70750">SFSR</a>;                   </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga0d10b4d12140f25409d3add3f0f21d3a">  550</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga0d10b4d12140f25409d3add3f0f21d3a">SFAR</a>;                   </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa03cb95cc96cf075144e2e285e9726df">  551</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED3[69U];</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">  552</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">STIR</a>;                   </div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4819f7ad316c10a458cd3a7ac86cbbee">  553</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED4[15U];</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7a1ba0f875c0e97c1673882b1106e66b">  554</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga7a1ba0f875c0e97c1673882b1106e66b">MVFR0</a>;                  </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga75d6299150fdcbbcb765e22ff27c432e">  555</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga75d6299150fdcbbcb765e22ff27c432e">MVFR1</a>;                  </div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga280ef961518ecee3ed43a86404853c3d">  556</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga280ef961518ecee3ed43a86404853c3d">MVFR2</a>;                  </div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga82b68e5bbea29a5b307c22bca9332a0f">  557</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED5[1U];</div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga573260e7836dbc43707df97dd475a0c8">  558</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga573260e7836dbc43707df97dd475a0c8">ICIALLU</a>;                </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf417a59ef8e9e182f5b9d53e0c8e3211">  559</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED6[1U];</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">  560</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">ICIMVAU</a>;                </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4be79491ab1ed14f3b0237ba7e69063c">  561</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga4be79491ab1ed14f3b0237ba7e69063c">DCIMVAC</a>;                </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">  562</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">DCISW</a>;                  </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaae3caeea159ab54859ea11397f942cfa">  563</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaae3caeea159ab54859ea11397f942cfa">DCCMVAU</a>;                </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga042e3622c98de4e908cfda4f70d1f097">  564</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga042e3622c98de4e908cfda4f70d1f097">DCCMVAC</a>;                </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab95cc818be9fa7d25ae516f3fe6b7788">  565</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gab95cc818be9fa7d25ae516f3fe6b7788">DCCSW</a>;                  </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4f59813582b53feb5f1afbbad3db2022">  566</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga4f59813582b53feb5f1afbbad3db2022">DCCIMVAC</a>;               </div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">  567</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">DCCISW</a>;                 </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaaf783d9889cc340a4fca0624cdd4a0ec">  568</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaaf783d9889cc340a4fca0624cdd4a0ec">BPIALL</a>;                 </div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>} <a class="code hl_struct" href="structSCB__Type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga58686b88f94f789d4e6f429fe1ff58cf">  572</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0932b31faafd47656a03ced75a31d99b">  573</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga104462bd0815391b4044a70bd15d3a71">  575</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad358dfbd04300afc1824329d128b99e8">  576</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf8b3236b08fb8e840efb682645fb0e98">  578</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafae4a1f27a927338ae9dc51a0e146213">  579</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga705f68eaa9afb042ca2407dc4e4629ac">  581</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98e581423ca016680c238c469aba546d">  582</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3c3d9071e574de11fb27ba57034838b1">  584</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  585</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac180386fac3a5701e6060084dacd003a">  588</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  589</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga750d4b52624a46d71356db4ea769573b">  591</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  592</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  594</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gace870429ae27601613da7c6f6e53a18f">  595</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  597</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e40d93efb402763c8c00ddcc56724ff">  598</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae218d9022288f89faf57187c4d542ecd">  600</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  601</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9dbb3358c6167c9c3f85661b90fb2794">  603</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7325b61ea0ec323ef2d5c893b112e546">  604</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbe25e4b333ece1341beb1a740168fdc">  606</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab241827d2a793269d8cd99b9b28c2157">  607</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga021591700b2d6a6e332d932efaece42b">  609</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70404175bcf7f329758829a9888e48c4">  610</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga11cb5b1f9ce167b81f31787a77e575df">  612</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa966600396290808d596fe96e92ca2b5">  613</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga10749d92b9b744094b845c2eb46d4319">  615</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga056d74fd538e5d36d3be1f28d399c877">  616</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gada60c92bf88d6fd21a8f49efa4a127b8">  618</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacb6992e7c7ddc27a370f62878a21ef72">  619</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga403d154200242629e6d2764bfc12a7ec">  621</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  622</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae4f602c7c5c895d5fb687b71b0979fc3">  624</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5533791a4ecf1b9301c883047b3e8396">  625</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac6a55451ddd38bffcff5a211d29cea78">  628</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga75e395ed74042923e8c93edf50f0996c">  629</a></span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">  632</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  633</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec404750ff5ca07f499a3c06b62051ef">  635</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabacedaefeefc73d666bbe59ece904493">  636</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7cdf4dfe9761f51c4b5ff3875c019a28">  638</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_Pos           15U                                            </span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga198d4bfd59d6bb5d01e81b507d360496">  639</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANNESS_Msk           (1UL &lt;&lt; SCB_AIRCR_ENDIANNESS_Pos)              </span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2590e227eedb35a41044d8fb7feb9037">  641</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0032bb51f38e103fc34c2a57e59ada6f">  642</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga94e2fc10be4f6065dcb5a7276b40d933">  644</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  645</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">  647</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8U                                            </span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">  648</a></span><span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  650</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  651</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaffb2737eca1eac0fc1c282a76a40953c">  653</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">  654</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa30a12e892bb696e61626d71359a9029">  656</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga212c5ab1c1c82c807d30d2307aa8d218">  657</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3bddcec40aeaf3d3a998446100fa0e44">  660</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafb98656644a14342e467505f69a997c9">  661</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga28a2c6524329e68f073b64d4fbfaba39">  663</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  664</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab304f6258ec03bd9a6e7a360515c3cfe">  666</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  667</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3680a15114d7fdc1e25043b881308fe9">  669</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga50a243e317b9a70781b02758d45b05ee">  670</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2a729c850e865d602bbf25852c7d44fe">  673</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7fac248cabee94546aa9530d27217772">  674</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33f0f2a0818b2570f3e00b7e79501448">  676</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf2ff8f5957edac919e28b536aa6c0a59">  677</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa1896a99252649cfb96139b56ba87d9b">  679</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga57b3909dff40a9c28ec50991e4202678">  680</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98372e0d55ce8573350ce36c500e0555">  682</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf7004d71376738038e912def01c31fe8">  683</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  685</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  686</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8d512998bb8cd9333fb7627ddf59bba">  688</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabb9aeac71b3abd8586d0297070f61dcb">  689</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4e4928b864ea10fc24dbbc57d976229">  691</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga68c96ad594af70c007923979085c99e0">  692</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga789e41f45f59a8cd455fd59fa7652e5e">  694</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4cf59b6343ca962c80e1885710da90aa">  695</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2e86fa5b7279235de3a62839e3f147cb">  698</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad72747c81f58f73f0610760529697297">  699</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga39d60110521af453e9ae55f1a29d2ab4">  701</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga504f2af763a6f491acaba1912d5fe702">  702</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTPENDED_Pos)       </span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafccb0c2b386b439ce03fb25ce3392ffc">  704</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2bb1374f777b18501bb0c7b7b1a775aa">  705</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTENA_Pos)          </span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae71949507636fda388ec11d5c2d30b52">  707</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga056fb6be590857bbc029bed48b21dd79">  708</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  710</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  711</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga685b4564a8760b4506f14ec4307b7251">  713</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            </span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf084424fa1f69bea36a1c44899d83d17">  714</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  716</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6095a7acfbad66f52822b1392be88652">  717</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa22551e24a72b65f1e817f7ab462203b">  719</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            </span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga677c23749c4d348f30fb471d1223e783">  720</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  722</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            </span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  723</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  725</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            </span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga122b4f732732010895e438803a29d3cc">  726</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec9ca3b1213c49e2442373445e1697de">  728</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafef530088dc6d6bfc9f1893d52853684">  729</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  731</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0e837241a515d4cbadaaae1faa8e039">  732</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8b71cf4c61803752a41c96deb00d26af">  734</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8U                                            </span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  735</a></span><span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga977f5176be2bc8b123873861b38bc02f">  737</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga634c0f69a233475289023ae5cb158fdf">  738</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabab1177d5e9a6ef204b9fd88551b7e53">  740</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  741</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9c27422acd12822bd6854bcdf0890179">  743</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            </span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga15864bcf00ceff971f7b8c173673dbbf">  744</a></span><span class="preprocessor">#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL &lt;&lt; SCB_SHCSR_SECUREFAULTACT_Pos)          </span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae06f54f5081f01ed3f6824e451ad3656">  746</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            </span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3166103b5a5f7931d0df90949c47dfe">  747</a></span><span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga499ec47414b2f668c32ebb28b5889e2c">  749</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  750</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  752</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            </span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  753</a></span><span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7c856f79a75dcc1d1517b19a67691803">  755</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            </span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9147fd4e1b12394ae26eadf900a023a3">  756</a></span><span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL </span><span class="comment">/*&lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8e4197b295c8560e68e2d71285c7879">  759</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16U                                            </span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga565807b1a3f31891f1f967d0fa30d03f">  760</a></span><span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  762</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  763</a></span><span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga91f41491cec5b5acca3fbc94efbd799e">  765</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            </span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad46716159a3808c9e7da22067d6bec98">  766</a></span><span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; SCB_CFSR_MEMFAULTSR_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf9a595a3a8e0171473d486b490669165">  769</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga33f17b24b05b0405de908ce185bef5c3">  770</a></span><span class="preprocessor">#define SCB_CFSR_MMARVALID_Msk             (1UL &lt;&lt; SCB_CFSR_MMARVALID_Pos)                </span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1390a486a538d1bb8e9661b678e88e39">  772</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac0602ef4ef443ef6ccb1f24d6886661a">  773</a></span><span class="preprocessor">#define SCB_CFSR_MLSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_MLSPERR_Pos)                  </span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga76517c60f54396e7cf075876e8af7a62">  775</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga30331822fa13db8ee288173cfbcbbf72">  776</a></span><span class="preprocessor">#define SCB_CFSR_MSTKERR_Msk               (1UL &lt;&lt; SCB_CFSR_MSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9e5bd9bcd654e271a3e78c5c0a39444d">  778</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 </span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2d77850270c5ca96e63e456315609876">  779</a></span><span class="preprocessor">#define SCB_CFSR_MUNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_MUNSTKERR_Pos)                </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa9c22daf6e72e64259673b55ae095725">  781</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 </span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd585d5b620c175f80dd99aecbe42bcf">  782</a></span><span class="preprocessor">#define SCB_CFSR_DACCVIOL_Msk              (1UL &lt;&lt; SCB_CFSR_DACCVIOL_Pos)                 </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga964f0465dfaca775e31db26e50f395d5">  784</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 </span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac0a8e6525cd6c610f05d99640b40e6b7">  785</a></span><span class="preprocessor">#define SCB_CFSR_IACCVIOL_Msk              (1UL </span><span class="comment">/*&lt;&lt; SCB_CFSR_IACCVIOL_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1cdff62f1f5730c14c809fef9009bfbb">  788</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  </span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga56dd2218996bebbf2a38180ae6f9fcf7">  789</a></span><span class="preprocessor">#define SCB_CFSR_BFARVALID_Msk            (1UL &lt;&lt; SCB_CFSR_BFARVALID_Pos)                 </span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf9b4a695a4f8d14a17be613423ef30e1">  791</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8af8c68915f63358325fb4ebc5d7acc1">  792</a></span><span class="preprocessor">#define SCB_CFSR_LSPERR_Msk               (1UL &lt;&lt; SCB_CFSR_LSPERR_Pos)                    </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga62a8fe875fb6cc28e0e36ddf27d81a8f">  794</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77076fdfa5941327d4d8f0cb99653872">  795</a></span><span class="preprocessor">#define SCB_CFSR_STKERR_Msk               (1UL &lt;&lt; SCB_CFSR_STKERR_Pos)                    </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7f70b590d3d8f11145e4ff20f7c9f3e8">  797</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2dfce5c289681884651f92377d09380e">  798</a></span><span class="preprocessor">#define SCB_CFSR_UNSTKERR_Msk             (1UL &lt;&lt; SCB_CFSR_UNSTKERR_Pos)                  </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaec426f59eb8d75acd48b32953ac154f5">  800</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6e6b3b643e1c2e14c96f10b42d59fc64">  801</a></span><span class="preprocessor">#define SCB_CFSR_IMPRECISERR_Msk          (1UL &lt;&lt; SCB_CFSR_IMPRECISERR_Pos)               </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf4744e87d7f6eddbff803977901d6ad0">  803</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad8fc0d1f80364470e52d3dcf941f38cc">  804</a></span><span class="preprocessor">#define SCB_CFSR_PRECISERR_Msk            (1UL &lt;&lt; SCB_CFSR_PRECISERR_Pos)                 </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad01f4e7c1daa67e2ca8eb4411fd80df4">  806</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2a0907c95aabc4b9d77c3e28d14a717f">  807</a></span><span class="preprocessor">#define SCB_CFSR_IBUSERR_Msk              (1UL &lt;&lt; SCB_CFSR_IBUSERR_Pos)                   </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa8fc61d57be3e94db000367f521aa1fc">  810</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  </span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d91a0850b4962ad1335b2eadac6777e">  811</a></span><span class="preprocessor">#define SCB_CFSR_DIVBYZERO_Msk            (1UL &lt;&lt; SCB_CFSR_DIVBYZERO_Pos)                 </span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8836da99a7e569d7a5a79ab4eaa85690">  813</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac7d2aa508a08a2cab97aa8683c87d125">  814</a></span><span class="preprocessor">#define SCB_CFSR_UNALIGNED_Msk            (1UL &lt;&lt; SCB_CFSR_UNALIGNED_Pos)                 </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga35d4221dbc3b9ec07aa5eb66d3497d7f">  816</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae0b3bb3653d904169486e2d4efe4c566">  817</a></span><span class="preprocessor">#define SCB_CFSR_STKOF_Msk                (1UL &lt;&lt; SCB_CFSR_STKOF_Pos)                     </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga769b841a38d4e7b8c5e7e74cf0455754">  819</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cbafe22a9550ca20427cd7e2f2bed7f">  820</a></span><span class="preprocessor">#define SCB_CFSR_NOCP_Msk                 (1UL &lt;&lt; SCB_CFSR_NOCP_Pos)                      </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga526d3cebe0e96962941e5e3a729307c2">  822</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafd7f0192bfedbde5d313fe7e637f55f1">  823</a></span><span class="preprocessor">#define SCB_CFSR_INVPC_Msk                (1UL &lt;&lt; SCB_CFSR_INVPC_Pos)                     </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga85ecc14a387d790129e9a3fb1312407a">  825</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  </span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8088a459ac3900a43a54f5cd4252484d">  826</a></span><span class="preprocessor">#define SCB_CFSR_INVSTATE_Msk             (1UL &lt;&lt; SCB_CFSR_INVSTATE_Pos)                  </span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga28219a6a1ae6b6118ffd1682c362c63d">  828</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga96e201c8da2bd76df35e184f31b89f1e">  829</a></span><span class="preprocessor">#define SCB_CFSR_UNDEFINSTR_Msk           (1UL &lt;&lt; SCB_CFSR_UNDEFINSTR_Pos)                </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  832</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31U                                            </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gababd60e94756bb33929d5e6f25d8dba3">  833</a></span><span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab361e54183a378474cb419ae2a55d6f4">  835</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30U                                            </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6560d97ed043bc01152a7247bafa3157">  836</a></span><span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77993da8de35adea7bda6a4475f036ab">  838</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1U                                            </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaac5e289211d0a63fe879a9691cb9e1a9">  839</a></span><span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga13f502fb5ac673df9c287488c40b0c1d">  842</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4U                                            </span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  843</a></span><span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad02d3eaf062ac184c18a7889c9b6de57">  845</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3U                                            </span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacbb931575c07b324ec793775b7c44d05">  846</a></span><span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaccf82364c6d0ed7206f1084277b7cc61">  848</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2U                                            </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3f7384b8a761704655fd45396a305663">  849</a></span><span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf28fdce48655f0dcefb383aebf26b050">  851</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1U                                            </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga609edf8f50bc49adb51ae28bcecefe1f">  852</a></span><span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaef4ec28427f9f88ac70a13ae4e541378">  854</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0U                                            </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga200bcf918d57443b5e29e8ce552e4bdf">  855</a></span><span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL </span><span class="comment">/*&lt;&lt; SCB_DFSR_HALTED_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa759ff8b4b16e6a7becf00b1a6005f65">  858</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Pos                 11U                                            </span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac025b32fd79c75b8d0ca578af1818241">  859</a></span><span class="preprocessor">#define SCB_NSACR_CP11_Msk                 (1UL &lt;&lt; SCB_NSACR_CP11_Pos)                    </span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafb8add9ee956ce7e68254dd17631770c">  861</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Pos                 10U                                            </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3dc791e9d4bc647f3267dbb20bd531f7">  862</a></span><span class="preprocessor">#define SCB_NSACR_CP10_Msk                 (1UL &lt;&lt; SCB_NSACR_CP10_Pos)                    </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga48465bf3063f7673197c8c77ac5a591e">  864</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Pos                   0U                                            </span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf7bfd6e61300b561f4e0a3da8c7c4175">  865</a></span><span class="preprocessor">#define SCB_NSACR_CPn_Msk                  (1UL </span><span class="comment">/*&lt;&lt; SCB_NSACR_CPn_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga384f04641b96d74495e023cca27ed72f">  868</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Pos                 27U                                            </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a2124def29e03f85d8ab6b455f5a174">  869</a></span><span class="preprocessor">#define SCB_CLIDR_LOUU_Msk                 (7UL &lt;&lt; SCB_CLIDR_LOUU_Pos)                    </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad723f01984bb639c77acc9529fa35ea8">  871</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Pos                  24U                                            </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3accaa1c94b1d7b920a48ffa1b47443b">  872</a></span><span class="preprocessor">#define SCB_CLIDR_LOC_Msk                  (7UL &lt;&lt; SCB_CLIDR_LOC_Pos)                     </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab3c7f12bf78e1049eeb477a1d48b144f">  875</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Pos                 29U                                            </span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf0303349e35d3777aa3aceae268f1651">  876</a></span><span class="preprocessor">#define SCB_CTR_FORMAT_Msk                 (7UL &lt;&lt; SCB_CTR_FORMAT_Pos)                    </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga96ba2dac3d22d7892eabb851c052a286">  878</a></span><span class="preprocessor">#define SCB_CTR_CWG_Pos                    24U                                            </span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga341c1fe0efc63e26a2affebda136da6c">  879</a></span><span class="preprocessor">#define SCB_CTR_CWG_Msk                    (0xFUL &lt;&lt; SCB_CTR_CWG_Pos)                     </span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7692042fbaab5852ca60f6c2d659f724">  881</a></span><span class="preprocessor">#define SCB_CTR_ERG_Pos                    20U                                            </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga02bb1ed5199a32e0ebad001e1b64ac35">  882</a></span><span class="preprocessor">#define SCB_CTR_ERG_Msk                    (0xFUL &lt;&lt; SCB_CTR_ERG_Pos)                     </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae25b69e6ea66c125f703870adabb0d65">  884</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Pos               16U                                            </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga634bb0b270954a68757c86c517de948b">  885</a></span><span class="preprocessor">#define SCB_CTR_DMINLINE_Msk               (0xFUL &lt;&lt; SCB_CTR_DMINLINE_Pos)                </span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5be00464e6789da9619947d67d2a1529">  887</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Pos                0U                                            </span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac62440e20c39b8022279a4a706ef9aa3">  888</a></span><span class="preprocessor">#define SCB_CTR_IMINLINE_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CTR_IMINLINE_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4eaf5ef29d920023de2cf53b25d0d56c">  891</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Pos                  31U                                            </span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9089551a75985fa7cf051062ed2d62b9">  892</a></span><span class="preprocessor">#define SCB_CCSIDR_WT_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WT_Pos)                     </span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4a32c31034cf30f6fe4dfaa9d0d6a6af">  894</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Pos                  30U                                            </span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa9c0516faf8b9c7ab4151823c48f39b6">  895</a></span><span class="preprocessor">#define SCB_CCSIDR_WB_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WB_Pos)                     </span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga379743eea011cede0032ecb7812b51e1">  897</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Pos                  29U                                            </span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa77f28cbf94b44c1114a66e05cc43255">  898</a></span><span class="preprocessor">#define SCB_CCSIDR_RA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_RA_Pos)                     </span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gade432ae0a64858e92fa35c2983fb47a4">  900</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Pos                  28U                                            </span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga519ebde5ad64be2098f586bddbc8e898">  901</a></span><span class="preprocessor">#define SCB_CCSIDR_WA_Msk                  (1UL &lt;&lt; SCB_CCSIDR_WA_Pos)                     </span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1028d2c238f74d2aa021f53ffbe8d7ab">  903</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Pos             13U                                            </span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga47d1f01185d7a039334031008386c5a8">  904</a></span><span class="preprocessor">#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL &lt;&lt; SCB_CCSIDR_NUMSETS_Pos)           </span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae67f2f83976b819fb3039fc35cfef0fb">  906</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            </span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae093c4c635dad43845967512fa87173a">  907</a></span><span class="preprocessor">#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL &lt;&lt; SCB_CCSIDR_ASSOCIATIVITY_Pos)      </span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga750388e1509b36d35568a68a7a1e1ff7">  909</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Pos             0U                                            </span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga07b3bdffe4c289b9c19c70cf698499da">  910</a></span><span class="preprocessor">#define SCB_CCSIDR_LINESIZE_Msk            (7UL </span><span class="comment">/*&lt;&lt; SCB_CCSIDR_LINESIZE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8c014c9678bc9072f10459a1e14b973c">  913</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Pos                1U                                            </span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa24e3a6d6960acff3d6949e416046cf0">  914</a></span><span class="preprocessor">#define SCB_CSSELR_LEVEL_Msk               (7UL &lt;&lt; SCB_CSSELR_LEVEL_Pos)                  </span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga70e80783c3bd7b11504c63b052b0c0b9">  916</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Pos                  0U                                            </span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4e5d98f4d43366cadcc5c3d7ac37228c">  917</a></span><span class="preprocessor">#define SCB_CSSELR_IND_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SCB_CSSELR_IND_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaeb4a916d84d967c1bab8e88800a28984">  920</a></span><span class="preprocessor">#define SCB_STIR_INTID_Pos                  0U                                            </span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7b67f900eb9c63b04e67f8fa6ddcd8ed">  921</a></span><span class="preprocessor">#define SCB_STIR_INTID_Msk                 (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_STIR_INTID_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa6a2a5e1707c9ef277e67dacd4e247fd">  924</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabfe6096a36807e0b7e1d09a06ef1d750">  925</a></span><span class="preprocessor">#define SCB_DCISW_WAY_Msk                  (3UL &lt;&lt; SCB_DCISW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaea6bd5b7d1c47c7db06afdecc6e49281">  927</a></span><span class="preprocessor">#define SCB_DCISW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab08fbef94f7d068a7c0217e074c697f9">  928</a></span><span class="preprocessor">#define SCB_DCISW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCISW_SET_Pos)                 </span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6cac2d69791e13af276d8306c796925f">  931</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Pos                  30U                                            </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8374e67655ac524284c9bb59eb2efa23">  932</a></span><span class="preprocessor">#define SCB_DCCSW_WAY_Msk                  (3UL &lt;&lt; SCB_DCCSW_WAY_Pos)                     </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae93985adc38a127bc8dc909ac58e8fea">  934</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Pos                   5U                                            </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga669e16d98c8ea0e66afb04641971d98c">  935</a></span><span class="preprocessor">#define SCB_DCCSW_SET_Msk                  (0x1FFUL &lt;&lt; SCB_DCCSW_SET_Pos)                 </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa90bd0b36679219d6a2144eba6eb96cd">  938</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Pos                 30U                                            </span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf2269bbe0bc7705e1da8f5ee0f581054">  939</a></span><span class="preprocessor">#define SCB_DCCISW_WAY_Msk                 (3UL &lt;&lt; SCB_DCCISW_WAY_Pos)                    </span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga525f1bb9849e89b3eafbd53dcd51e296">  941</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Pos                  5U                                            </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf1b0bea5ab77d4ad7d5c21e77ca463ad">  942</a></span><span class="preprocessor">#define SCB_DCCISW_SET_Msk                 (0x1FFUL &lt;&lt; SCB_DCCISW_SET_Pos)                </span></div>
<div class="foldopen" id="foldopen00957" data-start="{" data-end="};">
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="structSCnSCB__Type.html">  957</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>{</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf75fb31df4666b9dfc611c2546e35ac6">  959</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[1U];</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">  960</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">ICTR</a>;                   </div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">  961</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">ACTLR</a>;                  </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">  962</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">CPPWR</a>;                  </div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>} <a class="code hl_struct" href="structSCnSCB__Type.html">SCnSCB_Type</a>;</div>
</div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span> </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga0777ddf379af50f9ca41d40573bfffc5">  966</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="group__CMSIS__SCnSCB.html#ga3efa0f5210051464e1034b19fc7b33c7">  967</a></span><span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL </span><span class="comment">/*&lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>{</div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CTRL;                   </div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> LOAD;                   </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> VAL;                    </div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CALIB;                  </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>} <a class="code hl_struct" href="structSysTick__Type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span> </div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadbb65d4a815759649db41df216ed4d60">  991</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1bf3033ecccf200f59baefe15dbb367c">  992</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga24fbc69a5f0b78d67fda2300257baff1">  994</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">  995</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  997</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">  998</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0b48cc1e36d92a92e4bf632890314810"> 1000</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f"> 1001</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf44d10df359dc5bf5752b0894ae3bad2"> 1004</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1"> 1005</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3208104c3b019b5de35ae8c21d5c34dd"> 1008</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafc77b56d568930b49a2474debc75ab45"> 1009</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga534dbe414e7a46a6ce4c1eca1fbff409"> 1012</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3af0d891fdd99bcc8d8912d37830edb6"> 1013</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadd0c9cd6641b9f6a0c618e7982954860"> 1015</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga8a6a85a87334776f33d77fd147587431"> 1016</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacae558f6e75a0bed5d826f606d8e695e"> 1018</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf1e68865c5aece2ad58971225bd3e95e"> 1019</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="foldopen" id="foldopen01034" data-start="{" data-end="};">
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="structITM__Type.html"> 1034</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>{</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <span class="keyword">union</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  {</div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275"> 1038</a></span>    <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>    <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">u8</a>;                 </div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3"> 1039</a></span>    <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint16_t</a>   <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">u16</a>;                </div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8"> 1040</a></span>    <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>   <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">u32</a>;                </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1d6e20aaf58bf31924f3358fd3cdba27"> 1041</a></span>  }  PORT [32U];                         </div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga33cc4a572650927fe5491d2f940ec696"> 1042</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[864U];</div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807"> 1043</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">TER</a>;                    </div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gace50062fa5e817a6cbebb15878481a5b"> 1044</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED1[15U];</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2"> 1045</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">TPR</a>;                    </div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga80ab0d763321f43fc0f684b67561f2ae"> 1046</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED2[15U];</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426"> 1047</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">TCR</a>;                    </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga44c2a6f8e65d06fe1e073a9a69b9cbba"> 1048</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED3[27U];</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2994bf322b72bf5b69d4bf2536ec174c"> 1049</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2994bf322b72bf5b69d4bf2536ec174c">ITREAD</a>;                 </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3c1273880b49c1b3c18bc35b3b9f284e"> 1050</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED4[1U];</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga02e2d462405bb031bd37aec7b486f216"> 1051</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga02e2d462405bb031bd37aec7b486f216">ITWRITE</a>;                </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaccb242c1f1b60206aa8abfb34c411851"> 1052</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED5[1U];</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga3d7df79ea3931194d95e3b8e6c487844"> 1053</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga3d7df79ea3931194d95e3b8e6c487844">ITCTRL</a>;                 </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab750ef1c39e41400ac0050e8ecb173b2"> 1054</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED6[46U];</div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537"> 1055</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">DEVARCH</a>;                </div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac7b5d30e8a5d04f110f42b1a66f964b8"> 1056</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED7[3U];</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacb422b138358cc6b645bb6e367f142cb"> 1057</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacb422b138358cc6b645bb6e367f142cb">DEVTYPE</a>;                </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>} <a class="code hl_struct" href="structITM__Type.html">ITM_Type</a>;</div>
</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span> </div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gafd9ed85f36233685f182cc249621e025"> 1061</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Pos               1U                                            </span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9d8f821bdad48c7b4a02f11ebf2c8852"> 1062</a></span><span class="preprocessor">#define ITM_STIM_DISABLED_Msk              (1UL &lt;&lt; ITM_STIM_DISABLED_Pos)                 </span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa79f3a59d15d810d48d924c0ca4ae0b9"> 1064</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Pos              0U                                            </span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga73dc88e3338b4ef9a81e53a1d2c5ae83"> 1065</a></span><span class="preprocessor">#define ITM_STIM_FIFOREADY_Msk             (1UL </span><span class="comment">/*&lt;&lt; ITM_STIM_FIFOREADY_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7abe5e590d1611599df87a1884a352e8"> 1068</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0U                                            </span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga168e089d882df325a387aab3a802a46b"> 1069</a></span><span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL </span><span class="comment">/*&lt;&lt; ITM_TPR_PRIVMASK_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga9174ad4a36052c377cef4e6aba2ed484"> 1072</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23U                                            </span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga43ad7cf33de12f2ef3a412d4f354c60f"> 1073</a></span><span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                      </span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga113bf41ed31584360ad7d865e5e0ace7"> 1075</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Pos             16U                                            </span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac014c7345304ed245b642eb9d6e9a302"> 1076</a></span><span class="preprocessor">#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TRACEBUSID_Pos)             </span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga96c7c7cbc0d98426c408090b41f583f1"> 1078</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10U                                            </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gade862cf009827f7f6748fc44c541b067"> 1079</a></span><span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                   </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa39e93e22d56e5e9edaf866b1171ac4f"> 1081</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Pos              8U                                            </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3e8651ecde89295bcc6e248a1b7393d6"> 1082</a></span><span class="preprocessor">#define ITM_TCR_TSPRESCALE_Msk             (3UL &lt;&lt; ITM_TCR_TSPRESCALE_Pos)                </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gad74ca6140644b572eadbf21e870d24b9"> 1084</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Pos                5U                                            </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga724f0560593042670b49e2f9a6483b6f"> 1085</a></span><span class="preprocessor">#define ITM_TCR_STALLENA_Msk               (1UL &lt;&lt; ITM_TCR_STALLENA_Pos)                  </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7a380f0c8078f6560051406583ecd6a5"> 1087</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4U                                            </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga97476cb65bab16a328b35f81fd02010a"> 1088</a></span><span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                    </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga30e83ebb33aa766070fe3d1f27ae820e"> 1090</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Pos                  3U                                            </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga98ea1c596d43d3633a202f9ee746cf70"> 1091</a></span><span class="preprocessor">#define ITM_TCR_DWTENA_Msk                 (1UL &lt;&lt; ITM_TCR_DWTENA_Pos)                    </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gaa93a1147a39fc63980d299231252a30e"> 1093</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2U                                            </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gac89b74a78701c25b442105d7fe2bbefb"> 1094</a></span><span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                   </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga5aa381845f810114ab519b90753922a1"> 1096</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1U                                            </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga436b2e8fa24328f48f2da31c00fc9e65"> 1097</a></span><span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                     </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga3286b86004bce7ffe17ee269f87f8d9d"> 1099</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0U                                            </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9"> 1100</a></span><span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_TCR_ITMENA_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#gabde5907a22b68e4214b300a183b5ac4b"> 1103</a></span><span class="preprocessor">#define ITM_ITREAD_AFVALID_Pos              1U                                            </span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga0a4f4fa423e67fd6b3a30ef198dfd411"> 1104</a></span><span class="preprocessor">#define ITM_ITREAD_AFVALID_Msk             (1UL &lt;&lt; ITM_ITREAD_AFVALID_Pos)                </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga369c864748a97888b7fc07791ed6dd7d"> 1106</a></span><span class="preprocessor">#define ITM_ITREAD_ATREADY_Pos              0U                                            </span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga475e0252bd4dc448b3abc62f9cdda958"> 1107</a></span><span class="preprocessor">#define ITM_ITREAD_ATREADY_Msk             (1UL </span><span class="comment">/*&lt;&lt; ITM_ITREAD_ATREADY_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga112ec2adf5c6baa5dab90a27bf46d976"> 1110</a></span><span class="preprocessor">#define ITM_ITWRITE_AFVALID_Pos             1U                                            </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga90352cff17ccc14f8ac1e34a17394665"> 1111</a></span><span class="preprocessor">#define ITM_ITWRITE_AFVALID_Msk            (1UL &lt;&lt; ITM_ITWRITE_AFVALID_Pos)               </span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga2f37f521cf3febbb417eaae59b0c58ef"> 1113</a></span><span class="preprocessor">#define ITM_ITWRITE_ATREADY_Pos             0U                                            </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga2fe8feb12b89f3d07c22e874e0c5a18a"> 1114</a></span><span class="preprocessor">#define ITM_ITWRITE_ATREADY_Msk            (1UL </span><span class="comment">/*&lt;&lt; ITM_ITWRITE_ATREADY_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga49b6660fc478f3be1bf446813a80e05a"> 1117</a></span><span class="preprocessor">#define ITM_ITCTRL_IME_Pos                  0U                                            </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group__CMSIS__ITM.html#ga654b258a41d2e851d6c2861f95e6ed85"> 1118</a></span><span class="preprocessor">#define ITM_ITCTRL_IME_Msk                 (1UL </span><span class="comment">/*&lt;&lt; ITM_ITCTRL_IME_Pos*/</span><span class="preprocessor">)                 </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span> </div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="foldopen" id="foldopen01133" data-start="{" data-end="};">
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="structDWT__Type.html"> 1133</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>{</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a"> 1135</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">CTRL</a>;                   </div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9"> 1136</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">CYCCNT</a>;                 </div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154"> 1137</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">CPICNT</a>;                 </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1"> 1138</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">EXCCNT</a>;                 </div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70"> 1139</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">SLEEPCNT</a>;               </div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1"> 1140</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">LSUCNT</a>;                 </div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97"> 1141</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">FOLDCNT</a>;                </div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113"> 1142</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">PCSR</a>;                   </div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9"> 1143</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">COMP0</a>;                  </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga26c25475d569904e70e6b03bd1a0ac83"> 1144</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED1[1U];</div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889"> 1145</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">FUNCTION0</a>;              </div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab3412a23e092a8802f00b432b1ac711e"> 1146</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED2[1U];</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931"> 1147</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">COMP1</a>;                  </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga814e1ac41b7e35167c51f6467a756b8c"> 1148</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED3[1U];</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e"> 1149</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">FUNCTION1</a>;              </div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga84754823b11acf672a3f2569cff4dff5"> 1150</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED4[1U];</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46"> 1151</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">COMP2</a>;                  </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1f1b1a226562b2bc95961ed85a171137"> 1152</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED5[1U];</div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f"> 1153</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">FUNCTION2</a>;              </div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabd9e3f795e14ea4d185de05382e71d2e"> 1154</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED6[1U];</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847"> 1155</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">COMP3</a>;                  </div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gabd358793f092282dd134dabd8e111b26"> 1156</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED7[1U];</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841"> 1157</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">FUNCTION3</a>;              </div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac493f53876e3f560c1b2f7d3895dac8e"> 1158</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED14[984U];</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae60dbff3143d15cd04ac984084d8fbc7"> 1159</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gae60dbff3143d15cd04ac984084d8fbc7">DEVARCH</a>;                </div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7d1280f76997911b207560f1b1011e51"> 1160</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED15[3U];</div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5b56831e6eacbf93af51fd922dd5bb39"> 1161</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5b56831e6eacbf93af51fd922dd5bb39">DEVTYPE</a>;                </div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>} <a class="code hl_struct" href="structDWT__Type.html">DWT_Type</a>;</div>
</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span> </div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaac44b9b7d5391a7ffef129b7f6c84cd7"> 1165</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa3d37d68c2ba73f2026265584c2815e7"> 1166</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa82840323a2628e7f4a2b09b74fa73fd"> 1168</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga04d8bb0a065ca38e2e5f13a97e1f7073"> 1169</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)              </span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad997b9026715d5609b5a3b144eca42d0"> 1171</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gacc7d15edf7a27147c422099ab475953e"> 1172</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)             </span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga337f6167d960f57f12aa382ffecce522"> 1174</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf40c8d7a4fd978034c137e90f714c143"> 1175</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)              </span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gad52a0e5be84363ab166cc17beca0d048"> 1177</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafd8448d7db4bc51f27f202e6e1f27823"> 1178</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)              </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga555f3a6b0510368a2bba4f0e06e559c3"> 1180</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Pos               23U                                         </span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga688a3b9ecd2a044f2da3280367476271"> 1181</a></span><span class="preprocessor">#define DWT_CTRL_CYCDISS_Msk               (1UL &lt;&lt; DWT_CTRL_CYCDISS_Pos)               </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0cb0640aaeb18a626d7823570d5c3cb6"> 1183</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Pos             22U                                         </span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga40554bd81460e39abf08810f45fac1a2"> 1184</a></span><span class="preprocessor">#define DWT_CTRL_CYCEVTENA_Msk             (1UL &lt;&lt; DWT_CTRL_CYCEVTENA_Pos)             </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga5602b0707f446ce78d88ff2a3a82bfff"> 1186</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         </span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga717e679d775562ae09185a3776b1582f"> 1187</a></span><span class="preprocessor">#define DWT_CTRL_FOLDEVTENA_Msk            (1UL &lt;&lt; DWT_CTRL_FOLDEVTENA_Pos)            </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaea5d1ee72188dc1d57b54c60a9f5233e"> 1189</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Pos             20U                                         </span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac47427f455fbc29d4b6f8a479169f2b2"> 1190</a></span><span class="preprocessor">#define DWT_CTRL_LSUEVTENA_Msk             (1UL &lt;&lt; DWT_CTRL_LSUEVTENA_Pos)             </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9c6d62d121164013a8e3ee372f17f3e5"> 1192</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         </span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2f431b3734fb840daf5b361034856da9"> 1193</a></span><span class="preprocessor">#define DWT_CTRL_SLEEPEVTENA_Msk           (1UL &lt;&lt; DWT_CTRL_SLEEPEVTENA_Pos)           </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4e73f548ae3e945ef8b1d9ff1281544"> 1195</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Pos             18U                                         </span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab7ee0def33423b5859ca4030dff63b58"> 1196</a></span><span class="preprocessor">#define DWT_CTRL_EXCEVTENA_Msk             (1UL &lt;&lt; DWT_CTRL_EXCEVTENA_Pos)             </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9fff0b71fb0be1499f5180c6bce1fc8f"> 1198</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Pos             17U                                         </span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga189089c30aade60b983df17ad2412f6f"> 1199</a></span><span class="preprocessor">#define DWT_CTRL_CPIEVTENA_Msk             (1UL &lt;&lt; DWT_CTRL_CPIEVTENA_Pos)             </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga05f13b547a9a1e63e003ee0bc6446d0d"> 1201</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Pos             16U                                         </span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf4fbb509ab3cbb768f16484c660a24c3"> 1202</a></span><span class="preprocessor">#define DWT_CTRL_EXCTRCENA_Msk             (1UL &lt;&lt; DWT_CTRL_EXCTRCENA_Pos)             </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e14afc7790fcb424fcf619e192554c9"> 1204</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         </span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gafdcf1c86f43fbeaf2780ce797c9ef3d6"> 1205</a></span><span class="preprocessor">#define DWT_CTRL_PCSAMPLENA_Msk            (1UL &lt;&lt; DWT_CTRL_PCSAMPLENA_Pos)            </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga678ef08786edcbef964479217efb9284"> 1207</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Pos               10U                                         </span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf1e6c3729d56ecadeb6eeff4d225968c"> 1208</a></span><span class="preprocessor">#define DWT_CTRL_SYNCTAP_Msk               (0x3UL &lt;&lt; DWT_CTRL_SYNCTAP_Pos)             </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaf70b80936c7db60bf84fb6dadb8a3559"> 1210</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Pos                 9U                                         </span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6c12e2868b8989a69445646698b8c331"> 1211</a></span><span class="preprocessor">#define DWT_CTRL_CYCTAP_Msk                (1UL &lt;&lt; DWT_CTRL_CYCTAP_Pos)                </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2868c0b28eb13be930afb819f55f6f25"> 1213</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Pos               5U                                         </span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab8cbbee1e1d94d09f9a1f86379a08ee8"> 1214</a></span><span class="preprocessor">#define DWT_CTRL_POSTINIT_Msk              (0xFUL &lt;&lt; DWT_CTRL_POSTINIT_Pos)            </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga129bc152febfddd67a0c20c6814cba69"> 1216</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Pos             1U                                         </span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga11d9e1e2a758fdd2657aa68ce61b9c9d"> 1217</a></span><span class="preprocessor">#define DWT_CTRL_POSTPRESET_Msk            (0xFUL &lt;&lt; DWT_CTRL_POSTPRESET_Pos)          </span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaa4509f5f8514a7200be61691f0e01f10"> 1219</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Pos              0U                                         </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4a9d209dc2a81ea6bfa0ea21331769d3"> 1220</a></span><span class="preprocessor">#define DWT_CTRL_CYCCNTENA_Msk             (1UL </span><span class="comment">/*&lt;&lt; DWT_CTRL_CYCCNTENA_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga80e9ad8f6a9e2344af8a3cf989bebe3d"> 1223</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga76f39e7bca3fa86a4dbf7b8f6adb7217"> 1224</a></span><span class="preprocessor">#define DWT_CPICNT_CPICNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_CPICNT_CPICNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga031c693654030d4cba398b45d2925b1d"> 1227</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga057fa604a107b58a198bbbadb47e69c9"> 1228</a></span><span class="preprocessor">#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_EXCCNT_EXCCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0371a84a7996dc5852c56afb2676ba1c"> 1231</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         </span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga1e340751d71413fef400a0a1d76cc828"> 1232</a></span><span class="preprocessor">#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_SLEEPCNT_SLEEPCNT_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gab9394c7911b0b4312a096dad91d53a3d"> 1235</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Pos               0U                                         </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga2186d7fc9317e20bad61336ee2925615"> 1236</a></span><span class="preprocessor">#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_LSUCNT_LSUCNT_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga7f8af5ac12d178ba31a516f6ed141455"> 1239</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         </span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga9cb73d0342d38b14e41027d3c5c02647"> 1240</a></span><span class="preprocessor">#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL </span><span class="comment">/*&lt;&lt; DWT_FOLDCNT_FOLDCNT_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gae5dfe4049c2291e413f8713d7bd2bb1b"> 1243</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga6bc2e15fcc300f511f64dad561c97582"> 1244</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga22c5787493f74a6bacf6ffb103a190ba"> 1246</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac8b1a655947490280709037808eec8ac"> 1247</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)           </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga0517a186d4d448aa6416440f40fe7a4d"> 1249</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gaab42cbc1e6084c44d5de70971613ea76"> 1250</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga00893dd43b824ca5be80e0235a237485"> 1252</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e"> 1253</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x3UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#ga4108994a9eb6b2cd8d8289b1b7824fe5"> 1255</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group__CMSIS__DWT.html#gac2fb3e387e405a4b33fc5ba0bea5b21c"> 1256</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span> </div>
<div class="foldopen" id="foldopen01271" data-start="{" data-end="};">
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="structTPIU__Type.html"> 1271</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>{</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga75e749410e0a7213aed9249ec44f31bb"> 1273</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga75e749410e0a7213aed9249ec44f31bb">SSPSR</a>;                  </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b"> 1274</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b">CSPSR</a>;                  </div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga70abb89e600402930c23eb197e6f4518"> 1275</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[2U];</div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7d6b32aac67b18ded927392a83245ace"> 1276</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga7d6b32aac67b18ded927392a83245ace">ACPR</a>;                   </div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga42643a53c204f16069bfed67492ed29b"> 1277</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED1[55U];</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga7a1690d4e23b47430627cae1fdc73e5a"> 1278</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga7a1690d4e23b47430627cae1fdc73e5a">SPPR</a>;                   </div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga99f2ef462b2d3e2ce59e43912e166d93"> 1279</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED2[131U];</div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga72599d9a15ce1965a2df71d10817f5f8"> 1280</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga72599d9a15ce1965a2df71d10817f5f8">FFSR</a>;                   </div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa151f4dedec63032b8d66830529bdbd4"> 1281</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaa151f4dedec63032b8d66830529bdbd4">FFCR</a>;                   </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga5cafe63493a980fb3fefef896aa0e848"> 1282</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga5cafe63493a980fb3fefef896aa0e848">PSCR</a>;                   </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa05105de13f1bd5f1ff66a84634d78b9"> 1283</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED3[759U];</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2b6dc203a24b2d2ce46935cec1b073ec"> 1284</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2b6dc203a24b2d2ce46935cec1b073ec">TRIGGER</a>;                </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacdb69ed78bf360ce7107d359a1e35e8b"> 1285</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacdb69ed78bf360ce7107d359a1e35e8b">ITFTTD0</a>;                </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1d495c1cb0f507038115b139395f35fe"> 1286</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1d495c1cb0f507038115b139395f35fe">ITATBCTR2</a>;              </div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa53baac8b1f1f14a39ef815e1d9204ba"> 1287</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED4[1U];</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa5ad72117900f908adc6191a50b473c4"> 1288</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaa5ad72117900f908adc6191a50b473c4">ITATBCTR0</a>;              </div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad465e0badea7361203f064b371739361"> 1289</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad465e0badea7361203f064b371739361">ITFTTD1</a>;                </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga2b5bae5fdb65f5a9a40277872b140199"> 1290</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga2b5bae5fdb65f5a9a40277872b140199">ITCTRL</a>;                 </div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa4eb69fd981546b176a6eb9d5ec90ae2"> 1291</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED5[39U];</div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7"> 1292</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7">CLAIMSET</a>;               </div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc"> 1293</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc">CLAIMCLR</a>;               </div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1e47dd6e693bf72d6d901ea67d881540"> 1294</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED7[8U];</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gafc5d82ae575c1437b46d7b3928357dc3"> 1295</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gafc5d82ae575c1437b46d7b3928357dc3">DEVID</a>;                  </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga06cd44ff1439b93aff76a8d155d7b465"> 1296</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga06cd44ff1439b93aff76a8d155d7b465">DEVTYPE</a>;                </div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>} <a class="code hl_struct" href="structTPIU__Type.html">TPIU_Type</a>;</div>
</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga0eb43842c415a9349c6042ce93ff02cb"> 1300</a></span><span class="preprocessor">#define TPIU_ACPR_PRESCALER_Pos             0U                                         </span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga8e990c412cabcf5fe7b0e57920e70058"> 1301</a></span><span class="preprocessor">#define TPIU_ACPR_PRESCALER_Msk            (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPIU_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gadd060ec3e3013298cdc4d6a597db7c10"> 1304</a></span><span class="preprocessor">#define TPIU_SPPR_TXMODE_Pos                0U                                         </span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga58a84cbe9eb977bdd70ca2465eed8cc4"> 1305</a></span><span class="preprocessor">#define TPIU_SPPR_TXMODE_Msk               (0x3UL </span><span class="comment">/*&lt;&lt; TPIU_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga2e1145bf204c1c75bdf49f7ee3b779ff"> 1308</a></span><span class="preprocessor">#define TPIU_FFSR_FtNonStop_Pos             3U                                         </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gadcc5afedd97115142fe16def1674c902"> 1309</a></span><span class="preprocessor">#define TPIU_FFSR_FtNonStop_Msk            (1UL &lt;&lt; TPIU_FFSR_FtNonStop_Pos)            </span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga51879dc1fde5a0dd7e166aacb4b48c46"> 1311</a></span><span class="preprocessor">#define TPIU_FFSR_TCPresent_Pos             2U                                         </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga4087933df68a44237b5c1b01079f9ee5"> 1312</a></span><span class="preprocessor">#define TPIU_FFSR_TCPresent_Msk            (1UL &lt;&lt; TPIU_FFSR_TCPresent_Pos)            </span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaf01f510474c3066537d5b018494d70c2"> 1314</a></span><span class="preprocessor">#define TPIU_FFSR_FtStopped_Pos             1U                                         </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga5e7c4b841f336adaa68ec53322566436"> 1315</a></span><span class="preprocessor">#define TPIU_FFSR_FtStopped_Msk            (1UL &lt;&lt; TPIU_FFSR_FtStopped_Pos)            </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gab69c3f7bb9212b7f4074fd464420a7a5"> 1317</a></span><span class="preprocessor">#define TPIU_FFSR_FlInProg_Pos              0U                                         </span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga623ea6d9fdfc51001856eb89a75e753e"> 1318</a></span><span class="preprocessor">#define TPIU_FFSR_FlInProg_Msk             (1UL </span><span class="comment">/*&lt;&lt; TPIU_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga5b6b3789d04f2de1d752dd5fd910729e"> 1321</a></span><span class="preprocessor">#define TPIU_FFCR_TrigIn_Pos                8U                                         </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gac916617ee4b51be41dea063a6777f68b"> 1322</a></span><span class="preprocessor">#define TPIU_FFCR_TrigIn_Msk               (1UL &lt;&lt; TPIU_FFCR_TrigIn_Pos)               </span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaf0b5fdcfe5a93a02f0e3beda46b3a191"> 1324</a></span><span class="preprocessor">#define TPIU_FFCR_FOnMan_Pos                6U                                         </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga112365b210307a9051d6483a859ce919"> 1325</a></span><span class="preprocessor">#define TPIU_FFCR_FOnMan_Msk               (1UL &lt;&lt; TPIU_FFCR_FOnMan_Pos)               </span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga651dcdeaebb094f0a16e69d0b192428a"> 1327</a></span><span class="preprocessor">#define TPIU_FFCR_EnFCont_Pos               1U                                         </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga27fc9e804193fe8a7ee6568ca1e66f7a"> 1328</a></span><span class="preprocessor">#define TPIU_FFCR_EnFCont_Msk              (1UL &lt;&lt; TPIU_FFCR_EnFCont_Pos)              </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gac285f4ccd8f4bbcd19199e9b6dccb7cf"> 1331</a></span><span class="preprocessor">#define TPIU_PSCR_PSCount_Pos               0U                                         </span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga6e03a2b449e87b36401d75c72a5aff5f"> 1332</a></span><span class="preprocessor">#define TPIU_PSCR_PSCount_Msk              (0x1FUL </span><span class="comment">/*&lt;&lt; TPIU_PSCR_PSCount_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga90408d7dc186499546c15733eee70365"> 1335</a></span><span class="preprocessor">#define TPIU_TRIGGER_TRIGGER_Pos            0U                                         </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga8f12b0dfc05c5b4e536707431b9db1b2"> 1336</a></span><span class="preprocessor">#define TPIU_TRIGGER_TRIGGER_Msk           (1UL </span><span class="comment">/*&lt;&lt; TPIU_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga4bae8f18235d77e7eeb062b202b70f46"> 1339</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos   29U                                         </span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga09743ab78d3aa3df21e24fc565847ad1"> 1340</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL &lt;&lt; TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos) </span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga2fca59e5caab1c9764b1bea2e0b17b65"> 1342</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF2_bytecount_Pos 27U                                         </span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gae927cd94f30ede8520aa588f96c77c17"> 1343</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL &lt;&lt; TPIU_ITFTTD0_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga2b96c04f4820422744ed0b16cb566b78"> 1345</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos   26U                                         </span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga1c8fb39dced64f62cc845918af7011d8"> 1346</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL &lt;&lt; TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos) </span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga185548e4830cbe6b68402e100e031a68"> 1348</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_bytecount_Pos 24U                                         </span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga8ef76978353bfe9a884721e0dc1fb3d5"> 1349</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL &lt;&lt; TPIU_ITFTTD0_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gab42e0782e896cd97fa19b000e36f3e9f"> 1351</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data2_Pos     16U                                         </span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga47ad293af993c759e52997da17e098bb"> 1352</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data2_Msk     (0xFFUL &lt;&lt; TPIU_ITFTTD0_ATB_IF1_data1_Pos)  </span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaef9b6353d025a9c60b3cdb5097e9deca"> 1354</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data1_Pos      8U                                         </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gace5ece1f417502c2b56fc7b7265200b1"> 1355</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data1_Msk     (0xFFUL &lt;&lt; TPIU_ITFTTD0_ATB_IF1_data1_Pos)  </span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaa3980592ce2a51830e6e28705787797d"> 1357</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data0_Pos      0U                                         </span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga39c2793825c9abb413d38c6d308fd3de"> 1358</a></span><span class="preprocessor">#define TPIU_ITFTTD0_ATB_IF1_data0_Msk     (0xFFUL </span><span class="comment">/*&lt;&lt; TPIU_ITFTTD0_ATB_IF1_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gac9c473b5180c9465e9fb997c3f33e0bd"> 1361</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_AFVALID2S_Pos        1U                                         </span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaeeeccf09d55070f1c85c076228d81f16"> 1362</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_AFVALID2S_Msk       (1UL &lt;&lt; TPIU_ITATBCTR2_AFVALID2S_Pos)       </span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga04f55143d05b1b9b00f3d819518bb84e"> 1364</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_AFVALID1S_Pos        1U                                         </span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga51e1cdf2f7a54d9d038277f175e742ee"> 1365</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_AFVALID1S_Msk       (1UL &lt;&lt; TPIU_ITATBCTR2_AFVALID1S_Pos)       </span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga9b4d664a855577ad31a64f010cde264b"> 1367</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY2S_Pos        0U                                         </span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga6ee95039942fec28c779abf62e18e603"> 1368</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY2S_Msk       (1UL </span><span class="comment">/*&lt;&lt; TPIU_ITATBCTR2_ATREADY2S_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga95a5a0af217a7da829fc16e62878383a"> 1370</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY1S_Pos        0U                                         </span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga38f1a4c89b8ebe1985f971d858fde520"> 1371</a></span><span class="preprocessor">#define TPIU_ITATBCTR2_ATREADY1S_Msk       (1UL </span><span class="comment">/*&lt;&lt; TPIU_ITATBCTR2_ATREADY1S_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga7cb93db479cab27257a0bcf37b24cc6c"> 1374</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos   29U                                         </span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gab8352e32321ece5074b733ae1bef8541"> 1375</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL &lt;&lt; TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos) </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga689915203065520ca942ec25bf4b4a75"> 1377</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_bytecount_Pos 27U                                         </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga93c5d31a3b4073a236a61139ce98d09b"> 1378</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL &lt;&lt; TPIU_ITFTTD1_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gac89cc3888c573bb416cbe2f70377984a"> 1380</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos   26U                                         </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gab7fbeebd51bafbb1903438144a8d74c8"> 1381</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL &lt;&lt; TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos) </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaf555a2fc9a383c0094340ec4ceb715cd"> 1383</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF1_bytecount_Pos 24U                                         </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga805a58a3a6a38d93eaf5eb20c6317fe3"> 1384</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL &lt;&lt; TPIU_ITFTTD1_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaf8ba22e3c884f0f2767dc015a26d8d9a"> 1386</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data2_Pos     16U                                         </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga7b546fca22f4f490b3899a92adc9fc0f"> 1387</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data2_Msk     (0xFFUL &lt;&lt; TPIU_ITFTTD1_ATB_IF2_data1_Pos)  </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga3aaba1abaa9c711c68563c97eed68456"> 1389</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data1_Pos      8U                                         </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaea389d7341106782599086bd1d6ac249"> 1390</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data1_Msk     (0xFFUL &lt;&lt; TPIU_ITFTTD1_ATB_IF2_data1_Pos)  </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga9d5ecdc19f3e52aa623c9c415328b030"> 1392</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data0_Pos      0U                                         </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gacc2ccb34dbbe2261d76bad20a14c0be9"> 1393</a></span><span class="preprocessor">#define TPIU_ITFTTD1_ATB_IF2_data0_Msk     (0xFFUL </span><span class="comment">/*&lt;&lt; TPIU_ITFTTD1_ATB_IF2_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gabbc01de6178760f27073f80d4c2bc05c"> 1396</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_AFVALID2S_Pos        1U                                         </span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gad8127aca43cf42998793161c4f555125"> 1397</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_AFVALID2S_Msk       (1UL &lt;&lt; TPIU_ITATBCTR0_AFVALID2S_Pos)       </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga011549a755f3cef46428251254ab0cf3"> 1399</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_AFVALID1S_Pos        1U                                         </span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga40579d6ad4ef7728f2e2e506dd450491"> 1400</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_AFVALID1S_Msk       (1UL &lt;&lt; TPIU_ITATBCTR0_AFVALID1S_Pos)       </span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaa07e379b76d925bbac1023182104b1cd"> 1402</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_ATREADY2S_Pos        0U                                         </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga4203ab7b4a081665b0b8fb4b5cb4bd0d"> 1403</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_ATREADY2S_Msk       (1UL </span><span class="comment">/*&lt;&lt; TPIU_ITATBCTR0_ATREADY2S_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga1adaaa94aef9991259c163dc0ee86a81"> 1405</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_ATREADY1S_Pos        0U                                         </span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gaa417d5b0d6bae1d4b10584abc0b4bee1"> 1406</a></span><span class="preprocessor">#define TPIU_ITATBCTR0_ATREADY1S_Msk       (1UL </span><span class="comment">/*&lt;&lt; TPIU_ITATBCTR0_ATREADY1S_Pos*/</span><span class="preprocessor">)   </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga9078b0aa787f276648b3be7721b9c88c"> 1409</a></span><span class="preprocessor">#define TPIU_ITCTRL_Mode_Pos                0U                                         </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga8bd53f6fc8a9159cf9c2fd4fda6f5acf"> 1410</a></span><span class="preprocessor">#define TPIU_ITCTRL_Mode_Msk               (0x3UL </span><span class="comment">/*&lt;&lt; TPIU_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga311db5026c53cac6dc80fd6cb3d956cc"> 1413</a></span><span class="preprocessor">#define TPIU_DEVID_NRZVALID_Pos            11U                                         </span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga4b460e074df13927f232f0850a56e6ee"> 1414</a></span><span class="preprocessor">#define TPIU_DEVID_NRZVALID_Msk            (1UL &lt;&lt; TPIU_DEVID_NRZVALID_Pos)            </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga7639cfdc1baac7e05ced414009fb4731"> 1416</a></span><span class="preprocessor">#define TPIU_DEVID_MANCVALID_Pos           10U                                         </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga337abf4efafff44e0bdbd859b5488547"> 1417</a></span><span class="preprocessor">#define TPIU_DEVID_MANCVALID_Msk           (1UL &lt;&lt; TPIU_DEVID_MANCVALID_Pos)           </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga9e0b5acf844bec3901196723f319d7bf"> 1419</a></span><span class="preprocessor">#define TPIU_DEVID_PTINVALID_Pos            9U                                         </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga77e6ab7fd978ad6355c1a63bfe64d14a"> 1420</a></span><span class="preprocessor">#define TPIU_DEVID_PTINVALID_Msk           (1UL &lt;&lt; TPIU_DEVID_PTINVALID_Pos)           </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga4c50e58633b5d963ad480a95f954b214"> 1422</a></span><span class="preprocessor">#define TPIU_DEVID_FIFOSZ_Pos               6U                                         </span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#gad1a913b4d5ff2d28622f282cddeedb68"> 1423</a></span><span class="preprocessor">#define TPIU_DEVID_FIFOSZ_Msk              (0x7UL &lt;&lt; TPIU_DEVID_FIFOSZ_Pos)            </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga16b49e9436e6c5ac6893a45793511688"> 1425</a></span><span class="preprocessor">#define TPIU_DEVID_NrTraceInput_Pos         0U                                         </span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga30ac523c16136d285fcf05987e783ed6"> 1426</a></span><span class="preprocessor">#define TPIU_DEVID_NrTraceInput_Msk        (0x3FUL </span><span class="comment">/*&lt;&lt; TPIU_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga07f950db19c5804b25c3310d5dd0a0cf"> 1429</a></span><span class="preprocessor">#define TPIU_DEVTYPE_SubType_Pos            4U                                         </span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga8c571797e2bd2dab6b613df68cd0662b"> 1430</a></span><span class="preprocessor">#define TPIU_DEVTYPE_SubType_Msk           (0xFUL </span><span class="comment">/*&lt;&lt; TPIU_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga96f1d688459caab1186ed2fef95015b7"> 1432</a></span><span class="preprocessor">#define TPIU_DEVTYPE_MajorType_Pos          0U                                         </span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="group__CMSIS__TPIU.html#ga7eefa709acb2105850a67837bfd340d6"> 1433</a></span><span class="preprocessor">#define TPIU_DEVTYPE_MajorType_Msk         (0xFUL &lt;&lt; TPIU_DEVTYPE_MajorType_Pos)        </span><span class="comment">/* end of group CMSIS_TPIU */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span> </div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span> </div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span>{</div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TYPE</a>;                   </div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CTRL;                   </div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RNR</a>;                    </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RBAR;                   </div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RLAR;                   </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RBAR_A1</a>;                </div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RLAR_A1</a>;                </div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RBAR_A2</a>;                </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RLAR_A2</a>;                </div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RBAR_A3</a>;                </div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RLAR_A3</a>;                </div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[1];</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">MAIR</a>[2];</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">MAIR0</a>;                  </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">MAIR1</a>;                  </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  };</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  };</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>} <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">MPU_Type</a>;</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span> </div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  4U</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define MPU_RLAR_PXN_Pos                    4U                                            </span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define MPU_RLAR_PXN_Msk                   (1UL &lt;&lt; MPU_RLAR_PXN_Pos)                      </span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span> </div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span> </div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>{</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> CTRL;                   </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TYPE</a>;                   </div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">RNR</a>;                    </div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RBAR;                   </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RLAR;                   </div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[3];</div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SFSR;                   </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> SFAR;                   </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span>} <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SAU_Type</a>;</div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"> 1611</span> </div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span><span class="preprocessor">#define SAU_SFSR_LSERR_Pos                  7U                                            </span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">#define SAU_SFSR_LSERR_Msk                 (1UL &lt;&lt; SAU_SFSR_LSERR_Pos)                    </span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Pos              6U                                            </span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="preprocessor">#define SAU_SFSR_SFARVALID_Msk             (1UL &lt;&lt; SAU_SFSR_SFARVALID_Pos)                </span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Pos                 5U                                            </span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="preprocessor">#define SAU_SFSR_LSPERR_Msk                (1UL &lt;&lt; SAU_SFSR_LSPERR_Pos)                   </span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Pos                4U                                            </span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="preprocessor">#define SAU_SFSR_INVTRAN_Msk               (1UL &lt;&lt; SAU_SFSR_INVTRAN_Pos)                  </span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Pos                 3U                                            </span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="preprocessor">#define SAU_SFSR_AUVIOL_Msk                (1UL &lt;&lt; SAU_SFSR_AUVIOL_Pos)                   </span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">#define SAU_SFSR_INVER_Pos                  2U                                            </span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="preprocessor">#define SAU_SFSR_INVER_Msk                 (1UL &lt;&lt; SAU_SFSR_INVER_Pos)                    </span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="preprocessor">#define SAU_SFSR_INVIS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="preprocessor">#define SAU_SFSR_INVIS_Msk                 (1UL &lt;&lt; SAU_SFSR_INVIS_Pos)                    </span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="preprocessor">#define SAU_SFSR_INVEP_Pos                  0U                                            </span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="preprocessor">#define SAU_SFSR_INVEP_Msk                 (1UL </span><span class="comment">/*&lt;&lt; SAU_SFSR_INVEP_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span> </div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="foldopen" id="foldopen01651" data-start="{" data-end="};">
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="structFPU__Type.html"> 1651</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>{</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga241528934cfe7c83b959e7d40b6fcb7f"> 1653</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[1U];</div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061"> 1654</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPCCR</a>;                  </div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820"> 1655</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPCAR</a>;                  </div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a"> 1656</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPDSCR</a>;                 </div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c"> 1657</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">MVFR0</a>;                  </div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d"> 1658</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">MVFR1</a>;                  </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga479130e53a8b3c36fd8ee38b503a3911"> 1659</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga479130e53a8b3c36fd8ee38b503a3911">MVFR2</a>;                  </div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>} <a class="code hl_struct" href="structFPU__Type.html">FPU_Type</a>;</div>
</div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span> </div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4228a923ddf665f868e56b4b9e9bff7b"> 1663</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Pos                31U                                            </span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga309886ff6bbd25cb13c061c6683c6c0c"> 1664</a></span><span class="preprocessor">#define FPU_FPCCR_ASPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_ASPEN_Pos)                   </span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac7d70e051fe759ad8fed83bf5b5aebc1"> 1666</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Pos                30U                                            </span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4ab19de45df6522dd882bc116f938e9"> 1667</a></span><span class="preprocessor">#define FPU_FPCCR_LSPEN_Msk                (1UL &lt;&lt; FPU_FPCCR_LSPEN_Pos)                   </span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga705368bf3c52b5bb4edfbcb3e2631e1c"> 1669</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Pos               29U                                            </span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga73afcf0fe09c69e9625e11035cabb1c0"> 1670</a></span><span class="preprocessor">#define FPU_FPCCR_LSPENS_Msk               (1UL &lt;&lt; FPU_FPCCR_LSPENS_Pos)                  </span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga0b97b2fdac794f4fddab1e4342e0c104"> 1672</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Pos             28U                                            </span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gadedc12ec237657721a613c6f47abed6f"> 1673</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRET_Msk             (1UL &lt;&lt; FPU_FPCCR_CLRONRET_Pos)                </span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gabb18ccf9d1b0a4bef3b0823f18eb96ba"> 1675</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Pos            27U                                            </span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga103d932807c15250d96711952878eeb2"> 1676</a></span><span class="preprocessor">#define FPU_FPCCR_CLRONRETS_Msk            (1UL &lt;&lt; FPU_FPCCR_CLRONRETS_Pos)               </span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga624474f408fde177df519460775a74a1"> 1678</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Pos                   26U                                            </span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1377a5dfb4b9c6b18e379ac15e0dc23e"> 1679</a></span><span class="preprocessor">#define FPU_FPCCR_TS_Msk                   (1UL &lt;&lt; FPU_FPCCR_TS_Pos)                      </span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac48b42e143b93411977dcb9086a5e4e4"> 1681</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Pos                10U                                            </span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga97c610927aab580cac3fb166f080b6a6"> 1682</a></span><span class="preprocessor">#define FPU_FPCCR_UFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_UFRDY_Pos)                   </span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac90e551e3cfda27c089bf381acba5aa0"> 1684</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            </span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaa5e511cae62f922a9a91af0972f7a5e6"> 1685</a></span><span class="preprocessor">#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL &lt;&lt; FPU_FPCCR_SPLIMVIOL_Pos)               </span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae0a4effc79209d821ded517c2be326ba"> 1687</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Pos                8U                                            </span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga42067729a887081cf56b8fe1029be7a1"> 1688</a></span><span class="preprocessor">#define FPU_FPCCR_MONRDY_Msk               (1UL &lt;&lt; FPU_FPCCR_MONRDY_Pos)                  </span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga571354f040a9372c0ad0cb87e296ea7d"> 1690</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Pos                 7U                                            </span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga419a1e5609bbedf94f518c72214bddbc"> 1691</a></span><span class="preprocessor">#define FPU_FPCCR_SFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_SFRDY_Pos)                   </span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga6d633920f92c3ce4133d769701619b17"> 1693</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Pos                 6U                                            </span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gad349eb1323d8399d54a04c0bfd520cb2"> 1694</a></span><span class="preprocessor">#define FPU_FPCCR_BFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_BFRDY_Pos)                   </span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaccdb481211629f9440431439231187f1"> 1696</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Pos                 5U                                            </span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gadedfaec9fdd07261573e823a4dcfb5c4"> 1697</a></span><span class="preprocessor">#define FPU_FPCCR_MMRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_MMRDY_Pos)                   </span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab12733991487acc2da41ca300fe36fb6"> 1699</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Pos                 4U                                            </span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf4beaa279abff34828344bd594fff8a1"> 1700</a></span><span class="preprocessor">#define FPU_FPCCR_HFRDY_Msk                (1UL &lt;&lt; FPU_FPCCR_HFRDY_Pos)                   </span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga0937d64c42374200af44b22e5b49fd26"> 1702</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Pos                3U                                            </span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga8d18cd88336d63d4b1810383aa8da700"> 1703</a></span><span class="preprocessor">#define FPU_FPCCR_THREAD_Msk               (1UL &lt;&lt; FPU_FPCCR_THREAD_Pos)                  </span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4123d3881e5342251f559cec19e23b4e"> 1705</a></span><span class="preprocessor">#define FPU_FPCCR_S_Pos                     2U                                            </span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga47d3d3b29514c7d7581cfcc304368cea"> 1706</a></span><span class="preprocessor">#define FPU_FPCCR_S_Msk                    (1UL &lt;&lt; FPU_FPCCR_S_Pos)                       </span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaea663104375ce6be15470e3db294c92d"> 1708</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Pos                  1U                                            </span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga2eb70427eeaa7344196219cf5a8620a4"> 1709</a></span><span class="preprocessor">#define FPU_FPCCR_USER_Msk                 (1UL &lt;&lt; FPU_FPCCR_USER_Pos)                    </span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga803bf3f6d15b04deaad0801bee5b35ed"> 1711</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Pos                0U                                            </span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga86e7c2fa52ba65c3b535dfa33f2586eb"> 1712</a></span><span class="preprocessor">#define FPU_FPCCR_LSPACT_Msk               (1UL </span><span class="comment">/*&lt;&lt; FPU_FPCCR_LSPACT_Pos*/</span><span class="preprocessor">)              </span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf45377b7e45be8517ddbcf2028b80ae7"> 1715</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Pos               3U                                            </span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga517d89370c81325c5387b9c3085ac554"> 1716</a></span><span class="preprocessor">#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL &lt;&lt; FPU_FPCAR_ADDRESS_Pos)        </span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga138f54bc002629ab3e4de814c58abb29"> 1719</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Pos                 26U                                            </span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab2789cebebda5fda8c4e9d87e24f32be"> 1720</a></span><span class="preprocessor">#define FPU_FPDSCR_AHP_Msk                 (1UL &lt;&lt; FPU_FPDSCR_AHP_Pos)                    </span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga41776b80fa450ef2ea6d3fee89aa35f2"> 1722</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Pos                  25U                                            </span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga40c2d4a297ca2ceffe174703a4ad17f6"> 1723</a></span><span class="preprocessor">#define FPU_FPDSCR_DN_Msk                  (1UL &lt;&lt; FPU_FPDSCR_DN_Pos)                     </span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab3c2fc96e312ba47b902d5f80d9b8575"> 1725</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Pos                  24U                                            </span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaae7d901442d4af97c6d22939cffc8ad9"> 1726</a></span><span class="preprocessor">#define FPU_FPDSCR_FZ_Msk                  (1UL &lt;&lt; FPU_FPDSCR_FZ_Pos)                     </span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7aeedf36be8f170dd3e276028e8e29ed"> 1728</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Pos               22U                                            </span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga449beb50211f8e97df6b2640c82c4741"> 1729</a></span><span class="preprocessor">#define FPU_FPDSCR_RMode_Msk               (3UL &lt;&lt; FPU_FPDSCR_RMode_Pos)                  </span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga247360c4a57e24aed05414d82b61680c"> 1732</a></span><span class="preprocessor">#define FPU_MVFR0_FPRound_Pos              28U                                            </span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga722289c6fa4a28dbcd5b3abb29cc280c"> 1733</a></span><span class="preprocessor">#define FPU_MVFR0_FPRound_Msk              (0xFUL &lt;&lt; FPU_MVFR0_FPRound_Pos)               </span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga334648e9b634806f41ec250f67212de1"> 1735</a></span><span class="preprocessor">#define FPU_MVFR0_FPShortvec_Pos           24U                                            </span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac528a54477d0387c20a418bd69fdaa0a"> 1736</a></span><span class="preprocessor">#define FPU_MVFR0_FPShortvec_Msk          (0xFUL &lt;&lt; FPU_MVFR0_FPShortvec_Pos)             </span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7bc5461b9b64a3e825b15a3ae15b078d"> 1738</a></span><span class="preprocessor">#define FPU_MVFR0_FPSqrt_Pos               20U                                            </span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga157024ef09ecc735285b63ce49e51115"> 1739</a></span><span class="preprocessor">#define FPU_MVFR0_FPSqrt_Msk               (0xFUL &lt;&lt; FPU_MVFR0_FPSqrt_Pos)                </span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac438ab10e9bd59d808dc53d731bd63cf"> 1741</a></span><span class="preprocessor">#define FPU_MVFR0_FPDivide_Pos             16U                                            </span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaa242bea2b0f8fa1bb6af3d73e2486feb"> 1742</a></span><span class="preprocessor">#define FPU_MVFR0_FPDivide_Msk             (0xFUL &lt;&lt; FPU_MVFR0_FPDivide_Pos)              </span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gac1836a796129d00e3304a48b99fad72b"> 1744</a></span><span class="preprocessor">#define FPU_MVFR0_FPExceptrap_Pos    12U                                                  </span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga7e8571dfc7e99d0b7cc6cad992d680fe"> 1745</a></span><span class="preprocessor">#define FPU_MVFR0_FPExceptrap_Msk    (0xFUL &lt;&lt; FPU_MVFR0_FPExceptrap_Pos)                 </span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga4d2d47712d133345a8209425c7565b85"> 1747</a></span><span class="preprocessor">#define FPU_MVFR0_FPDP_Pos                  8U                                            </span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga252e67777339a86a87e401f5faf4931f"> 1748</a></span><span class="preprocessor">#define FPU_MVFR0_FPDP_Msk                 (0xFUL &lt;&lt; FPU_MVFR0_FPDP_Pos)                  </span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gae0f4839c1064f2a368c30e197e2fabd7"> 1750</a></span><span class="preprocessor">#define FPU_MVFR0_FPSP_Pos                  4U                                            </span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gafa21854cf4bc343f8be949c353ac87f2"> 1751</a></span><span class="preprocessor">#define FPU_MVFR0_FPSP_Msk                 (0xFUL &lt;&lt; FPU_MVFR0_FPSP_Pos)                  </span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga843737b56734d14bbf6cadbfe9497199"> 1753</a></span><span class="preprocessor">#define FPU_MVFR0_SIMDReg_Pos               0U                                            </span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaaf4dcbad1945d48a399f28f75d1f1933"> 1754</a></span><span class="preprocessor">#define FPU_MVFR0_SIMDReg_Msk              (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR0_SIMDReg_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga61ea5a229566b868aff940160b35bd30"> 1757</a></span><span class="preprocessor">#define FPU_MVFR1_FMAC_Pos                 28U                                            </span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga89bb6ea5ef65195e4f6481f729dae424"> 1758</a></span><span class="preprocessor">#define FPU_MVFR1_FMAC_Msk                 (0xFUL &lt;&lt; FPU_MVFR1_FMAC_Pos)                  </span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gaf02fb0af7d3b3ccac4e06443c0c4ec21"> 1760</a></span><span class="preprocessor">#define FPU_MVFR1_FPHP_Pos                 24U                                            </span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga1155cd1522413aee221b80ab2b762da5"> 1761</a></span><span class="preprocessor">#define FPU_MVFR1_FPHP_Msk                 (0xFUL &lt;&lt; FPU_MVFR1_FPHP_Pos)                  </span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga01000f706f4624a56eaa4a92b94a70f3"> 1763</a></span><span class="preprocessor">#define FPU_MVFR1_FPDNaN_Pos                4U                                            </span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga14f8084eeb7d805bb6215d6ca2f086a7"> 1764</a></span><span class="preprocessor">#define FPU_MVFR1_FPDNaN_Msk               (0xFUL &lt;&lt; FPU_MVFR1_FPDNaN_Pos)                </span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga04ee8591dc12d01ef3b2bf831341e0c8"> 1766</a></span><span class="preprocessor">#define FPU_MVFR1_FPFtZ_Pos                 0U                                            </span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga40240598e0a2dc7714d652ce495c9dab"> 1767</a></span><span class="preprocessor">#define FPU_MVFR1_FPFtZ_Msk                (0xFUL </span><span class="comment">/*&lt;&lt; FPU_MVFR1_FPFtZ_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#gab4637d3ad5f0110b806f0de22471f8e3"> 1770</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Pos                4U                                            </span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="group__CMSIS__FPU.html#ga896448d6f41eab9971050e8a1820839b"> 1771</a></span><span class="preprocessor">#define FPU_MVFR2_FPMisc_Msk               (0xFUL &lt;&lt; FPU_MVFR2_FPMisc_Pos)                </span></div>
<div class="foldopen" id="foldopen01786" data-start="{" data-end="};">
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="structDCB__Type.html"> 1786</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span>{</div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga6ed4cd7471c9f3c437a5d2cbaccceda7"> 1788</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga6ed4cd7471c9f3c437a5d2cbaccceda7">DHCSR</a>;                  </div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaddab25d3439fda1a7eff9ef21a8c3686"> 1789</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaddab25d3439fda1a7eff9ef21a8c3686">DCRSR</a>;                  </div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga91568edfba4a40c3f90196b7cda6f0ab"> 1790</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga91568edfba4a40c3f90196b7cda6f0ab">DCRDR</a>;                  </div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga63c69742b24aa1a7d335426811e6e9be"> 1791</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga63c69742b24aa1a7d335426811e6e9be">DEMCR</a>;                  </div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1bd030a59673a58851f1e23e1db740fc"> 1792</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[1U];</div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"> 1793</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4">DAUTHCTRL</a>;              </div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1937b89622a7aa02eef8a182587aa657"> 1794</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1937b89622a7aa02eef8a182587aa657">DSCSR</a>;                  </div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span>} <a class="code hl_struct" href="structDCB__Type.html">DCB_Type</a>;</div>
</div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span> </div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga12b3737946b54102c34dcea6c78405f2"> 1798</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Pos               16U                                            </span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaf09798457faaaf37a65df1435a66b166"> 1799</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL &lt;&lt; DCB_DHCSR_DBGKEY_Pos)             </span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad25c1624991baf865cb10afae7db57c1"> 1801</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            </span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga9e2b9c3bb98114ae95991d4e244a7401"> 1802</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Msk         (1UL &lt;&lt; DCB_DHCSR_S_RESTART_ST_Pos)            </span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad1e54f0a3444ef957469404953ac6557"> 1804</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            </span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga8731dddf478a4f3b42d00b0b871c2e70"> 1805</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Msk           (1UL &lt;&lt; DCB_DHCSR_S_RESET_ST_Pos)              </span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga76553119c9c6a14246701ad053ee2eca"> 1807</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            </span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga88912cf67a8ecfc8555ada187d828ba6"> 1808</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Msk          (1UL &lt;&lt; DCB_DHCSR_S_RETIRE_ST_Pos)             </span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga6da4456644744f1395cc6a53a27b39db"> 1810</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Pos                20U                                            </span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga79b58ace49a1e4b14ea93d09c34ad33e"> 1811</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Msk                (1UL &lt;&lt; DCB_DHCSR_S_SDE_Pos)                   </span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga9ad849410b8f8532d42a0c98c7a8a8a5"> 1813</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            </span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga34ee618d96d0528f765f557045bc7858"> 1814</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Msk             (1UL &lt;&lt; DCB_DHCSR_S_LOCKUP_Pos)                </span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga08d9aff46b98a76bcc8af40b54e44acc"> 1816</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Pos              18U                                            </span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gafbfe8bbcf7240126780a631da3e8d4f1"> 1817</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Msk              (1UL &lt;&lt; DCB_DHCSR_S_SLEEP_Pos)                 </span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gae3213e4a2e71ce4250d5dd6282ce76da"> 1819</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Pos               17U                                            </span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gafde3d82fba9bf12538370f862c5cd01e"> 1820</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Msk               (1UL &lt;&lt; DCB_DHCSR_S_HALT_Pos)                  </span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad962e2f5f279ad8b066587b0647a2bb7"> 1822</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Pos             16U                                            </span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga9fb6f604c62b90564a0bc065feab9bba"> 1823</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Msk             (1UL &lt;&lt; DCB_DHCSR_S_REGRDY_Pos)                </span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad398d284d3fa76f3fabb3b8ad052b930"> 1825</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            </span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad04296a033cfc6c85b2067a6fca74357"> 1826</a></span><span class="preprocessor">#define DCB_DHCSR_C_SNAPSTALL_Msk          (1UL &lt;&lt; DCB_DHCSR_C_SNAPSTALL_Pos)             </span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga79eee7530dee856083bed16fb5196b79"> 1828</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            </span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gab16f27417e246d0e1ebf11b405a5e521"> 1829</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Msk           (1UL &lt;&lt; DCB_DHCSR_C_MASKINTS_Pos)              </span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga624e7715c52c7c1a61142ae8671119bb"> 1831</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Pos                2U                                            </span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga310c8c0a49e650999eaf012b7d88a72d"> 1832</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Msk               (1UL &lt;&lt; DCB_DHCSR_C_STEP_Pos)                  </span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga8715aba59d08a28d58763c1845007e37"> 1834</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Pos                1U                                            </span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga1e33bd97d480af3a24b3c34d6bd77f13"> 1835</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Msk               (1UL &lt;&lt; DCB_DHCSR_C_HALT_Pos)                  </span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd"> 1837</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            </span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga3b3d1d7747fca2bda398861ea9fbcedc"> 1838</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Msk            (1UL </span><span class="comment">/*&lt;&lt; DCB_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gacc6c1d3f65e2c1e518f1428ff944066a"> 1841</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Pos               16U                                            </span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga43fd9c69a9788b4d46ad62d5ef4e618b"> 1842</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Msk               (1UL &lt;&lt; DCB_DCRSR_REGWnR_Pos)                  </span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaa5cdb57f15bee9fcd6c177efa7b57e66"> 1844</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Pos                0U                                            </span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga0026c4a1ee72085f05aff5a5c273d1c5"> 1845</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Msk               (0x7FUL </span><span class="comment">/*&lt;&lt; DCB_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga9b2c2d386aec0558206d57e4a1aa1362"> 1848</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Pos                0U                                            </span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga38285659cca4b33aff4fca807ef3d66b"> 1849</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DCB_DCRDR_DBGTMP_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga1e6c3a676479dd1d891617d01dbcd0a1"> 1852</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Pos               24U                                            </span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gadff361a49d1839b75c80edf3660763f5"> 1853</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Msk               (1UL &lt;&lt; DCB_DEMCR_TRCENA_Pos)                  </span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga143b25dcc690ed40e573e9c117f8360b"> 1855</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Pos             23U                                            </span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga207e739d92d13600eceecf67d516ae9a"> 1856</a></span><span class="preprocessor">#define DCB_DEMCR_MONPRKEY_Msk             (1UL &lt;&lt; DCB_DEMCR_MONPRKEY_Pos)                </span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gae55bb49f907a4055c6a9d290f47d9c5c"> 1858</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Pos              21U                                            </span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga2fd7f2e3e9ac3f8d4e6e04c35ee86927"> 1859</a></span><span class="preprocessor">#define DCB_DEMCR_UMON_EN_Msk              (1UL &lt;&lt; DCB_DEMCR_UMON_EN_Pos)                 </span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad9ed1d5f82b7f24f5d18340249aae966"> 1861</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Pos                 20U                                            </span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad6b3a8ead9752e9782fbf6f34cf0933e"> 1862</a></span><span class="preprocessor">#define DCB_DEMCR_SDME_Msk                 (1UL &lt;&lt; DCB_DEMCR_SDME_Pos)                    </span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga8e660d739448bc65a9e1c62d6b5873a4"> 1864</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Pos              19U                                            </span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga6282d943f9b6c7b730df8f7199af8959"> 1865</a></span><span class="preprocessor">#define DCB_DEMCR_MON_REQ_Msk              (1UL &lt;&lt; DCB_DEMCR_MON_REQ_Pos)                 </span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga51ad542a683cd0b63016b8bc02705319"> 1867</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Pos             18U                                            </span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga290340c4ac4538ec66a496b2cab125a7"> 1868</a></span><span class="preprocessor">#define DCB_DEMCR_MON_STEP_Msk             (1UL &lt;&lt; DCB_DEMCR_MON_STEP_Pos)                </span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gad0e2400f93c321b4e6dbe3b377cbdd39"> 1870</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Pos             17U                                            </span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gae39f386158a6a40a033fbc8bddc328e9"> 1871</a></span><span class="preprocessor">#define DCB_DEMCR_MON_PEND_Msk             (1UL &lt;&lt; DCB_DEMCR_MON_PEND_Pos)                </span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga55673a5fd1d9834bee90fcef964ca97c"> 1873</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Pos               16U                                            </span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gab3eae3995e948693e91d81c0ea2ab750"> 1874</a></span><span class="preprocessor">#define DCB_DEMCR_MON_EN_Msk               (1UL &lt;&lt; DCB_DEMCR_MON_EN_Pos)                  </span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga3f81abbc3d7a509a6538947edb670da2"> 1876</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Pos             11U                                            </span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga56ceaf093968c116b30e910488c56713"> 1877</a></span><span class="preprocessor">#define DCB_DEMCR_VC_SFERR_Msk             (1UL &lt;&lt; DCB_DEMCR_VC_SFERR_Pos)                </span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga0d4f8067ee40546c4e64494d04e4bee8"> 1879</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            </span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga71c8b7b28e49b8203d26a37721988a81"> 1880</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Msk           (1UL &lt;&lt; DCB_DEMCR_VC_HARDERR_Pos)              </span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga7cc3c80c266faf134a1b92a40b04d8eb"> 1882</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Pos             9U                                            </span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga7ca63bbc80211bc240d6c6455ad011e6"> 1883</a></span><span class="preprocessor">#define DCB_DEMCR_VC_INTERR_Msk            (1UL &lt;&lt; DCB_DEMCR_VC_INTERR_Pos)               </span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gacd141abf5fa82a9760182643c2a721eb"> 1885</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            </span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gab397c1ce598ffce2a23ac20cd471f7c8"> 1886</a></span><span class="preprocessor">#define DCB_DEMCR_VC_BUSERR_Msk            (1UL &lt;&lt; DCB_DEMCR_VC_BUSERR_Pos)               </span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga0b60664ade333a467195c240ceb2f59b"> 1888</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Pos            7U                                            </span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga636ccd0ff5dd449f1a318f7136dc693b"> 1889</a></span><span class="preprocessor">#define DCB_DEMCR_VC_STATERR_Msk           (1UL &lt;&lt; DCB_DEMCR_VC_STATERR_Pos)              </span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gacc8f776e6339bf13f97467bb1d204f65"> 1891</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            </span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaf278895480ced80e9438b5030ad92642"> 1892</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CHKERR_Msk            (1UL &lt;&lt; DCB_DEMCR_VC_CHKERR_Pos)               </span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga8dc92767c451c58cb6df7967bd6b31b5"> 1894</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            </span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga09f83c2b639968b088a92c6811f00f08"> 1895</a></span><span class="preprocessor">#define DCB_DEMCR_VC_NOCPERR_Msk           (1UL &lt;&lt; DCB_DEMCR_VC_NOCPERR_Pos)              </span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaa45fd3e9d92c970a12916ffa52b304c4"> 1897</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Pos              4U                                            </span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga1fef5fc3e84ef6acc0c087f5fa780b7b"> 1898</a></span><span class="preprocessor">#define DCB_DEMCR_VC_MMERR_Msk             (1UL &lt;&lt; DCB_DEMCR_VC_MMERR_Pos)                </span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga90828dda3a83cfb419981f46983518af"> 1900</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            </span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga63ada18b4471e9e257e2bcd11615d3c6"> 1901</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Msk         (1UL </span><span class="comment">/*&lt;&lt; DCB_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga51c03c86c57344062f1f8106b0e8e1e8"> 1904</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            </span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga7ab862a4067f2c631f474b50a698e074"> 1905</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (1UL &lt;&lt; DCB_DAUTHCTRL_INTSPNIDEN_Pos)          </span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga35d6f7e0f9df825bec9f1e0e2a49d577"> 1907</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            </span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gab577308afca3e40b996b56fa35806e8b"> 1908</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (1UL &lt;&lt; DCB_DAUTHCTRL_SPNIDENSEL_Pos)          </span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga386ba63b679bc5e972accb0267eb86de"> 1910</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            </span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga2609a87c2b4b682e0684816dec6c0357"> 1911</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (1UL &lt;&lt; DCB_DAUTHCTRL_INTSPIDEN_Pos)           </span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga9b05bcad4ffa8191ca83e88d7b47a44a"> 1913</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            </span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gabfcbe4bf2324d93d6efab0b5cba75b90"> 1914</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (1UL </span><span class="comment">/*&lt;&lt; DCB_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gac83880a712da05a4ab21b3a37f0e7a57"> 1917</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Pos               17U                                            </span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaae99c1a6965e103bc3970de7b8e636ec"> 1918</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Msk               (1UL &lt;&lt; DCB_DSCSR_CDSKEY_Pos)                  </span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga1bfa3500fe3d3b9a00475ea1b03b4208"> 1920</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Pos                  16U                                            </span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga636488a90fb3aad5b8019c779f2971d0"> 1921</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Msk                  (1UL &lt;&lt; DCB_DSCSR_CDS_Pos)                     </span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07"> 1923</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Pos                1U                                            </span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73"> 1924</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Msk               (1UL &lt;&lt; DCB_DSCSR_SBRSEL_Pos)                  </span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8"> 1926</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Pos              0U                                            </span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="group__CMSIS__DCB.html#ga7189a0400b7ab4cf295efaa6c52a0426"> 1927</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Msk             (1UL </span><span class="comment">/*&lt;&lt; DCB_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="foldopen" id="foldopen01942" data-start="{" data-end="};">
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"><a class="line" href="structDIB__Type.html"> 1942</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span>{</div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga4fd0d81350e348e6d3f6a498818c1a95"> 1944</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga4fd0d81350e348e6d3f6a498818c1a95">DLAR</a>;                   </div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1a672caa72d49f8c416094217cfa463c"> 1945</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1a672caa72d49f8c416094217cfa463c">DLSR</a>;                   </div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad8b3172c16ef6aaa1691d88b61b47993"> 1946</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad8b3172c16ef6aaa1691d88b61b47993">DAUTHSTATUS</a>;            </div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad1dc5d943a3ad1623cb25e208110b946"> 1947</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad1dc5d943a3ad1623cb25e208110b946">DDEVARCH</a>;               </div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga8b30614f34e71ec9a9f16879dba6c8db"> 1948</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga8b30614f34e71ec9a9f16879dba6c8db">DDEVTYPE</a>;               </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>} <a class="code hl_struct" href="structDIB__Type.html">DIB_Type</a>;</div>
</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span> </div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga127afaadba5b459c931afff57ac907c1"> 1952</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Pos                    0U                                            </span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gae5342ea35b7425ab234af3581effaed6"> 1953</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DIB_DLAR_KEY_Pos */</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga54f28afe083f0687ffe90b018dd9e4f9"> 1956</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Pos                    2U                                            </span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga4f4faf7f40b381c9ae0e3c9573519cd5"> 1957</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Msk                   (1UL &lt;&lt; DIB_DLSR_nTT_Pos )                     </span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga82827e80a616135324a2559da6c679ed"> 1959</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Pos                    1U                                            </span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga6c97eb2514d21bc12690510893c7ecde"> 1960</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Msk                   (1UL &lt;&lt; DIB_DLSR_SLK_Pos )                     </span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gac3617f13ba9a7d79562cb22ec4c118eb"> 1962</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Pos                    0U                                            </span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga49a06f3f445bab2950439328b45b4bf3"> 1963</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Msk                   (1UL </span><span class="comment">/*&lt;&lt; DIB_DLSR_SLI_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga880f44c94c670cf40d6b3bfe8df1a1f6"> 1966</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            </span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gac908fb14ab6d8e26c9c31749f6686c64"> 1967</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SNID_Pos )           </span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"> 1969</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Pos             4U                                            </span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga8fe5fa917c14ef84db4e7027e0571890"> 1970</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SID_Pos )            </span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gae0e98beadde2cccb305af7f0dcc155ac"> 1972</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            </span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga1a15194c34fbf1175fb1e9aed9af7247"> 1973</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSNID_Pos )          </span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gad496c716a7bbe92edb0f7cae5bf7212d"> 1975</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            </span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga584d700c868ebc39868caca789101053"> 1976</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL </span><span class="comment">/*&lt;&lt; DIB_DAUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gab448ca03dc0f7a619ea434f6626ecdf9"> 1979</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            </span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gaf0d7d875fc1d66cd93a1cf746ff320ae"> 1980</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL &lt;&lt; DIB_DDEVARCH_ARCHITECT_Pos )       </span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga9661bb5a91435714e7d64eb0ec0dd6e1"> 1982</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Pos           20U                                            </span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gae7535f92c04589baca2478a590dadb9c"> 1983</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL &lt;&lt; DIB_DDEVARCH_PRESENT_Pos )          </span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gace94e17d744b66442d694538037f68f6"> 1985</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Pos          16U                                            </span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gafcbc875b0a66b416156bfcbf740e45dd"> 1986</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Msk          (0xFUL &lt;&lt; DIB_DDEVARCH_REVISION_Pos )          </span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga6d68156ccbab1a82645f9daab08b2d1d"> 1988</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            </span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gabc52d7f88de4470f5c86a6df2236bbf0"> 1989</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL &lt;&lt; DIB_DDEVARCH_ARCHVER_Pos )           </span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gaace3b54b816dcf28ad07c129320daf51"> 1991</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            </span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga5c78c6e408203da144f9615941b74dea"> 1992</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVARCH_ARCHPART_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga826e455b366742bb77a918400eb8fe52"> 1995</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Pos                4U                                            </span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#gadf1ec26a4463fec04670e54b6e3f1699"> 1996</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Msk               (0xFUL &lt;&lt; DIB_DDEVTYPE_SUB_Pos )               </span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga6f06deefd7677809c7397a2f6fc3cb01"> 1998</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            </span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="group__CMSIS__DIB.html#ga93c123bd61630bb972f4cbd83bcfcc88"> 1999</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVTYPE_MAJOR_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 2017</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span> </div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga139b6e261c981f014f386927ca4a8444"> 2025</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span> </div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3c14ed93192c8d9143322bbf77ebf770"> 2038</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadd76251e412a195ec0a8f47227a8359e"> 2039</a></span><span class="preprocessor">  #define ITM_BASE            (0xE0000000UL)                             </span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gafdab534f961bf8935eb456cb7700dcd2"> 2040</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac31eb263a737e50fdd1425663545a14c"> 2041</a></span><span class="preprocessor">  #define TPIU_BASE           (0xE0040000UL)                             </span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga979239bc18ab4729b5b4dbd0835adcde"> 2042</a></span><span class="preprocessor">  #define DCB_BASE            (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4858489bf7e778df2b32664813ed7f2b"> 2043</a></span><span class="preprocessor">  #define DIB_BASE            (0xE000EFB0UL)                             </span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga58effaac0b93006b756d33209e814646"> 2044</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa0288691785a5f868238e0468b39523d"> 2045</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 2046</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fe0cd2eef83a8adad94490d9ecca63f"> 2048</a></span><span class="preprocessor">  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) </span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 2049</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de"> 2050</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 2051</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43"> 2052</a></span><span class="preprocessor">  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) </span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 2053</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2e01b711a5ee531ec7d9b828e9e50c1e"> 2054</a></span><span class="preprocessor">  #define TPIU                ((TPIU_Type      *)     TPIU_BASE        ) </span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772"> 2055</a></span><span class="preprocessor">  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) </span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792"> 2056</a></span><span class="preprocessor">  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) </span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span> </div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"> 2064</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span> </div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4dcad4027118c098c07bcd575f1fbb28"> 2068</a></span><span class="preprocessor">  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     </span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428"> 2069</a></span><span class="preprocessor">  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) </span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"> 2073</span><span class="preprocessor">  #define DCB_BASE_NS         (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"> 2074</span><span class="preprocessor">  #define DIB_BASE_NS         (0xE002EFB0UL)                             </span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"> 2075</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"> 2077</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"> 2079</span><span class="preprocessor">  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) </span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"> 2080</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="preprocessor">  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) </span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) </span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"> 2088</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"> 2089</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span> </div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span><span class="preprocessor">  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  </span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span><span class="preprocessor">  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) </span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span><span class="preprocessor">#ifndef CMSIS_DISABLE_DEPRECATED</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span> </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad31dec98fbc0d33ace63cb1f1a927923"> 2106</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f571f93d3d4a6eac9a3040756d3d951"> 2107</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span> </div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">/* deprecated, CMSIS_5 backward compatibility */</span></div>
<div class="foldopen" id="foldopen02110" data-start="{" data-end="};">
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="structCoreDebug__Type.html"> 2110</a></span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span>{</div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66"> 2112</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">DHCSR</a>;</div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b"> 2113</a></span>  <a class="code hl_define" href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">DCRSR</a>;</div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55"> 2114</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">DCRDR</a>;</div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee"> 2115</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">DEMCR</a>;</div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga70b15e24221a2354d3dc36eb3ff3049d"> 2116</a></span>        <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> RESERVED0[1U];</div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#ga1b319a8279b9ff2572ab5391dba5bb88"> 2117</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga1b319a8279b9ff2572ab5391dba5bb88">DAUTHCTRL</a>;</div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gad9fa5e915e038e20b9be88d54d432fb8"> 2118</a></span>  <a class="code hl_define" href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#gad9fa5e915e038e20b9be88d54d432fb8">DSCSR</a>;</div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"> 2119</span>} <a class="code hl_struct" href="structCoreDebug__Type.html">CoreDebug_Type</a>;</div>
</div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"> 2120</span> </div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac91280edd0ce932665cf75a23d11d842"> 2122</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         DCB_DHCSR_DBGKEY_Pos</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1ce997cee15edaafe4aed77751816ffc"> 2123</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         DCB_DHCSR_DBGKEY_Msk</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span> </div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 2125</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   DCB_DHCSR_S_RESTART_ST_Pos</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gabe3254d40aaa482987ff31584d2a3240"> 2126</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   DCB_DHCSR_S_RESTART_ST_Msk</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span> </div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6f934c5427ea057394268e541fa97753"> 2128</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     DCB_DHCSR_S_RESET_ST_Pos</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac474394bcceb31a8e09566c90b3f8922"> 2129</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     DCB_DHCSR_S_RESET_ST_Msk</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span> </div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2328118f8b3574c871a53605eb17e730"> 2131</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    DCB_DHCSR_S_RETIRE_ST_Pos</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 2132</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    DCB_DHCSR_S_RETIRE_ST_Msk</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span> </div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2900dd56a988a4ed27ad664d5642807e"> 2134</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       DCB_DHCSR_S_LOCKUP_Pos</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7b67e4506d7f464ef5dafd6219739756"> 2135</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       DCB_DHCSR_S_LOCKUP_Msk</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga349ccea33accc705595624c2d334fbcb"> 2137</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        DCB_DHCSR_S_SLEEP_Pos</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga98d51538e645c2c1a422279cd85a0a25"> 2138</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        DCB_DHCSR_S_SLEEP_Msk</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span> </div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 2140</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         DCB_DHCSR_S_HALT_Pos</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 2141</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         DCB_DHCSR_S_HALT_Msk</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span> </div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga20a71871ca8768019c51168c70c3f41d"> 2143</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       DCB_DHCSR_S_REGRDY_Pos</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac4cd6f3178de48f473d8903e8c847c07"> 2144</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       DCB_DHCSR_S_REGRDY_Msk</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span> </div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga85747214e2656df6b05ec72e4d22bd6d"> 2146</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos    DCB_DHCSR_C_SNAPSTALL_Pos</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga53aa99b2e39a67622f3b9973e079c2b4"> 2147</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    DCB_DHCSR_C_SNAPSTALL_Msk</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span> </div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 2149</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos     DCB_DHCSR_C_MASKINTS_Pos</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 2150</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     DCB_DHCSR_C_MASKINTS_Msk</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span> </div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 2152</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos         DCB_DHCSR_C_STEP_Pos</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae6bda72fbd32cc5734ff3542170dc00d"> 2153</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         DCB_DHCSR_C_STEP_Msk</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span> </div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 2155</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos         DCB_DHCSR_C_HALT_Pos</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 2156</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         DCB_DHCSR_C_HALT_Msk</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span> </div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab557abb5b172b74d2cf44efb9d824e4e"> 2158</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos      DCB_DHCSR_C_DEBUGEN_Pos</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab815c741a4fc2a61988cd2fb7594210b"> 2159</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      DCB_DHCSR_C_DEBUGEN_Msk</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span> </div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 2162</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         DCB_DCRSR_REGWnR_Pos</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 2163</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         DCB_DCRSR_REGWnR_Msk</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga52182c8a9f63a52470244c0bc2064f7b"> 2165</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos         DCB_DCRSR_REGSEL_Pos</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga17cafbd72b55030219ce5609baa7c01d"> 2166</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         DCB_DCRSR_REGSEL_Msk</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span> </div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">/* Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga6ff2102b98f86540224819a1b767ba39"> 2169</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         DCB_DEMCR_TRCENA_Pos</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5e99652c1df93b441257389f49407834"> 2170</a></span><span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         DCB_DEMCR_TRCENA_Msk</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span> </div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga341020a3b7450416d72544eaf8e57a64"> 2172</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        DCB_DEMCR_MON_REQ_Pos</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gae6384cbe8045051186d13ef9cdeace95"> 2173</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        DCB_DEMCR_MON_REQ_Msk</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9ae10710684e14a1a534e785ef390e1b"> 2175</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       DCB_DEMCR_MON_STEP_Pos</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2ded814556de96fc369de7ae9a7ceb98"> 2176</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       DCB_DEMCR_MON_STEP_Msk</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span> </div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1e2f706a59e0d8131279af1c7e152f8d"> 2178</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       DCB_DEMCR_MON_PEND_Pos</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga68ec55930269fab78e733dcfa32392f8"> 2179</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       DCB_DEMCR_MON_PEND_Msk</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span> </div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga802829678f6871863ae9ecf60a10425c"> 2181</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         DCB_DEMCR_MON_EN_Pos</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac2b46b9b65bf8d23027f255fc9641977"> 2182</a></span><span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         DCB_DEMCR_MON_EN_Msk</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span> </div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaed9f42053031a9a30cd8054623304c0a"> 2184</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     DCB_DEMCR_VC_HARDERR_Pos</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga803fc98c5bb85f10f0347b23794847d1"> 2185</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     DCB_DEMCR_VC_HARDERR_Msk</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"> 2186</span> </div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga22079a6e436f23b90308be97e19cf07e"> 2187</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos      DCB_DEMCR_VC_INTERR_Pos</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad6815d8e3df302d2f0ff2c2c734ed29a"> 2188</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      DCB_DEMCR_VC_INTERR_Msk</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span> </div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab8e3d8f0f9590a51bbf10f6da3ad6933"> 2190</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos      DCB_DEMCR_VC_BUSERR_Pos</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b"> 2191</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      DCB_DEMCR_VC_BUSERR_Msk</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span> </div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac"> 2193</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos     DCB_DEMCR_VC_STATERR_Pos</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa38b947d77672c48bba1280c0a642e19"> 2194</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     DCB_DEMCR_VC_STATERR_Msk</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span> </div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga10fc7c53bca904c128bc8e1a03072d50"> 2196</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos      DCB_DEMCR_VC_CHKERR_Pos</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga2f98b461d19746ab2febfddebb73da6f"> 2197</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      DCB_DEMCR_VC_CHKERR_Msk</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gac9d13eb2add61f610d5ced1f7ad2adf8"> 2199</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos     DCB_DEMCR_VC_NOCPERR_Pos</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga03ee58b1b02fdbf21612809034562f1c"> 2200</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     DCB_DEMCR_VC_NOCPERR_Msk</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span> </div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga444454f7c7748e76cd76c3809c887c41"> 2202</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos       DCB_DEMCR_VC_MMERR_Pos</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gad420a9b60620584faaca6289e83d3a87"> 2203</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       DCB_DEMCR_VC_MMERR_Msk</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span> </div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga9fcf09666f7063a7303117aa32a85d5a"> 2205</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos   DCB_DEMCR_VC_CORERESET_Pos</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga906476e53c1e1487c30f3a1181df9e30"> 2206</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   DCB_DEMCR_VC_CORERESET_Msk</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span> </div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span><span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 2209</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos DCB_DAUTHCTRL_INTSPNIDEN_Pos</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gadad0bf68d32cba49c1ea7534122c2752"> 2210</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk DCB_DAUTHCTRL_INTSPNIDEN_Msk</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span> </div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 2212</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos DCB_DAUTHCTRL_SPNIDENSEL_Pos</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaabb5d6c750c9ec50254134ece2111dcd"> 2213</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk DCB_DAUTHCTRL_SPNIDENSEL_Msk</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"> 2214</span> </div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 2215</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos  DCB_DAUTHCTRL_INTSPIDEN_Pos</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 2216</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  DCB_DAUTHCTRL_INTSPIDEN_Msk</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span> </div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga587610b7ac18292de47bf9d675b0b88c"> 2218</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos  DCB_DAUTHCTRL_SPIDENSEL_Pos</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaa043fd13768d57be320c682ca1c9b234"> 2219</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  DCB_DAUTHCTRL_SPIDENSEL_Msk</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span> </div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 2222</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            DCB_DSCSR_CDS_Pos</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga083417245e1aa40e84a2b12433a15a6b"> 2223</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            DCB_DSCSR_CDS_Msk</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"> 2224</span> </div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga7450603163415ab4d4e4a7a767879eae"> 2225</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos         DCB_DSCSR_SBRSEL_Pos</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 2226</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         DCB_DSCSR_SBRSEL_Msk</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span> </div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga3eb88e444b678057db1b59272eebb1ad"> 2228</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos       DCB_DSCSR_SBRSELEN_Pos</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#ga5e5ed94cac1139165af161c008881805"> 2229</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       DCB_DSCSR_SBRSELEN_Msk</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span> </div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="group__CMSIS__CORE.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 2231</a></span><span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     DCB_BASE)</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"> 2233</span><span class="preprocessor">#define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"> 2234</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"> 2235</span> </div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"> 2236</span><span class="preprocessor">#endif </span><span class="comment">// CMSIS_DISABLE_DEPRECATED</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"> 2237</span> </div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"> 2255</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"> 2264</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"> 2265</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"> 2266</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0e798d5aec68cdd8263db86a76df788f"> 2269</a></span><span class="preprocessor">  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga4eeb9214f2264fc23c34ad5de2d3fa11"> 2270</a></span><span class="preprocessor">  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga57b3064413dbc7459d9646020fdd8bef"> 2271</a></span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga857de13232ec65dd15087eaa15bc4a69"> 2272</a></span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga73b4e251f59cab4e9a5e234aac02ae57"> 2273</a></span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac608957a239466e9e0cbc30aa64feb3b"> 2274</a></span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga2b47e2e52cf5c48a5c3348636434b3ac"> 2275</a></span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga590cf113000a079b1f0ea3dcd5b5316c"> 2276</a></span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga58ad3f352f832235ab3b192ff4745320"> 2277</a></span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35"> 2278</a></span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaf59b9d0a791d2157abb319753953eceb"> 2279</a></span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga6aa0367d3642575610476bf0366f0c48"> 2280</a></span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span> </div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga804af63bb4c4c317387897431814775d"> 2289</a></span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga955eb1c33a3dcc62af11a8385e8c0fc8"> 2290</a></span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span> </div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5"> 2293</a></span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span> </div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span> </div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span> </div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabaa62910bf89acc186ae998c611e64ab"> 2299</a></span><span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span> </div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga99e0c1c19f050880a8bd827a7f420bec"> 2302</a></span><span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga88711355d0196b1ffeb18c33e2c95360"> 2303</a></span><span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga0a0f2c03b4aef2c02bdae044bda1324b"> 2304</a></span><span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga342b51c3eec59822bf206e24ef881a9e"> 2305</a></span><span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gabb65f847769a7807395b2739cc9702d0"> 2306</a></span><span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga686922b26c29eac540f53a6213627466"> 2307</a></span><span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gac939dbf69d3063c76a28516a4ae84db7"> 2308</a></span><span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span> </div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"> 2313</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga7d1b21b2d863ccd9e23a3295b3173155"> 2314</a></span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"> 2315</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"> 2316</span> </div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span> </div>
<div class="foldopen" id="foldopen02327" data-start="{" data-end="}">
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gafc94dcbaee03e4746ade1f5bb9aaa56d"> 2327</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_define" href="group__CMSIS__Core__NVICFunctions.html#ga6834dd8c9c59394f1b544b57665293a4">__NVIC_SetPriorityGrouping</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>)</div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span>{</div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>;</div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a> &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span> </div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>  =  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"> 2333</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a> &amp;= ~((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"> 2334</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>  =  (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>                                   |</div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"> 2335</span>                ((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span>                (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>;</div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span>}</div>
</div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span> </div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span> </div>
<div class="foldopen" id="foldopen02346" data-start="{" data-end="}">
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05"> 2346</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span>{</div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span>  <span class="keywordflow">return</span> ((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span>}</div>
</div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span> </div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span> </div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"> 2358</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"> 2359</span>{</div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"> 2360</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span>  {</div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span>    <a class="code hl_define" href="cmsis__armcc_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">__COMPILER_BARRIER</a>();</div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span>    <a class="code hl_define" href="cmsis__armcc_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">__COMPILER_BARRIER</a>();</div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span>  }</div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span>}</div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span> </div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span> </div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span>{</div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span>  {</div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span>  }</div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"> 2384</span>  {</div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"> 2385</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"> 2386</span>  }</div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span>}</div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span> </div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span> </div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"> 2396</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"> 2397</span>{</div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"> 2398</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"> 2399</span>  {</div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"> 2400</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span>  }</div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span>}</div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span> </div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span> </div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"> 2415</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span>{</div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span>  {</div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span>  }</div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span>  {</div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"> 2424</span>  }</div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"> 2425</span>}</div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span> </div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"> 2434</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"> 2435</span>{</div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"> 2436</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"> 2437</span>  {</div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"> 2438</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"> 2439</span>  }</div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"> 2440</span>}</div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span> </div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span> </div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"> 2449</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"> 2450</span>{</div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"> 2451</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"> 2452</span>  {</div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"> 2453</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"> 2454</span>  }</div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"> 2455</span>}</div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span> </div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span> </div>
<div class="foldopen" id="foldopen02466" data-start="{" data-end="}">
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593"> 2466</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span>{</div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span>  {</div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span>  }</div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"> 2473</span>  {</div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"> 2474</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"> 2475</span>  }</div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"> 2476</span>}</div>
</div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"> 2477</span> </div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"> 2478</span> </div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"> 2479</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"> 2488</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_GetTargetState</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"> 2489</span>{</div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"> 2490</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"> 2491</span>  {</div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"> 2492</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"> 2493</span>  }</div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"> 2494</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"> 2495</span>  {</div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span>  }</div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span>}</div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span> </div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span> </div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_SetTargetState</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span>{</div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span>  {</div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"> 2513</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] |=  ((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"> 2514</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"> 2515</span>  }</div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"> 2516</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"> 2517</span>  {</div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"> 2518</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"> 2519</span>  }</div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"> 2520</span>}</div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span> </div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span> </div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"> 2531</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_ClearTargetState</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"> 2532</span>{</div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"> 2533</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"> 2534</span>  {</div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"> 2535</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp;= ~((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL)));</div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span>  }</div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span>  {</div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span>  }</div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span>}</div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"> 2544</span> </div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"> 2545</span> </div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"> 2555</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> priority)</div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"> 2556</span>{</div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"> 2557</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"> 2558</span>  {</div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"> 2559</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)]               = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>)((priority &lt;&lt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0xFFUL);</div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"> 2560</span>  }</div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span>  {</div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0xFUL)-4UL] = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>)((priority &lt;&lt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0xFFUL);</div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span>  }</div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span>}</div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span> </div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span> </div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span>{</div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span> </div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"> 2580</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"> 2581</span>  {</div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"> 2582</span>    <span class="keywordflow">return</span>(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_define" href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)]               &gt;&gt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span>  }</div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span>  {</div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"> 2586</span>    <span class="keywordflow">return</span>(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"> 2587</span>  }</div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"> 2588</span>}</div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"> 2589</span> </div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"> 2590</span> </div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"> 2602</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriority</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriority</a>)</div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"> 2603</span>{</div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"> 2604</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a> &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"> 2605</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a>;</div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"> 2606</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>;</div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span> </div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a> = ((7UL - <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a>) &gt; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(7UL - <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a>);</div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>     = ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> + (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)7UL) ? (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> : (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> - 7UL) + (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"> 2610</span> </div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"> 2611</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"> 2612</span>           ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriority</a> &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((1UL &lt;&lt; (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a>)) - 1UL)) &lt;&lt; <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>) |</div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"> 2613</span>           ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriority</a>     &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((1UL &lt;&lt; (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>    )) - 1UL)))</div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"> 2614</span>         );</div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span>}</div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span> </div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span> </div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Priority</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>* <span class="keyword">const</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pPreemptPriority</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>* <span class="keyword">const</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pSubPriority</a>)</div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span>{</div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a> &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a>;</div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>;</div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span> </div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a> = ((7UL - <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a>) &gt; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(7UL - <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a>);</div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>     = ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> + (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)7UL) ? (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a> : (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> - 7UL) + (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"> 2637</span> </div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span>  *<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pPreemptPriority</a> = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Priority</a> &gt;&gt; <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((1UL &lt;&lt; (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PreemptPriorityBits</a>)) - 1UL);</div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span>  *<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">pSubPriority</a>     = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">Priority</a>                   ) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((1UL &lt;&lt; (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SubPriorityBits</a>    )) - 1UL);</div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span>}</div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span> </div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"> 2652</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vector</a>)</div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"> 2653</span>{</div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"> 2654</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vectors</a> = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *) ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uintptr_t</a>) <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR);</div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"> 2655</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vectors</a>[(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a> + <a class="code hl_define" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>] = <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vector</a>;</div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span>  <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span>}</div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span> </div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"> 2659</span> </div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"> 2668</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"> 2669</span>{</div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"> 2670</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vectors</a> = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> *) ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uintptr_t</a>) <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR);</div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"> 2671</span>  <span class="keywordflow">return</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">vectors</a>[(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a> + <a class="code hl_define" href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a>];</div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"> 2672</span>}</div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"> 2673</span> </div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span> </div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"> 2679</span><a class="code hl_define" href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a> <a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"> 2680</span>{</div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"> 2681</span>  <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"> 2682</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"> 2683</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)    |</div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span>                           (<a class="code hl_define" href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span>                            <a class="code hl_define" href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>    );         <span class="comment">/* Keep priority group unchanged */</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span>  <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span> </div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"> 2688</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"> 2689</span>  {</div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"> 2690</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span>  }</div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span>}</div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span> </div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_SetPriorityGrouping_NS</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a>)</div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span>{</div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>;</div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroup</a> &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x07UL);             <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"> 2708</span> </div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"> 2709</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>  =  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SCB_NS</a>-&gt;AIRCR;                                                <span class="comment">/* read old register configuration    */</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"> 2710</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a> &amp;= ~((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(<a class="code hl_define" href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>)); <span class="comment">/* clear bits to change               */</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"> 2711</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>  =  (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>                                   |</div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"> 2712</span>                ((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0x5FAUL &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"> 2713</span>                (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">PriorityGroupTmp</a> &lt;&lt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>)  );              <span class="comment">/* Insert write key and priority group */</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SCB_NS</a>-&gt;AIRCR =  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">reg_value</a>;</div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span>}</div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"> 2716</span> </div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"> 2717</span> </div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"> 2723</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_GetPriorityGrouping_NS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"> 2724</span>{</div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"> 2725</span>  <span class="keywordflow">return</span> ((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SCB_NS</a>-&gt;AIRCR &amp; <a class="code hl_define" href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code hl_define" href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>));</div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"> 2726</span>}</div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span> </div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span> </div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_EnableIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span>{</div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span>  {</div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ISER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span>  }</div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span>}</div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span> </div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span> </div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_GetEnableIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span>{</div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"> 2755</span>  {</div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"> 2756</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ISER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"> 2757</span>  }</div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"> 2758</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"> 2759</span>  {</div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span>  }</div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span>}</div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"> 2763</span> </div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"> 2764</span> </div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_DisableIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span>{</div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"> 2773</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"> 2774</span>  {</div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ICER[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span>  }</div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span>}</div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span> </div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span> </div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"> 2788</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_GetPendingIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span>{</div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span>  {</div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"> 2792</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ISPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"> 2793</span>  }</div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"> 2794</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span>  {</div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span>  }</div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"> 2798</span>}</div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"> 2799</span> </div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"> 2800</span> </div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"> 2807</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_SetPendingIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"> 2808</span>{</div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"> 2809</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"> 2810</span>  {</div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ISPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span>  }</div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span>}</div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"> 2814</span> </div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"> 2815</span> </div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"> 2822</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_ClearPendingIRQ_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"> 2823</span>{</div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"> 2824</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"> 2825</span>  {</div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"> 2826</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;ICPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL));</div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span>  }</div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span>}</div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span> </div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"> 2830</span> </div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"> 2839</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_GetActive_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"> 2840</span>{</div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"> 2841</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"> 2842</span>  {</div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span>    <span class="keywordflow">return</span>((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;IABR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0x1FUL))) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) ? 1UL : 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>));</div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span>  }</div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span>  {</div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"> 2847</span>    <span class="keywordflow">return</span>(0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>);</div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"> 2848</span>  }</div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"> 2849</span>}</div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span> </div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span> </div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_SetPriority_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>, <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> priority)</div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span>{</div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span>  {</div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;IPR[((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)]               = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>)((priority &lt;&lt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0xFFUL);</div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span>  }</div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span>  {</div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SCB_NS</a>-&gt;SHPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0xFUL)-4UL] = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>)((priority &lt;&lt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)0xFFUL);</div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span>  }</div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span>}</div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span> </div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span> </div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_GetPriority_NS</a>(<a class="code hl_enumeration" href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)</div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"> 2883</span>{</div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span> </div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span>  <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a>)(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &gt;= 0)</div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span>  {</div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span>    <span class="keywordflow">return</span>(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">NVIC_NS</a>-&gt;IPR[((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>)]               &gt;&gt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span>  }</div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span>  {</div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span>    <span class="keywordflow">return</span>(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SCB_NS</a>-&gt;SHPR[(((<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">IRQn</a>) &amp; 0xFUL)-4UL] &gt;&gt; (8U - <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span>  }</div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"> 2893</span>}</div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span> </div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"> 2901</span> </div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span><span class="preprocessor">  #include &quot;<a class="code" href="armv8m__mpu_8h.html">m-profile/armv8m_mpu.h</a>&quot;</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span> </div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span> </div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span> </div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"> 2924</span>{</div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"> 2925</span>  <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mvfr0</a>;</div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mvfr0</a> = <a class="code hl_define" href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a>-&gt;MVFR0;</div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span>  <span class="keywordflow">if</span>      ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mvfr0</a> &amp; (<a class="code hl_define" href="group__CMSIS__FPU.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a> | <a class="code hl_define" href="group__CMSIS__FPU.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a>)) == 0x220U)</div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span>  {</div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span>    <span class="keywordflow">return</span> 2U;           <span class="comment">/* Double + Single precision FPU */</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span>  }</div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">mvfr0</a> &amp; (<a class="code hl_define" href="group__CMSIS__FPU.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a> | <a class="code hl_define" href="group__CMSIS__FPU.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a>)) == 0x020U)</div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"> 2933</span>  {</div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"> 2934</span>    <span class="keywordflow">return</span> 1U;           <span class="comment">/* Single precision FPU */</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"> 2935</span>  }</div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span>  {</div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"> 2938</span>    <span class="keywordflow">return</span> 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"> 2939</span>  }</div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"> 2940</span>}</div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"> 2941</span> </div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"> 2946</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span> </div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"> 2960</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_SAU_Enable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"> 2961</span>{</div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"> 2962</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SAU</a>-&gt;CTRL |=  (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SAU_CTRL_ENABLE_Msk</a>);</div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"> 2963</span>}</div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span> </div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span> </div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"> 2966</span> </div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_SAU_Disable</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>{</div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"> 2973</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SAU</a>-&gt;CTRL &amp;= ~(<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SAU_CTRL_ENABLE_Msk</a>);</div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span>}</div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span> </div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span> </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">/* ##################################    Debug Control function  ############################################ */</span></div>
<div class="foldopen" id="foldopen02997" data-start="{" data-end="}">
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__DCBFunctions.html#ga8684eef21a32a624112814027635796b"> 2997</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_function" href="group__CMSIS__Core__DCBFunctions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> value)</div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span>{</div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"> 2999</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"> 3000</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span>}</div>
</div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span> </div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span> </div>
<div class="foldopen" id="foldopen03012" data-start="{" data-end="}">
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__DCBFunctions.html#gaf5c941317584778c1830125de083c23e"> 3012</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__DCBFunctions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>{</div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>}</div>
</div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span> </div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span> </div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <span class="keywordtype">void</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_DCB_SetAuthCtrl_NS</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> value)</div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>{</div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span>    <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">DCB_NS</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a>();</div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span>    <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a>();</div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>}</div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span> </div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span> </div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_DCB_GetAuthCtrl_NS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span>{</div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span>    <span class="keywordflow">return</span> (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">DCB_NS</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span>}</div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span> </div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"> 3050</span><span class="comment">/* ##################################    Debug Identification function  ############################################ */</span></div>
<div class="foldopen" id="foldopen03064" data-start="{" data-end="}">
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="group__CMSIS__Core__DIBFunctions.html#ga170e6e52a7681cb223727c524975b5c6"> 3064</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__Core__DIBFunctions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"> 3065</span>{</div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span>}</div>
</div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span> </div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span> </div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"> 3076</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_DIB_GetAuthStatus_NS</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span>{</div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span>    <span class="keywordflow">return</span> (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">DIB_NS</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span>}</div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span> </div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span> </div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SysTick_Config</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ticks)</div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span>{</div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"> 3110</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"> 3111</span>  {</div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"> 3112</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span>  }</div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span> </div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span>  <a class="code hl_define" href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a> (<a class="code hl_enumvalue" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span>  <a class="code hl_define" href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"> 3119</span>                   <a class="code hl_define" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"> 3120</span>                   <a class="code hl_define" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"> 3121</span>  <span class="keywordflow">return</span> (0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span>}</div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"> 3137</span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_SysTick_Config_NS</a>(<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ticks)</div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"> 3138</span>{</div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"> 3139</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span>  {</div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span>  }</div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span> </div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"> 3144</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SysTick_NS</a>-&gt;LOAD  = (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a>)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"> 3145</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">TZ_NVIC_SetPriority_NS</a> (<a class="code hl_enumvalue" href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SysTick_NS</a>-&gt;VAL   = 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">SysTick_NS</a>-&gt;CTRL  = <a class="code hl_define" href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span>                      <a class="code hl_define" href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span>                      <a class="code hl_define" href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span>  <span class="keywordflow">return</span> (0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span>}</div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"> 3153</span> </div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span> </div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="keyword">extern</span> <span class="keyword">volatile</span> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                              </div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 3169</a></span><span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) </span></div>
<div class="foldopen" id="foldopen03180" data-start="{" data-end="}">
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e"> 3180</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a> (<a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> ch)</div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span>{</div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span>  <span class="keywordflow">if</span> (((<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code hl_define" href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>) &amp;&amp;      <span class="comment">/* ITM enabled */</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span>      ((<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; 1UL               ) != 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>)   )     <span class="comment">/* ITM Port #0 enabled */</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span>  {</div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span>    <span class="keywordflow">while</span> (<a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>].u32 == 0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">UL</a>)</div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"> 3186</span>    {</div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span>      <a class="code hl_define" href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span>    }</div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span>    <a class="code hl_define" href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">U</a>].u8 = (<a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">uint8_t</a>)ch;</div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span>  }</div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span>}</div>
</div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span> </div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"> 3194</span> </div>
<div class="foldopen" id="foldopen03201" data-start="{" data-end="}">
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53"> 3201</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span>{</div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span>  <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> ch = -1;                           <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span> </div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> != <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span>  {</div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span>    ch = <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span>    <a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> = <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span>  }</div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span> </div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span>  <span class="keywordflow">return</span> (ch);</div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"> 3212</span>}</div>
</div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span> </div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span> </div>
<div class="foldopen" id="foldopen03221" data-start="{" data-end="}">
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29"> 3221</a></span><a class="code hl_define" href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a> <a class="code hl_variable" href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">int32_t</a> <a class="code hl_function" href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a> (<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span>{</div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span> </div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a> == <a class="code hl_define" href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>)</div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span>  {</div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span>    <span class="keywordflow">return</span> (0);                              <span class="comment">/* no character available */</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span>  }</div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span>  {</div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span>    <span class="keywordflow">return</span> (1);                              <span class="comment">/*    character available */</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span>  }</div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"> 3232</span>}</div>
</div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"> 3233</span> </div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span>}</div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"> 3241</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span> </div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"> 3243</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM33_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span> </div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"> 3245</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
<div class="ttc" id="aarmv8m__mpu_8h_html"><div class="ttname"><a href="armv8m__mpu_8h.html">armv8m_mpu.h</a></div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="acall__apsr_8h_html_a1510a66dacf9cf3586de5fc89ae2a073"><div class="ttname"><a href="call__apsr_8h.html#a1510a66dacf9cf3586de5fc89ae2a073">b</a></div><div class="ttdeci">float b</div><div class="ttdef"><b>Definição</b> call_apsr.h:35</div></div>
<div class="ttc" id="acmsis__armcc_8h_html_a153a4a31b276a9758959580538720a51"><div class="ttname"><a href="cmsis__armcc_8h.html#a153a4a31b276a9758959580538720a51">__NO_RETURN</a></div><div class="ttdeci">#define __NO_RETURN</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:70</div></div>
<div class="ttc" id="acmsis__armcc_8h_html_a6516fb12ab0dd45c734f8cef7d921af6"><div class="ttname"><a href="cmsis__armcc_8h.html#a6516fb12ab0dd45c734f8cef7d921af6">__COMPILER_BARRIER</a></div><div class="ttdeci">#define __COMPILER_BARRIER()</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:109</div></div>
<div class="ttc" id="acmsis__armcc_8h_html_aba87361bfad2ae52cfe2f40c1a1dbf9c"><div class="ttname"><a href="cmsis__armcc_8h.html#aba87361bfad2ae52cfe2f40c1a1dbf9c">__STATIC_INLINE</a></div><div class="ttdeci">#define __STATIC_INLINE</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:64</div></div>
<div class="ttc" id="acmsis__compiler_8h_html"><div class="ttname"><a href="cmsis__compiler_8h.html">cmsis_compiler.h</a></div></div>
<div class="ttc" id="acmsis__version_8h_html"><div class="ttname"><a href="cmsis__version_8h.html">cmsis_version.h</a></div></div>
<div class="ttc" id="acore__cm33_8h_html_a0ea2009ed8fd9ef35b48708280fdb758"><div class="ttname"><a href="core__cm33_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a></div><div class="ttdeci">#define __OM</div><div class="ttdef"><b>Definição</b> core_cm33.h:304</div></div>
<div class="ttc" id="acore__cm33_8h_html_a4cc1649793116d7c2d8afce7a4ffce43"><div class="ttname"><a href="core__cm33_8h.html#a4cc1649793116d7c2d8afce7a4ffce43">__IM</a></div><div class="ttdeci">#define __IM</div><div class="ttdef"><b>Definição</b> core_cm33.h:303</div></div>
<div class="ttc" id="acore__cm33_8h_html_ab6caba5853a60a17e8e04499b52bf691"><div class="ttname"><a href="core__cm33_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a></div><div class="ttdeci">#define __IOM</div><div class="ttdef"><b>Definição</b> core_cm33.h:305</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group__CMSIS__CORE.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdoc">SysTick CTRL: ENABLE Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1001</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga17ff3ff0a32abe8ce8ae632c6e31d772"><div class="ttname"><a href="group__CMSIS__CORE.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a></div><div class="ttdeci">#define DCB</div><div class="ttdoc">DCB configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2055</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group__CMSIS__CORE.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdoc">SysTick LOAD: RELOAD Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1005</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="group__CMSIS__CORE.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdoc">SCB AIRCR: PRIGROUP Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:648</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="group__CMSIS__CORE.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdoc">SCB AIRCR: VECTKEY Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:633</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group__CMSIS__CORE.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdoc">SysTick CTRL: TICKINT Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:998</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group__CMSIS__CORE.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdoc">SysTick CTRL: CLKSOURCE Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:995</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdoc">SCB Application Interrupt and Reset Control Register Definitions.</div><div class="ttdef"><b>Definição</b> core_cm33.h:632</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group__CMSIS__CORE.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdoc">SCB configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2049</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaab10845ca61f0a991c300da5c5b56792"><div class="ttname"><a href="group__CMSIS__CORE.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a></div><div class="ttdeci">#define DIB</div><div class="ttdoc">DIB configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2056</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group__CMSIS__CORE.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdoc">SCB AIRCR: SYSRESETREQ Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:654</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="group__CMSIS__CORE.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdoc">ITM configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2052</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gabc7c93f2594e85ece1e1a24f10591428"><div class="ttname"><a href="group__CMSIS__CORE.html#gabc7c93f2594e85ece1e1a24f10591428">FPU</a></div><div class="ttdeci">#define FPU</div><div class="ttdoc">Floating Point Unit.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2069</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group__CMSIS__CORE.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdoc">NVIC configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2051</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="group__CMSIS__CORE.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdoc">SCB AIRCR: PRIGROUP Position.</div><div class="ttdef"><b>Definição</b> core_cm33.h:647</div></div>
<div class="ttc" id="agroup__CMSIS__CORE_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group__CMSIS__CORE.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdoc">SysTick configuration struct.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2050</div></div>
<div class="ttc" id="agroup__CMSIS__Core__DCBFunctions_html_ga8684eef21a32a624112814027635796b"><div class="ttname"><a href="group__CMSIS__Core__DCBFunctions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)</div><div class="ttdoc">Set Debug Authentication Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2997</div></div>
<div class="ttc" id="agroup__CMSIS__Core__DCBFunctions_html_gaf5c941317584778c1830125de083c23e"><div class="ttname"><a href="group__CMSIS__Core__DCBFunctions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)</div><div class="ttdoc">Get Debug Authentication Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3012</div></div>
<div class="ttc" id="agroup__CMSIS__Core__DIBFunctions_html_ga170e6e52a7681cb223727c524975b5c6"><div class="ttname"><a href="group__CMSIS__Core__DIBFunctions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)</div><div class="ttdoc">Get Debug Authentication Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3064</div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_ga067d257a2b34565410acefb5afef2203"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#ga067d257a2b34565410acefb5afef2203">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:455</div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gaad233022e850a009fc6f7602be1182f6"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gaad233022e850a009fc6f7602be1182f6">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:448</div></div>
<div class="ttc" id="agroup__CMSIS__Core__InstructionInterface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group__CMSIS__Core__InstructionInterface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definição</b> cmsis_armcc.h:417</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:1003</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:966</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:942</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:987</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:866</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:848</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:814</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga6834dd8c9c59394f1b544b57665293a4"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga6834dd8c9c59394f1b544b57665293a4">__NVIC_SetPriorityGrouping</a></div><div class="ttdeci">#define __NVIC_SetPriorityGrouping(X)</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:748</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:1043</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:757</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga8045d905a5ca57437d8e6f71ffcb6df5"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga8045d905a5ca57437d8e6f71ffcb6df5">NVIC_USER_IRQ_OFFSET</a></div><div class="ttdeci">#define NVIC_USER_IRQ_OFFSET</div><div class="ttdef"><b>Definição</b> core_cm33.h:2293</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_ga9b894af672df4373eb637f8288845c05"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#ga9b894af672df4373eb637f8288845c05">__NVIC_GetPriorityGrouping</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)</div><div class="ttdoc">Get Priority Grouping.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2346</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm33.h:2466</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:833</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:776</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:915</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:795</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gae0e9d0e2f7b6133828c71b57d4941c35"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gae0e9d0e2f7b6133828c71b57d4941c35">NVIC_SetPriority</a></div><div class="ttdeci">#define NVIC_SetPriority</div><div class="ttdef"><b>Definição</b> core_cm33.h:2278</div></div>
<div class="ttc" id="agroup__CMSIS__Core__NVICFunctions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group__CMSIS__Core__NVICFunctions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:890</div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_ga252e67777339a86a87e401f5faf4931f"><div class="ttname"><a href="group__CMSIS__FPU.html#ga252e67777339a86a87e401f5faf4931f">FPU_MVFR0_FPDP_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_FPDP_Msk</div><div class="ttdoc">MVFR0: Double-precision bits Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1748</div></div>
<div class="ttc" id="agroup__CMSIS__FPU_html_gafa21854cf4bc343f8be949c353ac87f2"><div class="ttname"><a href="group__CMSIS__FPU.html#gafa21854cf4bc343f8be949c353ac87f2">FPU_MVFR0_FPSP_Msk</a></div><div class="ttdeci">#define FPU_MVFR0_FPSP_Msk</div><div class="ttdoc">MVFR0: Single-precision bits Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1751</div></div>
<div class="ttc" id="agroup__CMSIS__ITM_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="group__CMSIS__ITM.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdoc">ITM TCR: ITM Enable bit Mask.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1100</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga02e2d462405bb031bd37aec7b486f216"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga02e2d462405bb031bd37aec7b486f216">ITM_Type::ITWRITE</a></div><div class="ttdeci">__OM uint32_t ITWRITE</div><div class="ttdoc">Offset: 0xEF8 ( /W) Integration Write Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1051</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga042e3622c98de4e908cfda4f70d1f097"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga042e3622c98de4e908cfda4f70d1f097">SCB_Type::DCCMVAC</a></div><div class="ttdeci">__OM uint32_t DCCMVAC</div><div class="ttdoc">Offset: 0x268 ( /W) D-Cache Clean by MVA to PoC.</div><div class="ttdef"><b>Definição</b> core_cm33.h:564</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga04b9fbc83759cb818dfa161d39628426"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga04b9fbc83759cb818dfa161d39628426">ITM_Type::TCR</a></div><div class="ttdeci">__IOM uint32_t TCR</div><div class="ttdoc">Offset: 0xE80 (R/W) Trace Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1047</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga06cd44ff1439b93aff76a8d155d7b465"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga06cd44ff1439b93aff76a8d155d7b465">TPIU_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdoc">Offset: 0xFCC (R/ ) Device Type Identifier Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1296</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0cda9e061b42373383418663092ad19a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0cda9e061b42373383418663092ad19a">SCB_Type::CFSR</a></div><div class="ttdeci">__IOM uint32_t CFSR</div><div class="ttdoc">Offset: 0x028 (R/W) Configurable Fault Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:531</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga0d10b4d12140f25409d3add3f0f21d3a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga0d10b4d12140f25409d3add3f0f21d3a">SCB_Type::SFAR</a></div><div class="ttdeci">__IOM uint32_t SFAR</div><div class="ttdoc">Offset: 0x0E8 (R/W) Secure Fault Address Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:550</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga102eaa529d9098242851cb57c52b42d9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga102eaa529d9098242851cb57c52b42d9">DWT_Type::CYCCNT</a></div><div class="ttdeci">__IOM uint32_t CYCCNT</div><div class="ttdoc">Offset: 0x004 (R/W) Cycle Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1136</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1297ca67dd9f261272cd065dc47e604c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1297ca67dd9f261272cd065dc47e604c">APSR_Type::@70::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdoc">bit: 29 Carry condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:347</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div><div class="ttdoc">External variable to receive characters.</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga13af9b718dde7481f1c0344f00593c23"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga13af9b718dde7481f1c0344f00593c23">SCnSCB_Type::ACTLR</a></div><div class="ttdeci">__IOM uint32_t ACTLR</div><div class="ttdoc">Offset: 0x008 (R/W) Auxiliary Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:961</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga14ad254659362b9752c69afe3fd80934"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga14ad254659362b9752c69afe3fd80934">SCB_Type::HFSR</a></div><div class="ttdeci">__IOM uint32_t HFSR</div><div class="ttdoc">Offset: 0x02C (R/W) HardFault Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:532</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga187a4578e920544ed967f98020fb8170"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga187a4578e920544ed967f98020fb8170">SCB_Type::VTOR</a></div><div class="ttdeci">__IOM uint32_t VTOR</div><div class="ttdoc">Offset: 0x008 (R/W) Vector Table Offset Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:525</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga191579bde0d21ff51d30a714fd887033"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga191579bde0d21ff51d30a714fd887033">SCB_Type::DFSR</a></div><div class="ttdeci">__IOM uint32_t DFSR</div><div class="ttdoc">Offset: 0x030 (R/W) Debug Fault Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:533</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1937b89622a7aa02eef8a182587aa657"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1937b89622a7aa02eef8a182587aa657">DCB_Type::DSCSR</a></div><div class="ttdeci">__IOM uint32_t DSCSR</div><div class="ttdoc">Offset: 0x018 (R/W) Debug Security Control and Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1794</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1a672caa72d49f8c416094217cfa463c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1a672caa72d49f8c416094217cfa463c">DIB_Type::DLSR</a></div><div class="ttdeci">__IM uint32_t DLSR</div><div class="ttdoc">Offset: 0x004 (R/ ) SCS Software Lock Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1945</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1b319a8279b9ff2572ab5391dba5bb88"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1b319a8279b9ff2572ab5391dba5bb88">CoreDebug_Type::DAUTHCTRL</a></div><div class="ttdeci">__IOM uint32_t DAUTHCTRL</div><div class="ttdef"><b>Definição</b> core_cm33.h:2117</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1cfc48384ebd8fd8fb7e5d955aae6c97"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1cfc48384ebd8fd8fb7e5d955aae6c97">DWT_Type::FOLDCNT</a></div><div class="ttdeci">__IOM uint32_t FOLDCNT</div><div class="ttdoc">Offset: 0x018 (R/W) Folded-instruction Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1141</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga1d495c1cb0f507038115b139395f35fe"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga1d495c1cb0f507038115b139395f35fe">TPIU_Type::ITATBCTR2</a></div><div class="ttdeci">__IOM uint32_t ITATBCTR2</div><div class="ttdoc">Offset: 0xEF0 (R/W) Integration Test ATB Control Register 2.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1286</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga220fd9973baafe1e9c855604d9f5db99"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga220fd9973baafe1e9c855604d9f5db99">IPSR_Type::@71::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdoc">bit: 9..31 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:382</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga22bcfd7e1bffebdbe98cdbc8d77a2f42"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga22bcfd7e1bffebdbe98cdbc8d77a2f42">SCB_Type::DCISW</a></div><div class="ttdeci">__OM uint32_t DCISW</div><div class="ttdoc">Offset: 0x260 ( /W) D-Cache Invalidate by Set-way.</div><div class="ttdef"><b>Definição</b> core_cm33.h:562</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga22d10913489d24ab08bd83457daa88de"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga22d10913489d24ab08bd83457daa88de">APSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdoc">bit: 27 Saturation condition flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:345</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2372a4ebb63e36d1eb3fcf83a74fd537"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2372a4ebb63e36d1eb3fcf83a74fd537">ITM_Type::DEVARCH</a></div><div class="ttdeci">__IM uint32_t DEVARCH</div><div class="ttdoc">Offset: 0xFBC (R/ ) Device Architecture Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1055</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga280ef961518ecee3ed43a86404853c3d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga280ef961518ecee3ed43a86404853c3d">SCB_Type::MVFR2</a></div><div class="ttdeci">__IM uint32_t MVFR2</div><div class="ttdoc">Offset: 0x248 (R/ ) Media and VFP Feature Register 2.</div><div class="ttdef"><b>Definição</b> core_cm33.h:556</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2994bf322b72bf5b69d4bf2536ec174c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2994bf322b72bf5b69d4bf2536ec174c">ITM_Type::ITREAD</a></div><div class="ttdeci">__IM uint32_t ITREAD</div><div class="ttdoc">Offset: 0xEF0 (R/ ) Integration Read Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1049</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2b5bae5fdb65f5a9a40277872b140199"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2b5bae5fdb65f5a9a40277872b140199">TPIU_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdoc">Offset: 0xF00 (R/W) Integration Mode Control.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1290</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2b6dc203a24b2d2ce46935cec1b073ec"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2b6dc203a24b2d2ce46935cec1b073ec">TPIU_Type::TRIGGER</a></div><div class="ttdeci">__IM uint32_t TRIGGER</div><div class="ttdoc">Offset: 0xEE8 (R/ ) TRIGGER Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1284</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2c08096c82abe245c0fa97badc458154"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2c08096c82abe245c0fa97badc458154">DWT_Type::CPICNT</a></div><div class="ttdeci">__IOM uint32_t CPICNT</div><div class="ttdoc">Offset: 0x008 (R/W) CPI Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1137</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2d03d0b7cec2254f39eb1c46c7445e80"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2d03d0b7cec2254f39eb1c46c7445e80">SCB_Type::MMFAR</a></div><div class="ttdeci">__IOM uint32_t MMFAR</div><div class="ttdoc">Offset: 0x034 (R/W) MemManage Fault Address Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:534</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2d0ec4ccae337c1df5658f8cf4632e76"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2d0ec4ccae337c1df5658f8cf4632e76">xPSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdoc">bit: 16..19 Greater than or Equal flags</div><div class="ttdef"><b>Definição</b> core_cm33.h:401</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga2ede7c424635ccca8253acf5e1f9137f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga2ede7c424635ccca8253acf5e1f9137f">CONTROL_Type::@73::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdoc">bit: 4..31 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:454</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3200966922a194d84425e2807a7f1328"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3200966922a194d84425e2807a7f1328">xPSR_Type::IT</a></div><div class="ttdeci">uint32_t IT</div><div class="ttdoc">bit: 25..26 saved IT state (read 0)</div><div class="ttdef"><b>Definição</b> core_cm33.h:404</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga34ec1d771245eb9bd0e3ec9336949762"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga34ec1d771245eb9bd0e3ec9336949762">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__IM uint32_t ICTR</div><div class="ttdoc">Offset: 0x004 (R/ ) Interrupt Controller Type Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:960</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga356efebfcbdaecaf1176e6cd86a60bf1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga356efebfcbdaecaf1176e6cd86a60bf1">SCnSCB_Type::CPPWR</a></div><div class="ttdeci">__IOM uint32_t CPPWR</div><div class="ttdoc">Offset: 0x00C (R/W) Coprocessor Power Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:962</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga37de89637466e007171c6b135299bc75"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga37de89637466e007171c6b135299bc75">NVIC_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdoc">Offset: 0xE00 ( /W) Software Trigger Interrupt Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:501</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38714af6b7fa7c64d68f5e1efbe7a931"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38714af6b7fa7c64d68f5e1efbe7a931">DWT_Type::COMP1</a></div><div class="ttdeci">__IOM uint32_t COMP1</div><div class="ttdoc">Offset: 0x030 (R/W) Comparator Register 1.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1147</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga38f0fed03c0fa40aacacc15fe322b86e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga38f0fed03c0fa40aacacc15fe322b86e">CONTROL_Type::@73::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdoc">bit: 0 Execution privilege in Thread mode</div><div class="ttdef"><b>Definição</b> core_cm33.h:450</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga390bccbbd75ca46eb9919fb4186830c3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga390bccbbd75ca46eb9919fb4186830c3">xPSR_Type::@72::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdoc">bit: 30 Zero condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:408</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3d501b9df41d94a74db9febffc9424de"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3d501b9df41d94a74db9febffc9424de">xPSR_Type::@72::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdoc">bit: 31 Negative condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:409</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3d7df79ea3931194d95e3b8e6c487844"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3d7df79ea3931194d95e3b8e6c487844">ITM_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdoc">Offset: 0xF00 (R/W) Integration Mode Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1053</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga3f8e7e58be4e41c88dfa78f54589271c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga3f8e7e58be4e41c88dfa78f54589271c">SCB_Type::BFAR</a></div><div class="ttdeci">__IOM uint32_t BFAR</div><div class="ttdoc">Offset: 0x038 (R/W) BusFault Address Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:535</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga416a54e2084ce66e5ca74f152a5ecc70"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga416a54e2084ce66e5ca74f152a5ecc70">DWT_Type::SLEEPCNT</a></div><div class="ttdeci">__IOM uint32_t SLEEPCNT</div><div class="ttdoc">Offset: 0x010 (R/W) Sleep Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1139</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga479130e53a8b3c36fd8ee38b503a3911"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga479130e53a8b3c36fd8ee38b503a3911">FPU_Type::MVFR2</a></div><div class="ttdeci">__IM uint32_t MVFR2</div><div class="ttdoc">Offset: 0x018 (R/ ) Media and VFP Feature Register 2.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1659</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4be79491ab1ed14f3b0237ba7e69063c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4be79491ab1ed14f3b0237ba7e69063c">SCB_Type::DCIMVAC</a></div><div class="ttdeci">__OM uint32_t DCIMVAC</div><div class="ttdoc">Offset: 0x25C ( /W) D-Cache Invalidate by MVA to PoC.</div><div class="ttdef"><b>Definição</b> core_cm33.h:561</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4f19014defe6033d070b80af19ef627c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4f19014defe6033d070b80af19ef627c">FPU_Type::MVFR0</a></div><div class="ttdeci">__IM uint32_t MVFR0</div><div class="ttdoc">Offset: 0x010 (R/ ) Media and VFP Feature Register 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1657</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4f59813582b53feb5f1afbbad3db2022"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4f59813582b53feb5f1afbbad3db2022">SCB_Type::DCCIMVAC</a></div><div class="ttdeci">__OM uint32_t DCCIMVAC</div><div class="ttdoc">Offset: 0x270 ( /W) D-Cache Clean and Invalidate by MVA to PoC.</div><div class="ttdef"><b>Definição</b> core_cm33.h:566</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga4fd0d81350e348e6d3f6a498818c1a95"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga4fd0d81350e348e6d3f6a498818c1a95">DIB_Type::DLAR</a></div><div class="ttdeci">__OM uint32_t DLAR</div><div class="ttdoc">Offset: 0x000 ( /W) SCS Software Lock Access Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1944</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga525790dfb9d9e3dd8eb126cdfebcd472"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga525790dfb9d9e3dd8eb126cdfebcd472">SCB_Type::NSACR</a></div><div class="ttdeci">__IOM uint32_t NSACR</div><div class="ttdoc">Offset: 0x08C (R/W) Non-Secure Access Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:547</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga52d4ff278fae6f9216c63b74ce328841"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga52d4ff278fae6f9216c63b74ce328841">DWT_Type::FUNCTION3</a></div><div class="ttdeci">__IOM uint32_t FUNCTION3</div><div class="ttdoc">Offset: 0x058 (R/W) Function Register 3.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1157</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga55263b468d0f8e11ac77aec9ff87c820"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga55263b468d0f8e11ac77aec9ff87c820">FPU_Type::FPCAR</a></div><div class="ttdeci">__IOM uint32_t FPCAR</div><div class="ttdoc">Offset: 0x008 (R/W) Floating-Point Context Address Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1655</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga573260e7836dbc43707df97dd475a0c8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga573260e7836dbc43707df97dd475a0c8">SCB_Type::ICIALLU</a></div><div class="ttdeci">__OM uint32_t ICIALLU</div><div class="ttdoc">Offset: 0x250 ( /W) I-Cache Invalidate All to PoU.</div><div class="ttdef"><b>Definição</b> core_cm33.h:558</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga579ae082f58a0317b7ef029b20f52889"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga579ae082f58a0317b7ef029b20f52889">DWT_Type::FUNCTION0</a></div><div class="ttdeci">__IOM uint32_t FUNCTION0</div><div class="ttdoc">Offset: 0x028 (R/W) Function Register 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1145</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5834885903a557674f078f3b71fa8bc8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5834885903a557674f078f3b71fa8bc8">ITM_Type::u32</a></div><div class="ttdeci">__OM uint32_t u32</div><div class="ttdoc">Offset: 0x000 ( /W) Stimulus Port 32-bit.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1040</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga58d1989664a06db6ec2e122eefa9f04a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga58d1989664a06db6ec2e122eefa9f04a">FPU_Type::FPDSCR</a></div><div class="ttdeci">__IOM uint32_t FPDSCR</div><div class="ttdoc">Offset: 0x00C (R/W) Floating-Point Default Status Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1656</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5ae6dde39989f27bae90afc2347deb46"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5ae6dde39989f27bae90afc2347deb46">DWT_Type::COMP2</a></div><div class="ttdeci">__IOM uint32_t COMP2</div><div class="ttdoc">Offset: 0x040 (R/W) Comparator Register 2.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1151</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5b56831e6eacbf93af51fd922dd5bb39"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5b56831e6eacbf93af51fd922dd5bb39">DWT_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdoc">Offset: 0xFCC (R/ ) Device Type Identifier Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1161</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5cafe63493a980fb3fefef896aa0e848"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5cafe63493a980fb3fefef896aa0e848">TPIU_Type::PSCR</a></div><div class="ttdeci">__IOM uint32_t PSCR</div><div class="ttdoc">Offset: 0x308 (R/W) Periodic Synchronization Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1282</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga5eca5a3e5aedd89a9655df8f5798e2b0"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga5eca5a3e5aedd89a9655df8f5798e2b0">SCB_Type::ICIMVAU</a></div><div class="ttdeci">__OM uint32_t ICIMVAU</div><div class="ttdoc">Offset: 0x258 ( /W) I-Cache Invalidate by MVA to PoU.</div><div class="ttdef"><b>Definição</b> core_cm33.h:560</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga60ef95b846b13253386c871d892d49b3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga60ef95b846b13253386c871d892d49b3">APSR_Type::@70::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdoc">bit: 30 Zero condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:348</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga61c2965af5bc0643f9af65620b0e67c9"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga61c2965af5bc0643f9af65620b0e67c9">DWT_Type::COMP0</a></div><div class="ttdeci">__IOM uint32_t COMP0</div><div class="ttdoc">Offset: 0x020 (R/W) Comparator Register 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1143</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6353ca1d1ad9bc1be05d3b5632960113"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6353ca1d1ad9bc1be05d3b5632960113">DWT_Type::PCSR</a></div><div class="ttdeci">__IM uint32_t PCSR</div><div class="ttdoc">Offset: 0x01C (R/ ) Program Counter Sample Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1142</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6362b723d89dd97aa71d72e3ce94465b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6362b723d89dd97aa71d72e3ce94465b">TPIU_Type::CSPSR</a></div><div class="ttdeci">__IOM uint32_t CSPSR</div><div class="ttdoc">Offset: 0x004 (R/W) Current Parallel Port Size Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1274</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga63c69742b24aa1a7d335426811e6e9be"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga63c69742b24aa1a7d335426811e6e9be">DCB_Type::DEMCR</a></div><div class="ttdeci">__IOM uint32_t DEMCR</div><div class="ttdoc">Offset: 0x00C (R/W) Debug Exception and Monitor Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1791</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga655cc2c632f031da038d0fd54a70f572"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga655cc2c632f031da038d0fd54a70f572">xPSR_Type::@72::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdoc">bit: 20..23 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:402</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga65a5db46df2d49e4b7d0cb2a91f362fc"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga65a5db46df2d49e4b7d0cb2a91f362fc">TPIU_Type::CLAIMCLR</a></div><div class="ttdeci">__IOM uint32_t CLAIMCLR</div><div class="ttdoc">Offset: 0xFA4 (R/W) Claim tag clear.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1293</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga66f8cfa49a423b480001a4e101bf842d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga66f8cfa49a423b480001a4e101bf842d">FPU_Type::MVFR1</a></div><div class="ttdeci">__IM uint32_t MVFR1</div><div class="ttdoc">Offset: 0x014 (R/ ) Media and VFP Feature Register 1.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1658</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga6ed4cd7471c9f3c437a5d2cbaccceda7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga6ed4cd7471c9f3c437a5d2cbaccceda7">DCB_Type::DHCSR</a></div><div class="ttdeci">__IOM uint32_t DHCSR</div><div class="ttdoc">Offset: 0x000 (R/W) Debug Halting Control and Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1788</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga713b50b375312a6071685f429ca6af56"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga713b50b375312a6071685f429ca6af56">APSR_Type::@70::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdoc">bit: 0..15 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:342</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga72599d9a15ce1965a2df71d10817f5f8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga72599d9a15ce1965a2df71d10817f5f8">TPIU_Type::FFSR</a></div><div class="ttdeci">__IM uint32_t FFSR</div><div class="ttdoc">Offset: 0x300 (R/ ) Formatter and Flush Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1280</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga730fa6fa281536569892d9b657c610b8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga730fa6fa281536569892d9b657c610b8">APSR_Type::@70::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdoc">bit: 28 Overflow condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:346</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga73bc0205de47b8c09fb694fc1971554f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga73bc0205de47b8c09fb694fc1971554f">xPSR_Type::@72::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdoc">bit: 9..15 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:400</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7456dd3fdea1b9726b9d790c85bbf0cb"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7456dd3fdea1b9726b9d790c85bbf0cb">CONTROL_Type::@73::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdoc">bit: 1 Stack-pointer select</div><div class="ttdef"><b>Definição</b> core_cm33.h:451</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga75d6299150fdcbbcb765e22ff27c432e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga75d6299150fdcbbcb765e22ff27c432e">SCB_Type::MVFR1</a></div><div class="ttdeci">__IM uint32_t MVFR1</div><div class="ttdoc">Offset: 0x244 (R/ ) Media and VFP Feature Register 1.</div><div class="ttdef"><b>Definição</b> core_cm33.h:555</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga75e749410e0a7213aed9249ec44f31bb"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga75e749410e0a7213aed9249ec44f31bb">TPIU_Type::SSPSR</a></div><div class="ttdeci">__IM uint32_t SSPSR</div><div class="ttdoc">Offset: 0x000 (R/ ) Supported Parallel Port Size Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1273</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7a1690d4e23b47430627cae1fdc73e5a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7a1690d4e23b47430627cae1fdc73e5a">TPIU_Type::SPPR</a></div><div class="ttdeci">__IOM uint32_t SPPR</div><div class="ttdoc">Offset: 0x0F0 (R/W) Selected Pin Protocol Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1278</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7a1ba0f875c0e97c1673882b1106e66b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7a1ba0f875c0e97c1673882b1106e66b">SCB_Type::MVFR0</a></div><div class="ttdeci">__IM uint32_t MVFR0</div><div class="ttdoc">Offset: 0x240 (R/ ) Media and VFP Feature Register 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:554</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga7d6b32aac67b18ded927392a83245ace"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga7d6b32aac67b18ded927392a83245ace">TPIU_Type::ACPR</a></div><div class="ttdeci">__IOM uint32_t ACPR</div><div class="ttdoc">Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1276</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga85eb73d1848ac3f82d39d6c3e8910847"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga85eb73d1848ac3f82d39d6c3e8910847">DWT_Type::COMP3</a></div><div class="ttdeci">__IOM uint32_t COMP3</div><div class="ttdoc">Offset: 0x050 (R/W) Comparator Register 3.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1155</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8b30614f34e71ec9a9f16879dba6c8db"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8b30614f34e71ec9a9f16879dba6c8db">DIB_Type::DDEVTYPE</a></div><div class="ttdeci">__IM uint32_t DDEVTYPE</div><div class="ttdoc">Offset: 0x010 (R/ ) SCS Device Type Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1948</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga8dfcf25675f9606aa305c46e85182e4e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga8dfcf25675f9606aa305c46e85182e4e">DWT_Type::FUNCTION1</a></div><div class="ttdeci">__IOM uint32_t FUNCTION1</div><div class="ttdoc">Offset: 0x038 (R/W) Function Register 1.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1149</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga91568edfba4a40c3f90196b7cda6f0ab"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga91568edfba4a40c3f90196b7cda6f0ab">DCB_Type::DCRDR</a></div><div class="ttdeci">__IOM uint32_t DCRDR</div><div class="ttdoc">Offset: 0x008 (R/W) Debug Core Register Data Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1790</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga962a970dfd286cad7f8a8577e87d4ad3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga962a970dfd286cad7f8a8577e87d4ad3">ITM_Type::u16</a></div><div class="ttdeci">__OM uint16_t u16</div><div class="ttdoc">Offset: 0x000 ( /W) Stimulus Port 16-bit.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1039</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga982681bd736ffd30cdfa52bb8c6e7732"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga982681bd736ffd30cdfa52bb8c6e7732">APSR_Type::@70::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdoc">bit: 31 Negative condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:349</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9c9a1d805f8e99b9fd3ab4f455b6333a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9c9a1d805f8e99b9fd3ab4f455b6333a">SCB_Type::ID_AFR</a></div><div class="ttdeci">__IM uint32_t ID_AFR</div><div class="ttdoc">Offset: 0x04C (R/ ) Auxiliary Feature Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:539</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_ga9fe20c16c5167ca61486caf6832686d1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#ga9fe20c16c5167ca61486caf6832686d1">DWT_Type::EXCCNT</a></div><div class="ttdeci">__IOM uint32_t EXCCNT</div><div class="ttdoc">Offset: 0x00C (R/W) Exception Overhead Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1138</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa151f4dedec63032b8d66830529bdbd4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa151f4dedec63032b8d66830529bdbd4">TPIU_Type::FFCR</a></div><div class="ttdeci">__IOM uint32_t FFCR</div><div class="ttdoc">Offset: 0x304 (R/W) Formatter and Flush Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1281</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa5ad72117900f908adc6191a50b473c4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa5ad72117900f908adc6191a50b473c4">TPIU_Type::ITATBCTR0</a></div><div class="ttdeci">__IM uint32_t ITATBCTR0</div><div class="ttdoc">Offset: 0xEF8 (R/ ) Integration Test ATB Control Register 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1288</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa6b05689ebe06d5be6ae981d95d70750"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa6b05689ebe06d5be6ae981d95d70750">SCB_Type::SFSR</a></div><div class="ttdeci">__IOM uint32_t SFSR</div><div class="ttdoc">Offset: 0x0E4 (R/W) Secure Fault Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:549</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdoc">Value identifying ITM_RxBuffer is ready for next character.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3169</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaab3cc92ef07bc1f04b3a3aa6db2c2d55"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaab3cc92ef07bc1f04b3a3aa6db2c2d55">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IOM uint32_t DCRDR</div><div class="ttdef"><b>Definição</b> core_cm33.h:2114</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaae3caeea159ab54859ea11397f942cfa"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaae3caeea159ab54859ea11397f942cfa">SCB_Type::DCCMVAU</a></div><div class="ttdeci">__OM uint32_t DCCMVAU</div><div class="ttdoc">Offset: 0x264 ( /W) D-Cache Clean by MVA to PoU.</div><div class="ttdef"><b>Definição</b> core_cm33.h:563</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaaf783d9889cc340a4fca0624cdd4a0ec"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaaf783d9889cc340a4fca0624cdd4a0ec">SCB_Type::BPIALL</a></div><div class="ttdeci">__OM uint32_t BPIALL</div><div class="ttdoc">Offset: 0x278 ( /W) Branch Predictor Invalidate All.</div><div class="ttdef"><b>Definição</b> core_cm33.h:568</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab1b60d6600c38abae515bab8e86a188f"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab1b60d6600c38abae515bab8e86a188f">DWT_Type::FUNCTION2</a></div><div class="ttdeci">__IOM uint32_t FUNCTION2</div><div class="ttdoc">Offset: 0x048 (R/W) Function Register 2.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1153</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab65372404ce64b0f0b35e2709429404e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab65372404ce64b0f0b35e2709429404e">SCB_Type::AFSR</a></div><div class="ttdeci">__IOM uint32_t AFSR</div><div class="ttdoc">Offset: 0x03C (R/W) Auxiliary Fault Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:536</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gab95cc818be9fa7d25ae516f3fe6b7788"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gab95cc818be9fa7d25ae516f3fe6b7788">SCB_Type::DCCSW</a></div><div class="ttdeci">__OM uint32_t DCCSW</div><div class="ttdoc">Offset: 0x26C ( /W) D-Cache Clean by Set-way.</div><div class="ttdef"><b>Definição</b> core_cm33.h:565</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gabf58a2dba152811ace348ab9b0640d71"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gabf58a2dba152811ace348ab9b0640d71">IPSR_Type::@71::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdoc">bit: 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:381</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac3ee2c30a1ac4ed34c8a866a17decd53"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac3ee2c30a1ac4ed34c8a866a17decd53">ITM_ReceiveChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_ReceiveChar(void)</div><div class="ttdoc">ITM Receive Character.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3201</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac62cfff08e6f055e0101785bad7094cd"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac62cfff08e6f055e0101785bad7094cd">CONTROL_Type::FPCA</a></div><div class="ttdeci">uint32_t FPCA</div><div class="ttdoc">bit: 2 Floating-point context active</div><div class="ttdef"><b>Definição</b> core_cm33.h:452</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac681f266e20b3b3591b961e13633ae13"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac681f266e20b3b3591b961e13633ae13">APSR_Type::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdoc">bit: 20..26 Reserved</div><div class="ttdef"><b>Definição</b> core_cm33.h:344</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac6a860c1b8d8154a1f00d99d23b67764"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac6a860c1b8d8154a1f00d99d23b67764">SCB_Type::CPACR</a></div><div class="ttdeci">__IOM uint32_t CPACR</div><div class="ttdoc">Offset: 0x088 (R/W) Coprocessor Access Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:546</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gac90a497bd64286b84552c2c553d3419e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gac90a497bd64286b84552c2c553d3419e">ITM_SendChar</a></div><div class="ttdeci">__STATIC_INLINE uint32_t ITM_SendChar(uint32_t ch)</div><div class="ttdoc">ITM Send Character.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3180</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacb422b138358cc6b645bb6e367f142cb"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacb422b138358cc6b645bb6e367f142cb">ITM_Type::DEVTYPE</a></div><div class="ttdeci">__IM uint32_t DEVTYPE</div><div class="ttdoc">Offset: 0xFCC (R/ ) Device Type Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1057</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacc05d89bdb1b4fe2fa499920ec02d0b1"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacc05d89bdb1b4fe2fa499920ec02d0b1">DWT_Type::LSUCNT</a></div><div class="ttdeci">__IOM uint32_t LSUCNT</div><div class="ttdoc">Offset: 0x014 (R/W) LSU Count Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1140</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacc42ffa5fe661df6339dc3e9a61f57d7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacc42ffa5fe661df6339dc3e9a61f57d7">TPIU_Type::CLAIMSET</a></div><div class="ttdeci">__IOM uint32_t CLAIMSET</div><div class="ttdoc">Offset: 0xFA0 (R/W) Claim tag set.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1292</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacd03c6858f7b678dab6a6121462e7807"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacd03c6858f7b678dab6a6121462e7807">ITM_Type::TER</a></div><div class="ttdeci">__IOM uint32_t TER</div><div class="ttdoc">Offset: 0xE00 (R/W) Trace Enable Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1043</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacdb69ed78bf360ce7107d359a1e35e8b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacdb69ed78bf360ce7107d359a1e35e8b">TPIU_Type::ITFTTD0</a></div><div class="ttdeci">__IM uint32_t ITFTTD0</div><div class="ttdoc">Offset: 0xEEC (R/ ) Integration Test FIFO Test Data 0 Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1285</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gacdf02aeb2b7c1eb26a0cbb8b0d51d1d4">DCB_Type::DAUTHCTRL</a></div><div class="ttdeci">__IOM uint32_t DAUTHCTRL</div><div class="ttdoc">Offset: 0x014 (R/W) Debug Authentication Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1793</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad1dc5d943a3ad1623cb25e208110b946"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad1dc5d943a3ad1623cb25e208110b946">DIB_Type::DDEVARCH</a></div><div class="ttdeci">__IM uint32_t DDEVARCH</div><div class="ttdoc">Offset: 0x00C (R/ ) SCS Device Architecture Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1947</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad3884e8b6504ec63c1eaa8742e94df3d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad3884e8b6504ec63c1eaa8742e94df3d">SCB_Type::CSSELR</a></div><div class="ttdeci">__IOM uint32_t CSSELR</div><div class="ttdoc">Offset: 0x084 (R/W) Cache Size Selection Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:545</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad465e0badea7361203f064b371739361"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad465e0badea7361203f064b371739361">TPIU_Type::ITFTTD1</a></div><div class="ttdeci">__IM uint32_t ITFTTD1</div><div class="ttdoc">Offset: 0xEFC (R/ ) Integration Test FIFO Test Data 1 Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1289</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad63554e4650da91a8e79929cbb63db66"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad63554e4650da91a8e79929cbb63db66">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IOM uint32_t DHCSR</div><div class="ttdef"><b>Definição</b> core_cm33.h:2112</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad70825dd0869b7ccd07fb2b8680fcdb6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad70825dd0869b7ccd07fb2b8680fcdb6">SCB_Type::STIR</a></div><div class="ttdeci">__OM uint32_t STIR</div><div class="ttdoc">Offset: 0x200 ( /W) Software Triggered Interrupt Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:552</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad8b3172c16ef6aaa1691d88b61b47993"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad8b3172c16ef6aaa1691d88b61b47993">DIB_Type::DAUTHSTATUS</a></div><div class="ttdeci">__IM uint32_t DAUTHSTATUS</div><div class="ttdoc">Offset: 0x008 (R/ ) Debug Authentication Status Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1946</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad9899f5775251cf5ef0cb0845527afc2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad9899f5775251cf5ef0cb0845527afc2">SCB_Type::CLIDR</a></div><div class="ttdeci">__IM uint32_t CLIDR</div><div class="ttdoc">Offset: 0x078 (R/ ) Cache Level ID register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:542</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gad9fa5e915e038e20b9be88d54d432fb8"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gad9fa5e915e038e20b9be88d54d432fb8">CoreDebug_Type::DSCSR</a></div><div class="ttdeci">__IOM uint32_t DSCSR</div><div class="ttdef"><b>Definição</b> core_cm33.h:2118</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gada1d3119c020983fdc949c2ccd406caa"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gada1d3119c020983fdc949c2ccd406caa">SCB_Type::ID_DFR</a></div><div class="ttdeci">__IM uint32_t ID_DFR</div><div class="ttdoc">Offset: 0x048 (R/ ) Debug Feature Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:538</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadab539fdfb991718401475bf6853669c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadab539fdfb991718401475bf6853669c">CONTROL_Type::SFPA</a></div><div class="ttdeci">uint32_t SFPA</div><div class="ttdoc">bit: 3 Secure floating-point active</div><div class="ttdef"><b>Definição</b> core_cm33.h:453</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadcb98a5b9c93b0cb69cdb7af5638f32e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadcb98a5b9c93b0cb69cdb7af5638f32e">APSR_Type::GE</a></div><div class="ttdeci">uint32_t GE</div><div class="ttdoc">bit: 16..19 Greater than or Equal flags</div><div class="ttdef"><b>Definição</b> core_cm33.h:343</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadd790c53410023b3b581919bb681fe2a"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadd790c53410023b3b581919bb681fe2a">DWT_Type::CTRL</a></div><div class="ttdeci">__IOM uint32_t CTRL</div><div class="ttdoc">Offset: 0x000 (R/W) Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1135</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gadd7cbd2b0abd8954d62cd7831796ac7c"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gadd7cbd2b0abd8954d62cd7831796ac7c">xPSR_Type::Q</a></div><div class="ttdeci">uint32_t Q</div><div class="ttdoc">bit: 27 Saturation condition flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:405</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaddab25d3439fda1a7eff9ef21a8c3686"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaddab25d3439fda1a7eff9ef21a8c3686">DCB_Type::DCRSR</a></div><div class="ttdeci">__OM uint32_t DCRSR</div><div class="ttdoc">Offset: 0x004 ( /W) Debug Core Register Selector Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1789</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae1080138c891901a8358f083452b8e46"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae1080138c891901a8358f083452b8e46">xPSR_Type::@72::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdoc">bit: 29 Carry condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:407</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae60dbff3143d15cd04ac984084d8fbc7"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae60dbff3143d15cd04ac984084d8fbc7">DWT_Type::DEVARCH</a></div><div class="ttdeci">__IM uint32_t DEVARCH</div><div class="ttdoc">Offset: 0xFBC (R/ ) Device Type Architecture Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1159</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae61ce9ca5917735325cd93b0fb21dd29"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae61ce9ca5917735325cd93b0fb21dd29">ITM_CheckChar</a></div><div class="ttdeci">__STATIC_INLINE int32_t ITM_CheckChar(void)</div><div class="ttdoc">ITM Check Character.</div><div class="ttdef"><b>Definição</b> core_cm33.h:3221</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae773bf9f9dac64e6c28b14aa39f74275"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae773bf9f9dac64e6c28b14aa39f74275">ITM_Type::u8</a></div><div class="ttdeci">__OM uint8_t u8</div><div class="ttdoc">Offset: 0x000 ( /W) Stimulus Port 8-bit.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1038</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gae907229ba50538bf370fbdfd54c099a2"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gae907229ba50538bf370fbdfd54c099a2">ITM_Type::TPR</a></div><div class="ttdeci">__IOM uint32_t TPR</div><div class="ttdoc">Offset: 0xE40 (R/W) Trace Privilege Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1045</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaeb3126abc4c258a858f21f356c0df6ee"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaeb3126abc4c258a858f21f356c0df6ee">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IOM uint32_t DEMCR</div><div class="ttdef"><b>Definição</b> core_cm33.h:2115</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaedfb820c68f4aefb3b6d7b973b913f45"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaedfb820c68f4aefb3b6d7b973b913f45">xPSR_Type::@72::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdoc">bit: 0.</div><div class="ttdef"><b>Definição</b> core_cm33.h:399</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaee071dac09a3e1971cd477eaf1041cb6"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaee071dac09a3e1971cd477eaf1041cb6">xPSR_Type::@72::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdoc">bit: 24 Thumb bit (read 0)</div><div class="ttdef"><b>Definição</b> core_cm33.h:403</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf1b708c5e413739150df3d16ca3b7061"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf1b708c5e413739150df3d16ca3b7061">FPU_Type::FPCCR</a></div><div class="ttdeci">__IOM uint32_t FPCCR</div><div class="ttdoc">Offset: 0x004 (R/W) Floating-Point Context Control Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1654</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf3fe705fef8762763b6d61dbdf0ccc3d"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf3fe705fef8762763b6d61dbdf0ccc3d">SCB_Type::CTR</a></div><div class="ttdeci">__IM uint32_t CTR</div><div class="ttdoc">Offset: 0x07C (R/ ) Cache Type register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:543</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf50f7a0a9574fe0e24a68bb4eca75140"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf50f7a0a9574fe0e24a68bb4eca75140">SCB_Type::DCCISW</a></div><div class="ttdeci">__OM uint32_t DCCISW</div><div class="ttdoc">Offset: 0x274 ( /W) D-Cache Clean and Invalidate by Set-way.</div><div class="ttdef"><b>Definição</b> core_cm33.h:567</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gaf907cf64577eaf927dac6787df6dd98b"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gaf907cf64577eaf927dac6787df6dd98b">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__OM uint32_t DCRSR</div><div class="ttdef"><b>Definição</b> core_cm33.h:2113</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafc5d82ae575c1437b46d7b3928357dc3"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafc5d82ae575c1437b46d7b3928357dc3">TPIU_Type::DEVID</a></div><div class="ttdeci">__IM uint32_t DEVID</div><div class="ttdoc">Offset: 0xFC8 (R/ ) Device Configuration Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:1295</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafd063c9297a1a3b67e6d1d5e179e6a0e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafd063c9297a1a3b67e6d1d5e179e6a0e">SCB_Type::CCSIDR</a></div><div class="ttdeci">__IM uint32_t CCSIDR</div><div class="ttdoc">Offset: 0x080 (R/ ) Cache Size ID Register.</div><div class="ttdef"><b>Definição</b> core_cm33.h:544</div></div>
<div class="ttc" id="agroup__CMSIS__core__DebugFunctions_html_gafd1a013cb276d15ecc59137d2b9ecd4e"><div class="ttname"><a href="group__CMSIS__core__DebugFunctions.html#gafd1a013cb276d15ecc59137d2b9ecd4e">xPSR_Type::@72::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdoc">bit: 28 Overflow condition code flag</div><div class="ttdef"><b>Definição</b> core_cm33.h:406</div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group__Configuration__of__CMSIS.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdef"><b>Definição</b> RP2040.h:42</div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__Configuration__of__CMSIS.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdoc">Number of Bits used for Priority Levels</div><div class="ttdef"><b>Definição</b> RP2040.h:87</div></div>
<div class="ttc" id="agroup__Configuration__of__CMSIS_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__Configuration__of__CMSIS.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdoc">-1 System Tick Timer</div><div class="ttdef"><b>Definição</b> RP2040.h:49</div></div>
<div class="ttc" id="apico__divider__nesting__test_8c_html_a0b4d1ad82ace098e820dde96e7e393e2"><div class="ttname"><a href="pico__divider__nesting__test_8c.html#a0b4d1ad82ace098e820dde96e7e393e2">count</a></div><div class="ttdeci">volatile uint32_t count[3]</div><div class="ttdef"><b>Definição</b> pico_divider_nesting_test.c:16</div></div>
<div class="ttc" id="astructCoreDebug__Type_html"><div class="ttname"><a href="structCoreDebug__Type.html">CoreDebug_Type</a></div><div class="ttdef"><b>Definição</b> core_cm33.h:2111</div></div>
<div class="ttc" id="astructDCB__Type_html"><div class="ttname"><a href="structDCB__Type.html">DCB_Type</a></div><div class="ttdoc">Structure type to access the Debug Control Block Registers (DCB).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1787</div></div>
<div class="ttc" id="astructDIB__Type_html"><div class="ttname"><a href="structDIB__Type.html">DIB_Type</a></div><div class="ttdoc">Structure type to access the Debug Identification Block Registers (DIB).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1943</div></div>
<div class="ttc" id="astructDWT__Type_html"><div class="ttname"><a href="structDWT__Type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1134</div></div>
<div class="ttc" id="astructFPU__Type_html"><div class="ttname"><a href="structFPU__Type.html">FPU_Type</a></div><div class="ttdoc">Structure type to access the Floating Point Unit (FPU).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1652</div></div>
<div class="ttc" id="astructITM__Type_html"><div class="ttname"><a href="structITM__Type.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1035</div></div>
<div class="ttc" id="astructNVIC__Type_html"><div class="ttname"><a href="structNVIC__Type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:330</div></div>
<div class="ttc" id="astructSCB__Type_html"><div class="ttname"><a href="structSCB__Type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:357</div></div>
<div class="ttc" id="astructSCnSCB__Type_html"><div class="ttname"><a href="structSCnSCB__Type.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB.</div><div class="ttdef"><b>Definição</b> core_cm33.h:958</div></div>
<div class="ttc" id="astructSysTick__Type_html"><div class="ttname"><a href="structSysTick__Type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:474</div></div>
<div class="ttc" id="astructTPIU__Type_html"><div class="ttname"><a href="structTPIU__Type.html">TPIU_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Unit Register (TPIU).</div><div class="ttdef"><b>Definição</b> core_cm33.h:1272</div></div>
<div class="ttc" id="aunionAPSR__Type_html"><div class="ttname"><a href="unionAPSR__Type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:212</div></div>
<div class="ttc" id="aunionCONTROL__Type_html"><div class="ttname"><a href="unionCONTROL__Type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:299</div></div>
<div class="ttc" id="aunionIPSR__Type_html"><div class="ttname"><a href="unionIPSR__Type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:242</div></div>
<div class="ttc" id="aunionxPSR__Type_html"><div class="ttname"><a href="unionxPSR__Type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definição</b> core_cm0plus.h:260</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_436b3088c157a85dc167e6ddffc5dacd.html">rp2_common</a></li><li class="navelem"><a class="el" href="dir_0e8989fea8ccf099f0fc16208c8507bd.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_16c3c216facd2c52f74cd3e97b828a25.html">stub</a></li><li class="navelem"><a class="el" href="dir_2f19d458558785900f66b853aadf1e7a.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_42066cd9125f0e3528eb9491a6c86fd5.html">Core</a></li><li class="navelem"><a class="el" href="dir_4f88a420711dfc5bfe027d9bc210ba35.html">Include</a></li><li class="navelem"><a class="el" href="core__cm33_8h.html">core_cm33.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
