#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2015.09
# platform  : Linux 2.6.32-696.18.7.el6.x86_64
# version   : 2015.09 FCS 64 bits
# build date: 2015.09.29 22:07:32 PDT
#----------------------------------------
# started Wed Mar 14 20:25:53 CDT 2018
# hostname  : kamek
# pid       : 10626
# arguments : '-label' 'session_0' '-console' 'kamek:45368' '-style' 'windows' '-proj' '/home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2015 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/sshaikh1/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { wallace_abc_adder.v wallace_abc_adder_top.v cond_sum16.v  cond_sum32.v  cond_sum8.v  microarch.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file wallace_abc_adder.v
[-- (VERI-1482)] Analyzing Verilog file wallace_abc_adder_top.v
[ERROR (VERI-1125)] wallace_abc_adder_top.v(1): no definition for port C
[ERROR (VERI-1171)] wallace_abc_adder_top.v(7): port COUT is not defined
[ERROR (VERI-1072)] wallace_abc_adder_top.v(26): module wallace_abc_adder_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1125)] wallace_abc_adder_top.v(1): no definition for port C
	[ERROR (VERI-1171)] wallace_abc_adder_top.v(7): port COUT is not defined
	[ERROR (VERI-1072)] wallace_abc_adder_top.v(26): module wallace_abc_adder_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).

% include /home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% 
%% #Reading the files 
%% analyze -v2k { wallace_abc_adder.v wallace_abc_adder_top.v cond_sum16.v  cond_sum32.v  cond_sum8.v  microarch.v };
WARNING (WCD032): Passing arguments to "analyze" as lists has been deprecated.
    For message help, type "help -message wcd032"
[-- (VERI-1482)] Analyzing Verilog file wallace_abc_adder.v
[WARN (VERI-1206)] wallace_abc_adder.v(18): overwriting previous definition of module wallace_abc_adder
[INFO (VERI-2142)] wallace_abc_adder.v(18): previous definition of module wallace_abc_adder is here
[-- (VERI-1482)] Analyzing Verilog file wallace_abc_adder_top.v
[ERROR (VERI-1125)] wallace_abc_adder_top.v(1): no definition for port C
[ERROR (VERI-1072)] wallace_abc_adder_top.v(25): module wallace_abc_adder_top ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1125)] wallace_abc_adder_top.v(1): no definition for port C
	[ERROR (VERI-1072)] wallace_abc_adder_top.v(25): module wallace_abc_adder_top ignored due to previous errors
ERROR at line 5 in file /home/ecelrc/students/sshaikh1/microarch/rtl/cond_sum/lab4.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).

INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
