# //  ModelSim SE-64 10.6b May 25 2017Linux 4.15.0-48-generic
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 13:53:17 on May 17,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): (vopt-1167) Index value 11 (of type ieee.NUMERIC_STD.UNSIGNED) is out of range 2 downto 0.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 13:55:51 on May 17,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): (vcom-1167) Index value 11 (of type ieee.NUMERIC_STD.UNSIGNED) is out of range 2 downto 0.
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 13:55:52 on May 17,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
do {top_simulate.do}
# End time: 13:56:04 on May 17,2019, Elapsed time: 0:02:47
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 13:56:04 on May 17,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd(51): (vopt-1167) Index value 11 (of type ieee.NUMERIC_STD.UNSIGNED) is out of range 2 downto 0.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
do {top_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Model Technology ModelSim SE-64 vmap 10.6b Lib Mapping Utility 2017.05 May 25 2017
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vcom 10.6b Compiler 2017.05 May 25 2017
# Start time: 14:00:07 on May 17,2019
# vcom -reportprogress 300 -64 -2008 -work xil_defaultlib ../../../../DTC-front.srcs/sources_1/new/DataTypes.vhd ../../../../DTC-front.srcs/sources_1/new/LinkFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/LinkGenerator.vhd ../../../../DTC-front.srcs/sources_1/new/StubFormatter.vhd ../../../../DTC-front.srcs/sources_1/new/top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package data_types
# -- Loading package data_types
# -- Compiling entity LinkFormatter
# -- Compiling architecture Behavioral of LinkFormatter
# -- Compiling entity LinkGenerator
# -- Compiling architecture Behavioral of LinkGenerator
# -- Compiling entity StubFormatter
# -- Compiling architecture Behavioral of StubFormatter
# -- Compiling entity top
# -- Compiling architecture Behavioral of top
# -- Loading entity LinkGenerator
# -- Loading entity LinkFormatter
# -- Loading entity StubFormatter
# End time: 14:00:07 on May 17,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do {top_simulate.do}
# End time: 14:00:09 on May 17,2019, Elapsed time: 0:04:05
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:00:09 on May 17,2019
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
run 1000ns
do {top_simulate.do}
# End time: 14:05:26 on May 17,2019, Elapsed time: 0:05:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -L xil_defaultlib -L secureip -lib xil_defaultlib xil_defaultlib.top 
# Start time: 14:05:26 on May 17,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.data_types
# Loading work.top(behavioral)#1
# Loading work.linkgenerator(behavioral)#1
# Loading work.linkformatter(behavioral)#1
# Loading work.stubformatter(behavioral)#1
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run 1000ns
run 1000ns
run 10000ns
# End time: 15:02:05 on May 17,2019, Elapsed time: 0:56:39
# Errors: 0, Warnings: 0
