#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014b3b39a800 .scope module, "testbenchALU" "testbenchALU" 2 1;
 .timescale 0 0;
v0000014b3b402840_0 .var "bcd1", 15 0;
v0000014b3b401620_0 .var "bcd2", 15 0;
v0000014b3b402d40_0 .net "bcd_out", 15 0, v0000014b3b401940_0;  1 drivers
v0000014b3b402f20_0 .var "clear", 0 0;
v0000014b3b401a80_0 .var "clk", 0 0;
v0000014b3b4016c0_0 .var "op_selected", 1 0;
v0000014b3b401bc0_0 .net "special_signal", 0 0, v0000014b3b402700_0;  1 drivers
S_0000014b3b39a990 .scope module, "uut" "ALU" 2 15, 3 1 0, S_0000014b3b39a800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 16 "bcd1";
    .port_info 3 /INPUT 16 "bcd2";
    .port_info 4 /INPUT 2 "op_selected";
    .port_info 5 /OUTPUT 16 "bcd_out";
    .port_info 6 /OUTPUT 1 "special_signal";
v0000014b3b402340_0 .net "bcd1", 15 0, v0000014b3b402840_0;  1 drivers
v0000014b3b402020_0 .net "bcd2", 15 0, v0000014b3b401620_0;  1 drivers
v0000014b3b401940_0 .var "bcd_out", 15 0;
v0000014b3b4025c0_0 .var "bin1", 13 0;
v0000014b3b401760_0 .var "bin2", 13 0;
v0000014b3b401b20_0 .var "bin_result", 13 0;
v0000014b3b402200_0 .net "clear", 0 0, v0000014b3b402f20_0;  1 drivers
v0000014b3b4028e0_0 .net "clk", 0 0, v0000014b3b401a80_0;  1 drivers
v0000014b3b401580_0 .var/i "i", 31 0;
v0000014b3b401300_0 .net "mul100_out1", 13 0, v0000014b3b3a8140_0;  1 drivers
v0000014b3b4027a0_0 .net "mul100_out2", 13 0, v0000014b3b3a7ce0_0;  1 drivers
v0000014b3b401440_0 .net "mul10_out1", 13 0, v0000014b3b3a86e0_0;  1 drivers
v0000014b3b4022a0_0 .net "mul10_out2", 13 0, v0000014b3b401120_0;  1 drivers
o0000014b3b3ab848 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000014b3b401da0_0 .net "mul10k_out1", 13 0, o0000014b3b3ab848;  0 drivers
o0000014b3b3ab878 .functor BUFZ 14, C4<zzzzzzzzzzzzzz>; HiZ drive
v0000014b3b402980_0 .net "mul10k_out2", 13 0, o0000014b3b3ab878;  0 drivers
v0000014b3b4013a0_0 .net "mul1k_out1", 13 0, v0000014b3b4011c0_0;  1 drivers
v0000014b3b401ee0_0 .net "mul1k_out2", 13 0, v0000014b3b4019e0_0;  1 drivers
v0000014b3b401800_0 .net "op_selected", 1 0, v0000014b3b4016c0_0;  1 drivers
v0000014b3b402700_0 .var "special_signal", 0 0;
E_0000014b3b37f560 .event anyedge, v0000014b3b401b20_0;
E_0000014b3b3807e0 .event anyedge, v0000014b3b402200_0, v0000014b3b401800_0, v0000014b3b4025c0_0, v0000014b3b401760_0;
E_0000014b3b37fe60/0 .event anyedge, v0000014b3b3a86e0_0, v0000014b3b3a8140_0, v0000014b3b4011c0_0, v0000014b3b401da0_0;
E_0000014b3b37fe60/1 .event anyedge, v0000014b3b401120_0, v0000014b3b3a7ce0_0, v0000014b3b4019e0_0, v0000014b3b402980_0;
E_0000014b3b37fe60 .event/or E_0000014b3b37fe60/0, E_0000014b3b37fe60/1;
L_0000014b3b4018a0 .part v0000014b3b402840_0, 0, 4;
L_0000014b3b402de0 .part v0000014b3b402840_0, 4, 4;
L_0000014b3b401e40 .part v0000014b3b402840_0, 8, 4;
L_0000014b3b401c60 .part v0000014b3b401620_0, 0, 4;
L_0000014b3b401080 .part v0000014b3b401620_0, 4, 4;
L_0000014b3b401d00 .part v0000014b3b401620_0, 8, 4;
S_0000014b3b3957f0 .scope module, "mul100_inst1" "mul100" 3 22, 4 17 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000014b3b3a7f60_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b3a7a60_0 .var "extended_in100", 13 0;
v0000014b3b3a7e20_0 .net "in100", 3 0, L_0000014b3b402de0;  1 drivers
v0000014b3b3a8000_0 .var "in32", 13 0;
v0000014b3b3a7920_0 .var "in4", 13 0;
v0000014b3b3a7c40_0 .var "in64", 13 0;
v0000014b3b3a8140_0 .var "out100", 13 0;
E_0000014b3b3801e0/0 .event anyedge, v0000014b3b3a7e20_0, v0000014b3b3a7a60_0, v0000014b3b3a7c40_0, v0000014b3b3a8000_0;
E_0000014b3b3801e0/1 .event anyedge, v0000014b3b3a7920_0;
E_0000014b3b3801e0 .event/or E_0000014b3b3801e0/0, E_0000014b3b3801e0/1;
S_0000014b3b3a8fb0 .scope module, "mul100_inst2" "mul100" 3 27, 4 17 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in100";
    .port_info 2 /OUTPUT 14 "out100";
v0000014b3b3a83c0_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b3a7b00_0 .var "extended_in100", 13 0;
v0000014b3b3a80a0_0 .net "in100", 3 0, L_0000014b3b401080;  1 drivers
v0000014b3b3a77e0_0 .var "in32", 13 0;
v0000014b3b3a7ba0_0 .var "in4", 13 0;
v0000014b3b3a79c0_0 .var "in64", 13 0;
v0000014b3b3a7ce0_0 .var "out100", 13 0;
E_0000014b3b3802e0/0 .event anyedge, v0000014b3b3a80a0_0, v0000014b3b3a7b00_0, v0000014b3b3a79c0_0, v0000014b3b3a77e0_0;
E_0000014b3b3802e0/1 .event anyedge, v0000014b3b3a7ba0_0;
E_0000014b3b3802e0 .event/or E_0000014b3b3802e0/0, E_0000014b3b3802e0/1;
S_0000014b3b395980 .scope module, "mul10_inst1" "mul10" 3 21, 4 1 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000014b3b3a8280_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b3a7880_0 .var "extended_in10", 13 0;
v0000014b3b3a81e0_0 .net "in10", 3 0, L_0000014b3b4018a0;  1 drivers
v0000014b3b3a8320_0 .var "in2", 13 0;
v0000014b3b3a7d80_0 .var "in3", 13 0;
v0000014b3b3a86e0_0 .var "out10", 13 0;
E_0000014b3b380ae0 .event anyedge, v0000014b3b3a81e0_0, v0000014b3b3a7880_0, v0000014b3b3a7d80_0, v0000014b3b3a8320_0;
S_0000014b3b392820 .scope module, "mul10_inst2" "mul10" 3 26, 4 1 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in10";
    .port_info 2 /OUTPUT 14 "out10";
v0000014b3b3a8460_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b3a8500_0 .var "extended_in10", 13 0;
v0000014b3b3a7ec0_0 .net "in10", 3 0, L_0000014b3b401c60;  1 drivers
v0000014b3b3a85a0_0 .var "in2", 13 0;
v0000014b3b3a8640_0 .var "in3", 13 0;
v0000014b3b401120_0 .var "out10", 13 0;
E_0000014b3b380620 .event anyedge, v0000014b3b3a7ec0_0, v0000014b3b3a8500_0, v0000014b3b3a8640_0, v0000014b3b3a85a0_0;
S_0000014b3b3929b0 .scope module, "mul1k_inst1" "mul1k" 3 23, 4 34 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000014b3b402660_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b4014e0_0 .var "extended_in1k", 13 0;
v0000014b3b4020c0_0 .var "in1024", 13 0;
v0000014b3b4023e0_0 .var "in16", 13 0;
v0000014b3b402c00_0 .net "in1k", 3 0, L_0000014b3b401e40;  1 drivers
v0000014b3b401f80_0 .var "in8", 13 0;
v0000014b3b4011c0_0 .var "out1k", 13 0;
E_0000014b3b3809e0/0 .event anyedge, v0000014b3b402c00_0, v0000014b3b4014e0_0, v0000014b3b4020c0_0, v0000014b3b4023e0_0;
E_0000014b3b3809e0/1 .event anyedge, v0000014b3b401f80_0;
E_0000014b3b3809e0 .event/or E_0000014b3b3809e0/0, E_0000014b3b3809e0/1;
S_0000014b3b352830 .scope module, "mul1k_inst2" "mul1k" 3 28, 4 34 0, S_0000014b3b39a990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "in1k";
    .port_info 2 /OUTPUT 14 "out1k";
v0000014b3b402ca0_0 .net "clk", 0 0, v0000014b3b401a80_0;  alias, 1 drivers
v0000014b3b402160_0 .var "extended_in1k", 13 0;
v0000014b3b402520_0 .var "in1024", 13 0;
v0000014b3b402480_0 .var "in16", 13 0;
v0000014b3b402e80_0 .net "in1k", 3 0, L_0000014b3b401d00;  1 drivers
v0000014b3b401260_0 .var "in8", 13 0;
v0000014b3b4019e0_0 .var "out1k", 13 0;
E_0000014b3b3803a0/0 .event anyedge, v0000014b3b402e80_0, v0000014b3b402160_0, v0000014b3b402520_0, v0000014b3b402480_0;
E_0000014b3b3803a0/1 .event anyedge, v0000014b3b401260_0;
E_0000014b3b3803a0 .event/or E_0000014b3b3803a0/0, E_0000014b3b3803a0/1;
    .scope S_0000014b3b395980;
T_0 ;
    %wait E_0000014b3b380ae0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b3a81e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b3a7880_0, 0, 14;
    %load/vec4 v0000014b3b3a7880_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a7d80_0, 0, 14;
    %load/vec4 v0000014b3b3a7880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a8320_0, 0, 14;
    %load/vec4 v0000014b3b3a7d80_0;
    %load/vec4 v0000014b3b3a8320_0;
    %add;
    %store/vec4 v0000014b3b3a86e0_0, 0, 14;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000014b3b3957f0;
T_1 ;
    %wait E_0000014b3b3801e0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b3a7e20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b3a7a60_0, 0, 14;
    %load/vec4 v0000014b3b3a7a60_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a7c40_0, 0, 14;
    %load/vec4 v0000014b3b3a7a60_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a8000_0, 0, 14;
    %load/vec4 v0000014b3b3a7a60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a7920_0, 0, 14;
    %load/vec4 v0000014b3b3a7c40_0;
    %load/vec4 v0000014b3b3a8000_0;
    %add;
    %load/vec4 v0000014b3b3a7920_0;
    %add;
    %store/vec4 v0000014b3b3a8140_0, 0, 14;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000014b3b3929b0;
T_2 ;
    %wait E_0000014b3b3809e0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b402c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b4014e0_0, 0, 14;
    %load/vec4 v0000014b3b4014e0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b4020c0_0, 0, 14;
    %load/vec4 v0000014b3b4014e0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b4023e0_0, 0, 14;
    %load/vec4 v0000014b3b4014e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b401f80_0, 0, 14;
    %load/vec4 v0000014b3b4020c0_0;
    %load/vec4 v0000014b3b4023e0_0;
    %sub;
    %load/vec4 v0000014b3b401f80_0;
    %sub;
    %store/vec4 v0000014b3b4011c0_0, 0, 14;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014b3b392820;
T_3 ;
    %wait E_0000014b3b380620;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b3a7ec0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b3a8500_0, 0, 14;
    %load/vec4 v0000014b3b3a8500_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a8640_0, 0, 14;
    %load/vec4 v0000014b3b3a8500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a85a0_0, 0, 14;
    %load/vec4 v0000014b3b3a8640_0;
    %load/vec4 v0000014b3b3a85a0_0;
    %add;
    %store/vec4 v0000014b3b401120_0, 0, 14;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000014b3b3a8fb0;
T_4 ;
    %wait E_0000014b3b3802e0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b3a80a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b3a7b00_0, 0, 14;
    %load/vec4 v0000014b3b3a7b00_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a79c0_0, 0, 14;
    %load/vec4 v0000014b3b3a7b00_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a77e0_0, 0, 14;
    %load/vec4 v0000014b3b3a7b00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b3a7ba0_0, 0, 14;
    %load/vec4 v0000014b3b3a79c0_0;
    %load/vec4 v0000014b3b3a77e0_0;
    %add;
    %load/vec4 v0000014b3b3a7ba0_0;
    %add;
    %store/vec4 v0000014b3b3a7ce0_0, 0, 14;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000014b3b352830;
T_5 ;
    %wait E_0000014b3b3803a0;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000014b3b402e80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b402160_0, 0, 14;
    %load/vec4 v0000014b3b402160_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b402520_0, 0, 14;
    %load/vec4 v0000014b3b402160_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b402480_0, 0, 14;
    %load/vec4 v0000014b3b402160_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000014b3b401260_0, 0, 14;
    %load/vec4 v0000014b3b402520_0;
    %load/vec4 v0000014b3b402480_0;
    %sub;
    %load/vec4 v0000014b3b401260_0;
    %sub;
    %store/vec4 v0000014b3b4019e0_0, 0, 14;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000014b3b39a990;
T_6 ;
    %wait E_0000014b3b37fe60;
    %load/vec4 v0000014b3b401440_0;
    %load/vec4 v0000014b3b401300_0;
    %add;
    %load/vec4 v0000014b3b4013a0_0;
    %add;
    %load/vec4 v0000014b3b401da0_0;
    %add;
    %store/vec4 v0000014b3b4025c0_0, 0, 14;
    %load/vec4 v0000014b3b4022a0_0;
    %load/vec4 v0000014b3b4027a0_0;
    %add;
    %load/vec4 v0000014b3b401ee0_0;
    %add;
    %load/vec4 v0000014b3b402980_0;
    %add;
    %store/vec4 v0000014b3b401760_0, 0, 14;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000014b3b39a990;
T_7 ;
    %wait E_0000014b3b3807e0;
    %load/vec4 v0000014b3b402200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000014b3b401b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014b3b402700_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000014b3b401800_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000014b3b401b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014b3b402700_0, 0;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0000014b3b4025c0_0;
    %load/vec4 v0000014b3b401760_0;
    %add;
    %assign/vec4 v0000014b3b401b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014b3b402700_0, 0;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0000014b3b401760_0;
    %load/vec4 v0000014b3b4025c0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0000014b3b4025c0_0;
    %load/vec4 v0000014b3b401760_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000014b3b401b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014b3b402700_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0000014b3b401760_0;
    %load/vec4 v0000014b3b4025c0_0;
    %inv;
    %addi 1, 0, 14;
    %add;
    %assign/vec4 v0000014b3b401b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014b3b402700_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000014b3b39a990;
T_8 ;
    %wait E_0000014b3b37f560;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b3b401940_0, 0, 16;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0000014b3b401580_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000014b3b401580_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.2, 5;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 0, 2;
    %addi 3, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014b3b401940_0, 4, 4;
T_8.2 ;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 4, 4;
    %addi 3, 0, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014b3b401940_0, 4, 4;
T_8.4 ;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.6, 5;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 8, 5;
    %addi 3, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014b3b401940_0, 4, 4;
T_8.6 ;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 12, 5;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 4, 12, 5;
    %addi 3, 0, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014b3b401940_0, 4, 4;
T_8.8 ;
    %load/vec4 v0000014b3b401940_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000014b3b401b20_0;
    %load/vec4 v0000014b3b401580_0;
    %part/s 1;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014b3b401940_0, 0, 16;
    %load/vec4 v0000014b3b401580_0;
    %subi 1, 0, 32;
    %store/vec4 v0000014b3b401580_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000014b3b39a800;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0000014b3b401a80_0;
    %inv;
    %store/vec4 v0000014b3b401a80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000014b3b39a800;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b3b401a80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b3b402f20_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b3b402840_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000014b3b401620_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014b3b4016c0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b3b402f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b3b402f20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 4608, 0, 16;
    %store/vec4 v0000014b3b402840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v0000014b3b401620_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000014b3b4016c0_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 17664, 0, 16;
    %store/vec4 v0000014b3b402840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8960, 0, 16;
    %store/vec4 v0000014b3b401620_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014b3b4016c0_0, 0, 2;
    %delay 20, 0;
    %delay 10, 0;
    %pushi/vec4 5376, 0, 16;
    %store/vec4 v0000014b3b402840_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 9472, 0, 16;
    %store/vec4 v0000014b3b401620_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000014b3b4016c0_0, 0, 2;
    %delay 20, 0;
    %delay 100, 0;
    %vpi_call 2 62 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000014b3b39a800;
T_11 ;
    %vpi_call 2 67 "$monitor", "Time = %t, bcd1 = %h, bcd2 = %h, op_selected = %b, bcd_out = %h, special_signal = %b", $time, v0000014b3b402840_0, v0000014b3b401620_0, v0000014b3b4016c0_0, v0000014b3b402d40_0, v0000014b3b401bc0_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./testbench/testbenchALU.v";
    "./ALU.v";
    "./mult.v";
