#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct  6 19:53:21 2023
# Process ID: 23448
# Current directory: E:/Xlinx_project/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18268 E:\Xlinx_project\lab_1\lab_1.xpr
# Log file: E:/Xlinx_project/lab_1/vivado.log
# Journal file: E:/Xlinx_project/lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xlinx_project/lab_1/lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:01:03 . Memory (MB): peak = 994.793 ; gain = 0.000
updatINFO: [Common 17-206] Exiting Vivadclose [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v]
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/reg.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_pc.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_b.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_a.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
INFO: [Device 21-403] Loading part xc7a200tfbv676-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.609 ; gain = 242.684
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-448] named port connection 'zero' does not exist for instance 'myCU' of module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:107]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1965.734 ; gain = 315.809
---------------------------------------------------------------------------------
RTL Elaboration failed
19 Infos, 4 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:121]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
ERROR: [Synth 8-448] named port connection 'w2reg' does not exist for instance 'myID_EX' of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:166]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
ERROR: [Synth 8-6156] failed synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
26 Infos, 71 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:56]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:82]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:83]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:89]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:121]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:127]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:184]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (12#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'F' does not match port width (32) of module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:205]
WARNING: [Synth 8-7071] port 'Cout' of module 'ALU' is unconnected for instance 'myALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:200]
WARNING: [Synth 8-7023] instance 'myALU' of module 'ALU' has 7 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:200]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (13#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MEM_ir' does not match port width (32) of module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:239]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (14#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dmem_addr' does not match port width (8) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:245]
WARNING: [Synth 8-689] width (1) of port connection 'dmem_rdata' does not match port width (32) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:248]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (15#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:259]
WARNING: [Synth 8-689] width (2) of port connection 'outm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:261]
WARNING: [Synth 8-689] width (1) of port connection 'outldm' does not match port width (32) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:269]
INFO: [Synth 8-6157] synthesizing module 'mux_421' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421' (16#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
WARNING: [Synth 8-7023] instance 'WBdata' of module 'mux_421' has 6 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
INFO: [Synth 8-6157] synthesizing module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_221' (17#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'result' does not match port width (32) of module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:290]
INFO: [Synth 8-6157] synthesizing module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_821' (18#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:308]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-7023] instance 'AsourseMux' of module 'mux_821' has 10 connections declared, but only 5 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:303]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [Synth 8-7023] instance 'BsourseMux' of module 'mux_821' has 10 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-251]     ----PASS!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:61]
INFO: [Synth 8-251] Test end! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:62]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:63]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] Error!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:75]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:76]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (20#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1965.734 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.938 ; gain = 19.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1984.938 ; gain = 19.203
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1984.938 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2096.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.207 ; gain = 132.473
53 Infos, 100 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 2098.207 ; gain = 132.473
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v
update_compile_order -fileset sources_1
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
ERROR: [Synth 8-439] module 'Cond' not found [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:128]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 4 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_wb.v
export_ip_user_files -of_objects  [get_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v] -no_script -reset -force -quiet
remove_files  E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
file delete -force E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/plus4.v
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:128]
INFO: [Synth 8-6157] synthesizing module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cond' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
ERROR: [Synth 8-448] named port connection 'Equal' does not exist for instance 'mycond' of module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
ERROR: [Synth 8-6156] failed synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
18 Infos, 5 Warnings, 1 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
INFO: [Synth 8-6157] synthesizing module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cond' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'equal' does not match port width (1) of module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'Equal' does not match port width (1) of module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:138]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:152]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:158]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (12#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:201]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'F' does not match port width (32) of module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:222]
WARNING: [Synth 8-7071] port 'Cout' of module 'ALU' is unconnected for instance 'myALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:217]
WARNING: [Synth 8-7023] instance 'myALU' of module 'ALU' has 7 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:217]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (14#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MEM_ir' does not match port width (32) of module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:250]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (15#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dmem_addr' does not match port width (8) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:256]
WARNING: [Synth 8-689] width (1) of port connection 'dmem_rdata' does not match port width (32) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:259]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (16#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:268]
WARNING: [Synth 8-689] width (2) of port connection 'outm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:270]
WARNING: [Synth 8-689] width (1) of port connection 'outldm' does not match port width (32) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:278]
INFO: [Synth 8-6157] synthesizing module 'mux_421' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421' (17#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
WARNING: [Synth 8-7023] instance 'WBdata' of module 'mux_421' has 6 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_221' (18#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'result' does not match port width (32) of module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:297]
INFO: [Synth 8-6157] synthesizing module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_821' (19#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:317]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7023] instance 'AsourseMux' of module 'mux_821' has 10 connections declared, but only 7 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:326]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7023] instance 'BsourseMux' of module 'mux_821' has 10 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (20#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-251]     ----PASS!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:61]
INFO: [Synth 8-251] Test end! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:62]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:63]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] Error!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:75]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:76]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (21#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2131.383 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2131.383 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2207.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2207.289 ; gain = 75.906
55 Infos, 98 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2207.289 ; gain = 75.906
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2207.289 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_4\lab4.data\inst_data.txt' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'imem_addr' does not match port width (8) of module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:99]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'op' does not match port width (11) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [Synth 8-689] width (1) of port connection 'func' does not match port width (6) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:118]
WARNING: [Synth 8-689] width (1) of port connection 'sa' does not match port width (5) of module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:124]
INFO: [Synth 8-6157] synthesizing module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cond' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'equal' does not match port width (1) of module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:131]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
INFO: [Synth 8-6155] done synthesizing module 'CU' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:40]
WARNING: [Synth 8-689] width (32) of port connection 'Equal' does not match port width (1) of module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:138]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'Immout' does not match port width (32) of module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:152]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:158]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:22]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (12#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'EX_Imm' does not match port width (32) of module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:201]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
WARNING: [Synth 8-689] width (1) of port connection 'F' does not match port width (32) of module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:222]
WARNING: [Synth 8-7071] port 'Cout' of module 'ALU' is unconnected for instance 'myALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:217]
WARNING: [Synth 8-7023] instance 'myALU' of module 'ALU' has 7 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:217]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (14#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'MEM_ir' does not match port width (32) of module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:250]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (15#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'dmem_addr' does not match port width (8) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:256]
WARNING: [Synth 8-689] width (1) of port connection 'dmem_rdata' does not match port width (32) of module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:259]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (16#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:268]
WARNING: [Synth 8-689] width (2) of port connection 'outm2reg' does not match port width (1) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:270]
WARNING: [Synth 8-689] width (1) of port connection 'outldm' does not match port width (32) of module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:278]
INFO: [Synth 8-6157] synthesizing module 'mux_421' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421' (17#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
WARNING: [Synth 8-7071] port 'data3' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
WARNING: [Synth 8-7071] port 'data4' of module 'mux_421' is unconnected for instance 'WBdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
WARNING: [Synth 8-7023] instance 'WBdata' of module 'mux_421' has 6 connections declared, but only 4 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:287]
INFO: [Synth 8-6157] synthesizing module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
INFO: [Synth 8-6155] done synthesizing module 'mux_221' (18#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v:3]
WARNING: [Synth 8-689] width (5) of port connection 'result' does not match port width (32) of module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:297]
WARNING: [Synth 8-689] width (2) of port connection 'index' does not match port width (1) of module 'mux_221' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:298]
INFO: [Synth 8-6157] synthesizing module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_821' (19#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:317]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'AsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-7023] instance 'AsourseMux' of module 'mux_821' has 10 connections declared, but only 7 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [Synth 8-689] width (1) of port connection 'result' does not match port width (32) of module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:326]
WARNING: [Synth 8-7071] port 'data5' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data6' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data7' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7071] port 'data8' of module 'mux_821' is unconnected for instance 'BsourseMux' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [Synth 8-7023] instance 'BsourseMux' of module 'mux_821' has 10 connections declared, but only 6 given [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (20#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-251]     ----PASS!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:61]
INFO: [Synth 8-251] Test end! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:62]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:63]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] Error!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:75]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:76]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (21#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.289 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2207.289 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2207.289 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.176 ; gain = 17.887
55 Infos, 99 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.176 ; gain = 17.887
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:103]
INFO: [VRFC 10-2458] undeclared symbol id_op, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:132]
INFO: [VRFC 10-2458] undeclared symbol id_func, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:133]
INFO: [VRFC 10-2458] undeclared symbol id_sa, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:139]
INFO: [VRFC 10-2458] undeclared symbol id_imm, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:167]
INFO: [VRFC 10-2458] undeclared symbol bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:173]
INFO: [VRFC 10-2458] undeclared symbol ex_imm, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:212]
INFO: [VRFC 10-2458] undeclared symbol ex_data1, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:229]
INFO: [VRFC 10-2458] undeclared symbol ex_data2, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:230]
INFO: [VRFC 10-2458] undeclared symbol ex_aluout, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:233]
INFO: [VRFC 10-2458] undeclared symbol mem_inst, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:261]
INFO: [VRFC 10-2458] undeclared symbol mem_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:270]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:289]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'imem_addr' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:117]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 11 for port 'op' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:132]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'func' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:133]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'sa' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'equal' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:146]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'func' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:150]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'op' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:151]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Equal' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:153]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Immout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:173]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ID_Imm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:209]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_Imm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:212]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:229]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:231]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'F' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:233]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'aluout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:250]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'EX_rb' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:254]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_ir' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dmem_addr' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:267]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dmem_rdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:270]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:279]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'outm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:281]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:288]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'outldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:289]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:300]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:306]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:307]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:308]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:309]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:322]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:323]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:324]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:314]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:315]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:333]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff6d06c68cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff6d06d579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff6d0711ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff6d0711c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff6d0711eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff6d06ea75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff6d06e7ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff6d0724730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff6d05dfb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff6d091e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff6d091d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff6d091e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff6d091e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff6d091d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff6d091e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff6d091e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff6d091d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff6d091e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff6d091e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff6d091d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff6d091d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff6d080cdd2]
[23]  [0x7ff6d04efd9c]
[24]  [0x7ff6d050444c]
[25]  [0x7ff6d0502bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff6d20f1889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2225.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2225.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:107]
INFO: [VRFC 10-2458] undeclared symbol id_imm, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:171]
INFO: [VRFC 10-2458] undeclared symbol bpc, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:177]
INFO: [VRFC 10-2458] undeclared symbol ex_imm, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:216]
INFO: [VRFC 10-2458] undeclared symbol ex_data1, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:233]
INFO: [VRFC 10-2458] undeclared symbol ex_data2, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:234]
INFO: [VRFC 10-2458] undeclared symbol ex_aluout, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:237]
INFO: [VRFC 10-2458] undeclared symbol mem_inst, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:265]
INFO: [VRFC 10-2458] undeclared symbol mem_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:293]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:331]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:340]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'equal' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:150]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Equal' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:157]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'Immout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ID_Imm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:213]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_Imm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:216]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'A' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:233]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'B' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:235]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'F' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:237]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'aluout' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:254]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'EX_rb' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:258]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_ir' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:265]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dmem_addr' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:271]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dmem_rdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:274]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:283]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'outm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:285]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'outldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:293]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:304]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:312]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:313]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:326]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:328]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:331]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:340]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:341]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff6d15f68cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff6d160579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff6d1641ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff6d1641c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff6d1641eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff6d161a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff6d1617ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff6d1654730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff6d150fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff6d184e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff6d184d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff6d173cdd2]
[23]  [0x7ff6d141fd9c]
[24]  [0x7ff6d143444c]
[25]  [0x7ff6d1432bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff6d3021889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:109]
INFO: [VRFC 10-2458] undeclared symbol ex_imm, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:218]
INFO: [VRFC 10-2458] undeclared symbol mem_inst, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:271]
INFO: [VRFC 10-2458] undeclared symbol mem_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:299]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:346]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'EX_Imm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:218]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:241]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'EX_rb' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:264]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'MEM_ir' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'dmem_addr' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:277]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'dmem_rdata' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:280]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:289]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'outm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:291]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'ldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:298]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'outldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:299]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:316]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:317]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:332]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:333]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:325]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:342]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:346]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff6d15f68cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff6d160579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff6d1641ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff6d1641c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff6d1641eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff6d161a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff6d1617ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff6d1654730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff6d150fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff6d184e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff6d184d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff6d173cdd2]
[23]  [0x7ff6d141fd9c]
[24]  [0x7ff6d143444c]
[25]  [0x7ff6d1432bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff6d3021889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2225.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-4982] syntax error near '(' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:109]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:300]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:347]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
ERROR: [VRFC 10-4982] syntax error near '(' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:109]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:300]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:347]
ERROR: [VRFC 10-2865] module 'cpu' ignored due to previous errors [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2458] undeclared symbol wb_memdata, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:300]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:347]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:290]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'outm2reg' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:292]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'outldm' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:317]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:333]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:326]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:343]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:347]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff6d15f68cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff6d160579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff6d1641ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff6d1641c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff6d1641eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff6d161a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff6d1617ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff6d1654730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff6d150fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff6d184e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff6d184d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff6d173cdd2]
[23]  [0x7ff6d141fd9c]
[24]  [0x7ff6d143444c]
[25]  [0x7ff6d1432bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff6d3021889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2458] undeclared symbol asourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:339]
INFO: [VRFC 10-2458] undeclared symbol bsourse, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:348]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:321]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:339]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 3 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:348]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff6d15f68cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff6d160579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff6d1641ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff6d1641c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff6d1641eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff6d161a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff6d1617ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff6d1654730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff6d150fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff6d184e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff6d184e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff6d184e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff6d184d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff6d184d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff6d173cdd2]
[23]  [0x7ff6d141fd9c]
[24]  [0x7ff6d143444c]
[25]  [0x7ff6d1432bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff6d3021889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2225.176 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221_2.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221_2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
0 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Common 17-52] User Interrupt
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 30 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:344]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:344]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:312]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data5' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:340]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:318]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:319]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:326]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:328]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:330]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'data4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:349]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <mux_421_2> not found while processing module instance <RegAddr> [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:317]
ERROR: [VRFC 10-2063] Module <mux_821_2> not found while processing module instance <AsourseMux> [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:333]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v
WARNING: [filemgmt 56-12] File 'E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v' cannot be added to the project because it already exists in the project, skipping this file
close [ open E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v w ]
add_files E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v
WARNING: [filemgmt 56-12] File 'E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v' cannot be added to the project because it already exists in the project, skipping this file
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data1' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:337]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data5' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:338]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'result' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:340]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:335]
WARNING: [VRFC 10-3091] actual bit length 31 differs from formal bit length 32 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:336]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_221_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_221_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:313]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:321]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:351]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3633] port 'data3' is already connected [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data3' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:322]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'data4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:323]
ERROR: [VRFC 10-3633] port 'data3' is already connected [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:314]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'index' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:355]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:110]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.078 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Cond
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Container
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IMEM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol stop, assumed default net type wire [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_421_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_821
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab_1/lab_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim'
"xelab -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4505f2e4c624b1ea2a04ffc197fc038 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.add4
Compiling module xil_defaultlib.IMEM_default
Compiling module xil_defaultlib.Container
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Cond
Compiling module xil_defaultlib.CU
Compiling module xil_defaultlib.Extender
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.Regfile_default_1
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7fffbc670d2e]
[1] (ISIMC::VlogCompiler::transform+0xd24cb) [0x7ff782a068cb]
[2] (ISIMC::VlogCompiler::transform+0xe139a) [0x7ff782a1579a]
[3] (ISIMC::VlogCompiler::transform+0x11daf3) [0x7ff782a51ef3]
[4] (ISIMC::VlogCompiler::transform+0x11d890) [0x7ff782a51c90]
[5] (ISIMC::VlogCompiler::transform+0x11dab8) [0x7ff782a51eb8]
[6] (ISIMC::VlogCompiler::transform+0xf635b) [0x7ff782a2a75b]
[7] (ISIMC::VlogCompiler::transform+0xf38a7) [0x7ff782a27ca7]
[8] (ISIMC::VlogCompiler::transform+0x130330) [0x7ff782a64730]
[9] (ISIMC::VlogCompiler::codegen+0x926) [0x7ff78291fb36]
[10] (OPENSSL_Applink+0xeef11) [0x7ff782c5e4b1]
[11] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[12] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[13] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[14] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[15] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[16] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[17] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[18] (OPENSSL_Applink+0xeed28) [0x7ff782c5e2c8]
[19] (OPENSSL_Applink+0xeeed2) [0x7ff782c5e472]
[20] (OPENSSL_Applink+0xedb7c) [0x7ff782c5d11c]
[21] (OPENSSL_Applink+0xeddf8) [0x7ff782c5d398]
[22] (ISIMC::VhdlCompiler::saveParserDump+0x9b042) [0x7ff782b4cdd2]
[23]  [0x7ff78282fd9c]
[24]  [0x7ff78284444c]
[25]  [0x7ff782842bb1]
[26] (boost::archive::detail::iserializer<boost::archive::binary_iarchive,ModuleSerialization>::load_object_data+0x167e7f9) [0x7ff784431889]
[27] (BaseThreadInitThunk+0x14) [0x7fffbc2d7344]

Done
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab_1/lab_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbv676-2
Top: cpu_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_top' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file '../../../../lab_1.data/base_cpu_trace'; please make sure the file is added to project and has read permission, ignoring [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cpu' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'add4' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add4' (2#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/add4.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_1\lab_1.data\base_inst_data' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:17]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (3#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IMEM.v:4]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Container' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Container' (4#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Container.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (6#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Decoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Cond' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Cond' (7#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Cond.v:23]
INFO: [Synth 8-6157] synthesizing module 'CU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:22]
INFO: [Synth 8-6155] done synthesizing module 'CU' (8#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/CU.v:22]
INFO: [Synth 8-6157] synthesizing module 'Extender' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (9#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Extender.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (10#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Regfile' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
	Parameter ADDR bound to: 5 - type: integer 
	Parameter NUMB bound to: 32 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Regfile' (11#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/Regfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (12#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ID_EX.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/ALU.v:63]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (14#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/EX_MEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'DMEM' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
	Parameter ADDR bound to: 8 - type: integer 
	Parameter NUMB bound to: 256 - type: integer 
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'E:\Xlinx_project\lab_1\lab_1.data\base_data_data' is read successfully [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:40]
INFO: [Synth 8-6155] done synthesizing module 'DMEM' (15#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (16#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/MEM_WB.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_421' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421' (17#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_421_2' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_421_2' (18#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_421_2.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_821' [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_821' (19#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/mux_821.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (20#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu.v:40]
INFO: [Synth 8-251]     ----PASS!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:61]
INFO: [Synth 8-251] Test end! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:62]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:63]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:71]
INFO: [Synth 8-251] Error!!! [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:72]
INFO: [Synth 8-251]     Reference : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:73]
INFO: [Synth 8-251]     Error     : PC = 0xxxxxxxxx, write back reg number = x, write back data = 0xxxxxxxxx [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:74]
INFO: [Synth 8-251] -------------------------------------------------------------- [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:75]
INFO: [Synth 8-251] ============================================================== [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:76]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'cpu_top' (21#1) [E:/Xlinx_project/lab_1/lab_1.srcs/sources_1/new/cpu_top.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2757.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2757.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2757.078 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2757.078 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [E:/Xlinx_project/lab_1/lab_1.srcs/constrs_1/new/cpu.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 2757.078 ; gain = 0.000
56 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 2757.078 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
