Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id CFD3E2A5D4E
	for <lists+qemu-devel@lfdr.de>; Wed,  4 Nov 2020 05:19:15 +0100 (CET)
Received: from localhost ([::1]:58242 helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>)
	id 1kaAGQ-0002Oo-FL
	for lists+qemu-devel@lfdr.de; Tue, 03 Nov 2020 23:19:14 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10]:53122)
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <zltjiangshi@gmail.com>)
 id 1kaAF1-0001xD-Nk
 for qemu-devel@nongnu.org; Tue, 03 Nov 2020 23:17:47 -0500
Received: from mail-lj1-x241.google.com ([2a00:1450:4864:20::241]:36943)
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <zltjiangshi@gmail.com>)
 id 1kaAEz-0000sZ-PE
 for qemu-devel@nongnu.org; Tue, 03 Nov 2020 23:17:47 -0500
Received: by mail-lj1-x241.google.com with SMTP id l10so501280lji.4
 for <qemu-devel@nongnu.org>; Tue, 03 Nov 2020 20:17:44 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc:content-transfer-encoding;
 bh=aArzmYPVuHcdiBUQ9hkkLj6+Tt19Z3o2MH92xGM3xTU=;
 b=HT7JfskntJ5MpARy8sj5wZ1LLumq8O05cUjoOgMA0FfCamLhSHRQAcvsq2jMV0Ee92
 OklWNtHIVmvcVU2x3pRlKglmVcp2jz3GAPKnb5F2sNCaIJTEqZZXj4UdkKnhfBOw7tzZ
 Yrb9SWVjD+nMH6S29IMBeuQYurRa61zguWB5mzwHF4OjYfymtO6jmXaWCSLa4pHHo7Bi
 lBa7wZwRjJlzH4FDYUnZiUmri34fXVKfRz2FYNdxTohB1DkZznepkJWdvAlp4nZgNT+v
 TK94wmKcQQEaW3qVQTwNZiZ+7hxBfEgTUQoBTxON+Pd7J8BqFxmjZVovsyMSIG0yCwS5
 zMEA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc:content-transfer-encoding;
 bh=aArzmYPVuHcdiBUQ9hkkLj6+Tt19Z3o2MH92xGM3xTU=;
 b=Azi+6zm65vl5f+E1oXonvHa2hT69/IAmqJOE8/ebhwhPYaE8Qz3tWtn/Q3cYW4u/ij
 49vns6K+6e5//qUr+D7mcLVSVDtdodMq/XAKjkYrMJBrIG4T1y/TDzZPMqlL/5Z3IMyo
 eewczbh93/tYsIjqIcdm5AP8SQpQFrPw1ldZBPwFLW6TrICs0C2/R2+qgoQGg2lsiW0u
 dBqbYyGGaSS2mxIFTFqud/gr2S4nlB5o0BU60eh0aIBe6heeRFQ5ZxzF/kLWjk7Bmhai
 7KNyDSSnSAeqL3hfItPtlCqUjs00wfcfMcuhM5mSGZW2FaTz3sDKQd5g1Vt8eoFVdcOj
 zH8A==
X-Gm-Message-State: AOAM532aNr3Pwxeod0es+jm/nLru2W9V99LaiRMj7mpVsSCTKFploCbd
 tzYX5ULzdxIG6oN03/eG3TtDiqiRIKduDrZOFy0=
X-Google-Smtp-Source: ABdhPJwdQe+iySUqJ1SQhSXjWRLgmyzQFeE95lWdYGbhE9/VX0fp2GNRGB+7rmCfdIQlnrC7ROCz5nTADdh8Ll9wxC0=
X-Received: by 2002:a2e:9456:: with SMTP id o22mr815664ljh.210.1604463463061; 
 Tue, 03 Nov 2020 20:17:43 -0800 (PST)
MIME-Version: 1.0
References: <5FA12391.8090400@huawei.com>
 <a4915556-bc78-a8c4-c887-f53ed14251b6@amsat.org>
 <02FD0B38-19BC-442F-9DAB-1B56BB8115B0@flygoat.com>
 <1c3e1462-fdbf-5e2e-6664-28e3ea44b609@amsat.org>
In-Reply-To: <1c3e1462-fdbf-5e2e-6664-28e3ea44b609@amsat.org>
From: chen huacai <zltjiangshi@gmail.com>
Date: Wed, 4 Nov 2020 12:17:31 +0800
Message-ID: <CABDp7VrEa7hD0hXu-T4iAyVF2vvn_WRg8LiAHrd6wTor7Qt5wQ@mail.gmail.com>
Subject: Re: [PATCH] hw/intc: Fix incorrect calculation of core in
 liointc_read() and liointc_write()
To: =?UTF-8?Q?Philippe_Mathieu=2DDaud=C3=A9?= <f4bug@amsat.org>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=2a00:1450:4864:20::241;
 envelope-from=zltjiangshi@gmail.com; helo=mail-lj1-x241.google.com
X-detected-operating-system: by eggs.gnu.org: No matching host in p0f cache.
 That's all we know.
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.23
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: zhengchuan@huawei.com, zhang.zhanghailiang@huawei.com,
 QEMU <qemu-devel@nongnu.org>, Jiaxun Yang <jiaxun.yang@flygoat.com>,
 Markus Armbruster <armbru@redhat.com>, AlexChen <alex.chen@huawei.com>,
 Huacai Chen <chenhc@lemote.com>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>

Hi, Philippe and Jiaxun,

On Wed, Nov 4, 2020 at 1:17 AM Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org=
> wrote:
>
> On 11/3/20 4:40 PM, Jiaxun Yang wrote:
> > =E4=BA=8E 2020=E5=B9=B411=E6=9C=883=E6=97=A5 GMT+08:00 =E4=B8=8B=E5=8D=
=888:28:27, "Philippe Mathieu-Daud=C3=A9" <f4bug@amsat.org> =E5=86=99=E5=88=
=B0:
> >> On 11/3/20 10:32 AM, AlexChen wrote:
> >>> According to the loongson spec
> >>> (http://www.loongson.cn/uploadfile/cpu/3B1500/Loongson_3B1500_cpu_use=
r_1.pdf)
> >>> and the macro definition(#define R_PERCORE_ISR(x) (0x40 + 0x8 * x)), =
we know
> >>> that the ISR size of per CORE is 8, so here we need to divide
> >>> (addr - R_PERCORE_ISR(0)) by 8, not 4.
> >>>
> >>> Reported-by: Euler Robot <euler.robot@huawei.com>
> >>> Signed-off-by: Alex Chen <alex.chen@huawei.com>
> >>> ---
> >>>  hw/intc/loongson_liointc.c | 4 ++--
> >>>  1 file changed, 2 insertions(+), 2 deletions(-)
> >>
> >> For a model added in 2020, its code style is a bit
> >> disappointing (leading to that kind of hidden bugs).
> >> I'm even surprised it passed the review process.
> >>
> >> Thanks for the fix.
> >>
> >> Reviewed-by: Philippe Mathieu-Daud=C3=A9 <f4bug@amsat.org>
> >
> > It was my proof of concept code.
>
> Don't worry Jiaxun, this comment is not to you, but to
> the QEMU community as a whole. We should have asked
> improvements during review, and explain what could be
> improve, what is not the best style but acceptable,
> and what is good.
>
> > Any suggestions on enhancement?
> > I'll have some free time afterwards so probably can do something.
>
> It is a bit awkward to not comment on a patch (diff).
> Comment I'd have made:
>
> - Add definition for 0x8 magic value in R_PERCORE_ISR()
> - Replace R_PERCORE_ISR() macro my function
> - Replace dead D() code by trace events
> - Use a simple 32-bit implementation (pic_ops.impl.min/max =3D 4)
>   to let the generic memory code deal with the 8-bit accesses
>   to mapper[].
>
> If you have time, today what would be more useful is to have
> tests for the Loongson-3 board.
As you suggested, LOONGSON_LIOINTC will be used in loongson3_virt.c
and it is defined in a .c file now, so this is a chance for me to
rework liointc.

Huacai
>
> You can see some examples with the Malta board in the repository:
>
> $ git-grep malta tests/acceptance/
>
> Regards,
>
> Phil.
>


--=20
Huacai Chen

