Test case 744

Optimisations:
  Iverilog: 
  Verilator: -fno-case -O3
  CXXRTL: -O2
  CXXSLG: -O2
  Xcelium: 
  CXXRTL_Yosys: -O2
  CXXSLG_SV2V: -O0

Inputs:
  bus_in = cf45a926
  inj_a_aa_1755422089406_652 = 0
  inj_b_aa_1755422089406_621 = 0
  inj_c_aa_1755422089406_957 = 0
  inj_case_expr_1755422089276_377 = 0
  inj_sel_in_1755422089341_507 = 0
  rst = 0
  clk = 0
  inj_data_in_1755422089341_131 = 0

Mismatched outputs:
  bus_out:
    Verilator=00100110000000000100010111001111
    Iverilog=00100110101010010100010111001111
    CXXRTL=00100110101010010100010111001111
    CXXRTL_Yosys=00100110101010010100010111001111
    CXXSLG=00100110101010010100010111001111
    CXXSLG_SV2V=00100110101010010100010111001111
    Xcelium=00100110101010010100010111001111
