<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/display/dc/dml/dcn301/dcn301_fpu.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/display/dc/dml/dcn301</a> - dcn301_fpu.c<span style="font-size: 80%;"> (source / <a href="dcn301_fpu.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">106</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-30 20:32:10</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2019-2021 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  * Authors: AMD</a>
<a name="23"><span class="lineNum">      23 </span>            :  *</a>
<a name="24"><span class="lineNum">      24 </span>            :  */</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &quot;resource.h&quot;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &quot;clk_mgr.h&quot;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &quot;dcn20/dcn20_resource.h&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            : #include &quot;dcn301/dcn301_resource.h&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;clk_mgr/dcn301/vg_clk_mgr.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : </a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;dml/dcn20/dcn20_fpu.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : #include &quot;dcn301_fpu.h&quot;</a>
<a name="33"><span class="lineNum">      33 </span>            : </a>
<a name="34"><span class="lineNum">      34 </span>            : #define TO_DCN301_RES_POOL(pool)\</a>
<a name="35"><span class="lineNum">      35 </span>            :         container_of(pool, struct dcn301_resource_pool, base)</a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            : /* Based on: //vidip/dc/dcn3/doc/architecture/DCN3x_Display_Mode.xlsm#83 */</a>
<a name="38"><span class="lineNum">      38 </span>            : struct _vcs_dpi_ip_params_st dcn3_01_ip = {</a>
<a name="39"><span class="lineNum">      39 </span>            :         .odm_capable = 1,</a>
<a name="40"><span class="lineNum">      40 </span>            :         .gpuvm_enable = 1,</a>
<a name="41"><span class="lineNum">      41 </span>            :         .hostvm_enable = 1,</a>
<a name="42"><span class="lineNum">      42 </span>            :         .gpuvm_max_page_table_levels = 1,</a>
<a name="43"><span class="lineNum">      43 </span>            :         .hostvm_max_page_table_levels = 2,</a>
<a name="44"><span class="lineNum">      44 </span>            :         .hostvm_cached_page_table_levels = 0,</a>
<a name="45"><span class="lineNum">      45 </span>            :         .pte_group_size_bytes = 2048,</a>
<a name="46"><span class="lineNum">      46 </span>            :         .num_dsc = 3,</a>
<a name="47"><span class="lineNum">      47 </span>            :         .rob_buffer_size_kbytes = 184,</a>
<a name="48"><span class="lineNum">      48 </span>            :         .det_buffer_size_kbytes = 184,</a>
<a name="49"><span class="lineNum">      49 </span>            :         .dpte_buffer_size_in_pte_reqs_luma = 64,</a>
<a name="50"><span class="lineNum">      50 </span>            :         .dpte_buffer_size_in_pte_reqs_chroma = 32,</a>
<a name="51"><span class="lineNum">      51 </span>            :         .pde_proc_buffer_size_64k_reqs = 48,</a>
<a name="52"><span class="lineNum">      52 </span>            :         .dpp_output_buffer_pixels = 2560,</a>
<a name="53"><span class="lineNum">      53 </span>            :         .opp_output_buffer_lines = 1,</a>
<a name="54"><span class="lineNum">      54 </span>            :         .pixel_chunk_size_kbytes = 8,</a>
<a name="55"><span class="lineNum">      55 </span>            :         .meta_chunk_size_kbytes = 2,</a>
<a name="56"><span class="lineNum">      56 </span>            :         .writeback_chunk_size_kbytes = 8,</a>
<a name="57"><span class="lineNum">      57 </span>            :         .line_buffer_size_bits = 789504,</a>
<a name="58"><span class="lineNum">      58 </span>            :         .is_line_buffer_bpp_fixed = 0,  // ?</a>
<a name="59"><span class="lineNum">      59 </span>            :         .line_buffer_fixed_bpp = 48,     // ?</a>
<a name="60"><span class="lineNum">      60 </span>            :         .dcc_supported = true,</a>
<a name="61"><span class="lineNum">      61 </span>            :         .writeback_interface_buffer_size_kbytes = 90,</a>
<a name="62"><span class="lineNum">      62 </span>            :         .writeback_line_buffer_buffer_size = 656640,</a>
<a name="63"><span class="lineNum">      63 </span>            :         .max_line_buffer_lines = 12,</a>
<a name="64"><span class="lineNum">      64 </span>            :         .writeback_luma_buffer_size_kbytes = 12,  // writeback_line_buffer_buffer_size = 656640</a>
<a name="65"><span class="lineNum">      65 </span>            :         .writeback_chroma_buffer_size_kbytes = 8,</a>
<a name="66"><span class="lineNum">      66 </span>            :         .writeback_chroma_line_buffer_width_pixels = 4,</a>
<a name="67"><span class="lineNum">      67 </span>            :         .writeback_max_hscl_ratio = 1,</a>
<a name="68"><span class="lineNum">      68 </span>            :         .writeback_max_vscl_ratio = 1,</a>
<a name="69"><span class="lineNum">      69 </span>            :         .writeback_min_hscl_ratio = 1,</a>
<a name="70"><span class="lineNum">      70 </span>            :         .writeback_min_vscl_ratio = 1,</a>
<a name="71"><span class="lineNum">      71 </span>            :         .writeback_max_hscl_taps = 1,</a>
<a name="72"><span class="lineNum">      72 </span>            :         .writeback_max_vscl_taps = 1,</a>
<a name="73"><span class="lineNum">      73 </span>            :         .writeback_line_buffer_luma_buffer_size = 0,</a>
<a name="74"><span class="lineNum">      74 </span>            :         .writeback_line_buffer_chroma_buffer_size = 14643,</a>
<a name="75"><span class="lineNum">      75 </span>            :         .cursor_buffer_size = 8,</a>
<a name="76"><span class="lineNum">      76 </span>            :         .cursor_chunk_size = 2,</a>
<a name="77"><span class="lineNum">      77 </span>            :         .max_num_otg = 4,</a>
<a name="78"><span class="lineNum">      78 </span>            :         .max_num_dpp = 4,</a>
<a name="79"><span class="lineNum">      79 </span>            :         .max_num_wb = 1,</a>
<a name="80"><span class="lineNum">      80 </span>            :         .max_dchub_pscl_bw_pix_per_clk = 4,</a>
<a name="81"><span class="lineNum">      81 </span>            :         .max_pscl_lb_bw_pix_per_clk = 2,</a>
<a name="82"><span class="lineNum">      82 </span>            :         .max_lb_vscl_bw_pix_per_clk = 4,</a>
<a name="83"><span class="lineNum">      83 </span>            :         .max_vscl_hscl_bw_pix_per_clk = 4,</a>
<a name="84"><span class="lineNum">      84 </span>            :         .max_hscl_ratio = 6,</a>
<a name="85"><span class="lineNum">      85 </span>            :         .max_vscl_ratio = 6,</a>
<a name="86"><span class="lineNum">      86 </span>            :         .hscl_mults = 4,</a>
<a name="87"><span class="lineNum">      87 </span>            :         .vscl_mults = 4,</a>
<a name="88"><span class="lineNum">      88 </span>            :         .max_hscl_taps = 8,</a>
<a name="89"><span class="lineNum">      89 </span>            :         .max_vscl_taps = 8,</a>
<a name="90"><span class="lineNum">      90 </span>            :         .dispclk_ramp_margin_percent = 1,</a>
<a name="91"><span class="lineNum">      91 </span>            :         .underscan_factor = 1.11,</a>
<a name="92"><span class="lineNum">      92 </span>            :         .min_vblank_lines = 32,</a>
<a name="93"><span class="lineNum">      93 </span>            :         .dppclk_delay_subtotal = 46,</a>
<a name="94"><span class="lineNum">      94 </span>            :         .dynamic_metadata_vm_enabled = true,</a>
<a name="95"><span class="lineNum">      95 </span>            :         .dppclk_delay_scl_lb_only = 16,</a>
<a name="96"><span class="lineNum">      96 </span>            :         .dppclk_delay_scl = 50,</a>
<a name="97"><span class="lineNum">      97 </span>            :         .dppclk_delay_cnvc_formatter = 27,</a>
<a name="98"><span class="lineNum">      98 </span>            :         .dppclk_delay_cnvc_cursor = 6,</a>
<a name="99"><span class="lineNum">      99 </span>            :         .dispclk_delay_subtotal = 119,</a>
<a name="100"><span class="lineNum">     100 </span>            :         .dcfclk_cstate_latency = 5.2, // SRExitTime</a>
<a name="101"><span class="lineNum">     101 </span>            :         .max_inter_dcn_tile_repeaters = 8,</a>
<a name="102"><span class="lineNum">     102 </span>            :         .max_num_hdmi_frl_outputs = 0,</a>
<a name="103"><span class="lineNum">     103 </span>            :         .odm_combine_4to1_supported = true,</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            :         .xfc_supported = false,</a>
<a name="106"><span class="lineNum">     106 </span>            :         .xfc_fill_bw_overhead_percent = 10.0,</a>
<a name="107"><span class="lineNum">     107 </span>            :         .xfc_fill_constant_bytes = 0,</a>
<a name="108"><span class="lineNum">     108 </span>            :         .gfx7_compat_tiling_supported = 0,</a>
<a name="109"><span class="lineNum">     109 </span>            :         .number_of_cursors = 1,</a>
<a name="110"><span class="lineNum">     110 </span>            : };</a>
<a name="111"><span class="lineNum">     111 </span>            : </a>
<a name="112"><span class="lineNum">     112 </span>            : struct _vcs_dpi_soc_bounding_box_st dcn3_01_soc = {</a>
<a name="113"><span class="lineNum">     113 </span>            :         .clock_limits = {</a>
<a name="114"><span class="lineNum">     114 </span>            :                 {</a>
<a name="115"><span class="lineNum">     115 </span>            :                         .state = 0,</a>
<a name="116"><span class="lineNum">     116 </span>            :                         .dram_speed_mts = 2400.0,</a>
<a name="117"><span class="lineNum">     117 </span>            :                         .fabricclk_mhz = 600,</a>
<a name="118"><span class="lineNum">     118 </span>            :                         .socclk_mhz = 278.0,</a>
<a name="119"><span class="lineNum">     119 </span>            :                         .dcfclk_mhz = 400.0,</a>
<a name="120"><span class="lineNum">     120 </span>            :                         .dscclk_mhz = 206.0,</a>
<a name="121"><span class="lineNum">     121 </span>            :                         .dppclk_mhz = 1015.0,</a>
<a name="122"><span class="lineNum">     122 </span>            :                         .dispclk_mhz = 1015.0,</a>
<a name="123"><span class="lineNum">     123 </span>            :                         .phyclk_mhz = 600.0,</a>
<a name="124"><span class="lineNum">     124 </span>            :                 },</a>
<a name="125"><span class="lineNum">     125 </span>            : </a>
<a name="126"><span class="lineNum">     126 </span>            :                 {</a>
<a name="127"><span class="lineNum">     127 </span>            :                         .state = 1,</a>
<a name="128"><span class="lineNum">     128 </span>            :                         .dram_speed_mts = 2400.0,</a>
<a name="129"><span class="lineNum">     129 </span>            :                         .fabricclk_mhz = 688,</a>
<a name="130"><span class="lineNum">     130 </span>            :                         .socclk_mhz = 278.0,</a>
<a name="131"><span class="lineNum">     131 </span>            :                         .dcfclk_mhz = 400.0,</a>
<a name="132"><span class="lineNum">     132 </span>            :                         .dscclk_mhz = 206.0,</a>
<a name="133"><span class="lineNum">     133 </span>            :                         .dppclk_mhz = 1015.0,</a>
<a name="134"><span class="lineNum">     134 </span>            :                         .dispclk_mhz = 1015.0,</a>
<a name="135"><span class="lineNum">     135 </span>            :                         .phyclk_mhz = 600.0,</a>
<a name="136"><span class="lineNum">     136 </span>            :                 },</a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span>            :                 {</a>
<a name="139"><span class="lineNum">     139 </span>            :                         .state = 2,</a>
<a name="140"><span class="lineNum">     140 </span>            :                         .dram_speed_mts = 4267.0,</a>
<a name="141"><span class="lineNum">     141 </span>            :                         .fabricclk_mhz = 1067,</a>
<a name="142"><span class="lineNum">     142 </span>            :                         .socclk_mhz = 278.0,</a>
<a name="143"><span class="lineNum">     143 </span>            :                         .dcfclk_mhz = 608.0,</a>
<a name="144"><span class="lineNum">     144 </span>            :                         .dscclk_mhz = 296.0,</a>
<a name="145"><span class="lineNum">     145 </span>            :                         .dppclk_mhz = 1015.0,</a>
<a name="146"><span class="lineNum">     146 </span>            :                         .dispclk_mhz = 1015.0,</a>
<a name="147"><span class="lineNum">     147 </span>            :                         .phyclk_mhz = 810.0,</a>
<a name="148"><span class="lineNum">     148 </span>            :                 },</a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :                 {</a>
<a name="151"><span class="lineNum">     151 </span>            :                         .state = 3,</a>
<a name="152"><span class="lineNum">     152 </span>            :                         .dram_speed_mts = 4267.0,</a>
<a name="153"><span class="lineNum">     153 </span>            :                         .fabricclk_mhz = 1067,</a>
<a name="154"><span class="lineNum">     154 </span>            :                         .socclk_mhz = 715.0,</a>
<a name="155"><span class="lineNum">     155 </span>            :                         .dcfclk_mhz = 676.0,</a>
<a name="156"><span class="lineNum">     156 </span>            :                         .dscclk_mhz = 338.0,</a>
<a name="157"><span class="lineNum">     157 </span>            :                         .dppclk_mhz = 1015.0,</a>
<a name="158"><span class="lineNum">     158 </span>            :                         .dispclk_mhz = 1015.0,</a>
<a name="159"><span class="lineNum">     159 </span>            :                         .phyclk_mhz = 810.0,</a>
<a name="160"><span class="lineNum">     160 </span>            :                 },</a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span>            :                 {</a>
<a name="163"><span class="lineNum">     163 </span>            :                         .state = 4,</a>
<a name="164"><span class="lineNum">     164 </span>            :                         .dram_speed_mts = 4267.0,</a>
<a name="165"><span class="lineNum">     165 </span>            :                         .fabricclk_mhz = 1067,</a>
<a name="166"><span class="lineNum">     166 </span>            :                         .socclk_mhz = 953.0,</a>
<a name="167"><span class="lineNum">     167 </span>            :                         .dcfclk_mhz = 810.0,</a>
<a name="168"><span class="lineNum">     168 </span>            :                         .dscclk_mhz = 338.0,</a>
<a name="169"><span class="lineNum">     169 </span>            :                         .dppclk_mhz = 1015.0,</a>
<a name="170"><span class="lineNum">     170 </span>            :                         .dispclk_mhz = 1015.0,</a>
<a name="171"><span class="lineNum">     171 </span>            :                         .phyclk_mhz = 810.0,</a>
<a name="172"><span class="lineNum">     172 </span>            :                 },</a>
<a name="173"><span class="lineNum">     173 </span>            :         },</a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span>            :         .sr_exit_time_us = 9.0,</a>
<a name="176"><span class="lineNum">     176 </span>            :         .sr_enter_plus_exit_time_us = 11.0,</a>
<a name="177"><span class="lineNum">     177 </span>            :         .urgent_latency_us = 4.0,</a>
<a name="178"><span class="lineNum">     178 </span>            :         .urgent_latency_pixel_data_only_us = 4.0,</a>
<a name="179"><span class="lineNum">     179 </span>            :         .urgent_latency_pixel_mixed_with_vm_data_us = 4.0,</a>
<a name="180"><span class="lineNum">     180 </span>            :         .urgent_latency_vm_data_only_us = 4.0,</a>
<a name="181"><span class="lineNum">     181 </span>            :         .urgent_out_of_order_return_per_channel_pixel_only_bytes = 4096,</a>
<a name="182"><span class="lineNum">     182 </span>            :         .urgent_out_of_order_return_per_channel_pixel_and_vm_bytes = 4096,</a>
<a name="183"><span class="lineNum">     183 </span>            :         .urgent_out_of_order_return_per_channel_vm_only_bytes = 4096,</a>
<a name="184"><span class="lineNum">     184 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_only = 80.0,</a>
<a name="185"><span class="lineNum">     185 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_pixel_and_vm = 75.0,</a>
<a name="186"><span class="lineNum">     186 </span>            :         .pct_ideal_dram_sdp_bw_after_urgent_vm_only = 40.0,</a>
<a name="187"><span class="lineNum">     187 </span>            :         .max_avg_sdp_bw_use_normal_percent = 60.0,</a>
<a name="188"><span class="lineNum">     188 </span>            :         .max_avg_dram_bw_use_normal_percent = 60.0,</a>
<a name="189"><span class="lineNum">     189 </span>            :         .writeback_latency_us = 12.0,</a>
<a name="190"><span class="lineNum">     190 </span>            :         .max_request_size_bytes = 256,</a>
<a name="191"><span class="lineNum">     191 </span>            :         .dram_channel_width_bytes = 4,</a>
<a name="192"><span class="lineNum">     192 </span>            :         .fabric_datapath_to_dcn_data_return_bytes = 32,</a>
<a name="193"><span class="lineNum">     193 </span>            :         .dcn_downspread_percent = 0.5,</a>
<a name="194"><span class="lineNum">     194 </span>            :         .downspread_percent = 0.38,</a>
<a name="195"><span class="lineNum">     195 </span>            :         .dram_page_open_time_ns = 50.0,</a>
<a name="196"><span class="lineNum">     196 </span>            :         .dram_rw_turnaround_time_ns = 17.5,</a>
<a name="197"><span class="lineNum">     197 </span>            :         .dram_return_buffer_per_channel_bytes = 8192,</a>
<a name="198"><span class="lineNum">     198 </span>            :         .round_trip_ping_latency_dcfclk_cycles = 191,</a>
<a name="199"><span class="lineNum">     199 </span>            :         .urgent_out_of_order_return_per_channel_bytes = 4096,</a>
<a name="200"><span class="lineNum">     200 </span>            :         .channel_interleave_bytes = 256,</a>
<a name="201"><span class="lineNum">     201 </span>            :         .num_banks = 8,</a>
<a name="202"><span class="lineNum">     202 </span>            :         .num_chans = 4,</a>
<a name="203"><span class="lineNum">     203 </span>            :         .gpuvm_min_page_size_bytes = 4096,</a>
<a name="204"><span class="lineNum">     204 </span>            :         .hostvm_min_page_size_bytes = 4096,</a>
<a name="205"><span class="lineNum">     205 </span>            :         .dram_clock_change_latency_us = 23.84,</a>
<a name="206"><span class="lineNum">     206 </span>            :         .writeback_dram_clock_change_latency_us = 23.0,</a>
<a name="207"><span class="lineNum">     207 </span>            :         .return_bus_width_bytes = 64,</a>
<a name="208"><span class="lineNum">     208 </span>            :         .dispclk_dppclk_vco_speed_mhz = 3550,</a>
<a name="209"><span class="lineNum">     209 </span>            :         .xfc_bus_transport_time_us = 20,      // ?</a>
<a name="210"><span class="lineNum">     210 </span>            :         .xfc_xbuf_latency_tolerance_us = 4,  // ?</a>
<a name="211"><span class="lineNum">     211 </span>            :         .use_urgent_burst_bw = 1,            // ?</a>
<a name="212"><span class="lineNum">     212 </span>            :         .num_states = 5,</a>
<a name="213"><span class="lineNum">     213 </span>            :         .do_urgent_latency_adjustment = false,</a>
<a name="214"><span class="lineNum">     214 </span>            :         .urgent_latency_adjustment_fabric_clock_component_us = 0,</a>
<a name="215"><span class="lineNum">     215 </span>            :         .urgent_latency_adjustment_fabric_clock_reference_mhz = 0,</a>
<a name="216"><span class="lineNum">     216 </span>            : };</a>
<a name="217"><span class="lineNum">     217 </span>            : </a>
<a name="218"><span class="lineNum">     218 </span>            : struct wm_table ddr4_wm_table = {</a>
<a name="219"><span class="lineNum">     219 </span>            :         .entries = {</a>
<a name="220"><span class="lineNum">     220 </span>            :                 {</a>
<a name="221"><span class="lineNum">     221 </span>            :                         .wm_inst = WM_A,</a>
<a name="222"><span class="lineNum">     222 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="223"><span class="lineNum">     223 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="224"><span class="lineNum">     224 </span>            :                         .sr_exit_time_us = 6.09,</a>
<a name="225"><span class="lineNum">     225 </span>            :                         .sr_enter_plus_exit_time_us = 7.14,</a>
<a name="226"><span class="lineNum">     226 </span>            :                         .valid = true,</a>
<a name="227"><span class="lineNum">     227 </span>            :                 },</a>
<a name="228"><span class="lineNum">     228 </span>            :                 {</a>
<a name="229"><span class="lineNum">     229 </span>            :                         .wm_inst = WM_B,</a>
<a name="230"><span class="lineNum">     230 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="231"><span class="lineNum">     231 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="232"><span class="lineNum">     232 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="233"><span class="lineNum">     233 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="234"><span class="lineNum">     234 </span>            :                         .valid = true,</a>
<a name="235"><span class="lineNum">     235 </span>            :                 },</a>
<a name="236"><span class="lineNum">     236 </span>            :                 {</a>
<a name="237"><span class="lineNum">     237 </span>            :                         .wm_inst = WM_C,</a>
<a name="238"><span class="lineNum">     238 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="239"><span class="lineNum">     239 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="240"><span class="lineNum">     240 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="241"><span class="lineNum">     241 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="242"><span class="lineNum">     242 </span>            :                         .valid = true,</a>
<a name="243"><span class="lineNum">     243 </span>            :                 },</a>
<a name="244"><span class="lineNum">     244 </span>            :                 {</a>
<a name="245"><span class="lineNum">     245 </span>            :                         .wm_inst = WM_D,</a>
<a name="246"><span class="lineNum">     246 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="247"><span class="lineNum">     247 </span>            :                         .pstate_latency_us = 11.72,</a>
<a name="248"><span class="lineNum">     248 </span>            :                         .sr_exit_time_us = 10.12,</a>
<a name="249"><span class="lineNum">     249 </span>            :                         .sr_enter_plus_exit_time_us = 11.48,</a>
<a name="250"><span class="lineNum">     250 </span>            :                         .valid = true,</a>
<a name="251"><span class="lineNum">     251 </span>            :                 },</a>
<a name="252"><span class="lineNum">     252 </span>            :         }</a>
<a name="253"><span class="lineNum">     253 </span>            : };</a>
<a name="254"><span class="lineNum">     254 </span>            : </a>
<a name="255"><span class="lineNum">     255 </span>            : struct wm_table lpddr5_wm_table = {</a>
<a name="256"><span class="lineNum">     256 </span>            :         .entries = {</a>
<a name="257"><span class="lineNum">     257 </span>            :                 {</a>
<a name="258"><span class="lineNum">     258 </span>            :                         .wm_inst = WM_A,</a>
<a name="259"><span class="lineNum">     259 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="260"><span class="lineNum">     260 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="261"><span class="lineNum">     261 </span>            :                         .sr_exit_time_us = 13.5,</a>
<a name="262"><span class="lineNum">     262 </span>            :                         .sr_enter_plus_exit_time_us = 16.5,</a>
<a name="263"><span class="lineNum">     263 </span>            :                         .valid = true,</a>
<a name="264"><span class="lineNum">     264 </span>            :                 },</a>
<a name="265"><span class="lineNum">     265 </span>            :                 {</a>
<a name="266"><span class="lineNum">     266 </span>            :                         .wm_inst = WM_B,</a>
<a name="267"><span class="lineNum">     267 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="268"><span class="lineNum">     268 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="269"><span class="lineNum">     269 </span>            :                         .sr_exit_time_us = 13.5,</a>
<a name="270"><span class="lineNum">     270 </span>            :                         .sr_enter_plus_exit_time_us = 16.5,</a>
<a name="271"><span class="lineNum">     271 </span>            :                         .valid = true,</a>
<a name="272"><span class="lineNum">     272 </span>            :                 },</a>
<a name="273"><span class="lineNum">     273 </span>            :                 {</a>
<a name="274"><span class="lineNum">     274 </span>            :                         .wm_inst = WM_C,</a>
<a name="275"><span class="lineNum">     275 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="276"><span class="lineNum">     276 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="277"><span class="lineNum">     277 </span>            :                         .sr_exit_time_us = 13.5,</a>
<a name="278"><span class="lineNum">     278 </span>            :                         .sr_enter_plus_exit_time_us = 16.5,</a>
<a name="279"><span class="lineNum">     279 </span>            :                         .valid = true,</a>
<a name="280"><span class="lineNum">     280 </span>            :                 },</a>
<a name="281"><span class="lineNum">     281 </span>            :                 {</a>
<a name="282"><span class="lineNum">     282 </span>            :                         .wm_inst = WM_D,</a>
<a name="283"><span class="lineNum">     283 </span>            :                         .wm_type = WM_TYPE_PSTATE_CHG,</a>
<a name="284"><span class="lineNum">     284 </span>            :                         .pstate_latency_us = 11.65333,</a>
<a name="285"><span class="lineNum">     285 </span>            :                         .sr_exit_time_us = 13.5,</a>
<a name="286"><span class="lineNum">     286 </span>            :                         .sr_enter_plus_exit_time_us = 16.5,</a>
<a name="287"><span class="lineNum">     287 </span>            :                         .valid = true,</a>
<a name="288"><span class="lineNum">     288 </span>            :                 },</a>
<a name="289"><span class="lineNum">     289 </span>            :         }</a>
<a name="290"><span class="lineNum">     290 </span>            : };</a>
<a name="291"><span class="lineNum">     291 </span>            : </a>
<a name="292"><span class="lineNum">     292 </span><span class="lineNoCov">          0 : static void calculate_wm_set_for_vlevel(int vlevel,</span></a>
<a name="293"><span class="lineNum">     293 </span>            :                 struct wm_range_table_entry *table_entry,</a>
<a name="294"><span class="lineNum">     294 </span>            :                 struct dcn_watermarks *wm_set,</a>
<a name="295"><span class="lineNum">     295 </span>            :                 struct display_mode_lib *dml,</a>
<a name="296"><span class="lineNum">     296 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="297"><span class="lineNum">     297 </span>            :                 int pipe_cnt)</a>
<a name="298"><span class="lineNum">     298 </span>            : {</a>
<a name="299"><span class="lineNum">     299 </span><span class="lineNoCov">          0 :         double dram_clock_change_latency_cached = dml-&gt;soc.dram_clock_change_latency_us;</span></a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span><span class="lineNoCov">          0 :         ASSERT(vlevel &lt; dml-&gt;soc.num_states);</span></a>
<a name="302"><span class="lineNum">     302 </span>            :         /* only pipe 0 is read for voltage and dcf/soc clocks */</a>
<a name="303"><span class="lineNum">     303 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.voltage = vlevel;</span></a>
<a name="304"><span class="lineNum">     304 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.dcfclk_mhz = dml-&gt;soc.clock_limits[vlevel].dcfclk_mhz;</span></a>
<a name="305"><span class="lineNum">     305 </span><span class="lineNoCov">          0 :         pipes[0].clks_cfg.socclk_mhz = dml-&gt;soc.clock_limits[vlevel].socclk_mhz;</span></a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span><span class="lineNoCov">          0 :         dml-&gt;soc.dram_clock_change_latency_us = table_entry-&gt;pstate_latency_us;</span></a>
<a name="308"><span class="lineNum">     308 </span><span class="lineNoCov">          0 :         dml-&gt;soc.sr_exit_time_us = table_entry-&gt;sr_exit_time_us;</span></a>
<a name="309"><span class="lineNum">     309 </span><span class="lineNoCov">          0 :         dml-&gt;soc.sr_enter_plus_exit_time_us = table_entry-&gt;sr_enter_plus_exit_time_us;</span></a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span><span class="lineNoCov">          0 :         wm_set-&gt;urgent_ns = get_wm_urgent(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="312"><span class="lineNum">     312 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.cstate_enter_plus_exit_ns = get_wm_stutter_enter_exit(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="313"><span class="lineNum">     313 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.cstate_exit_ns = get_wm_stutter_exit(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="314"><span class="lineNum">     314 </span><span class="lineNoCov">          0 :         wm_set-&gt;cstate_pstate.pstate_change_ns = get_wm_dram_clock_change(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="315"><span class="lineNum">     315 </span><span class="lineNoCov">          0 :         wm_set-&gt;pte_meta_urgent_ns = get_wm_memory_trip(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="316"><span class="lineNum">     316 </span><span class="lineNoCov">          0 :         wm_set-&gt;frac_urg_bw_nom = get_fraction_of_urgent_bandwidth(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="317"><span class="lineNum">     317 </span><span class="lineNoCov">          0 :         wm_set-&gt;frac_urg_bw_flip = get_fraction_of_urgent_bandwidth_imm_flip(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="318"><span class="lineNum">     318 </span><span class="lineNoCov">          0 :         wm_set-&gt;urgent_latency_ns = get_urgent_latency(dml, pipes, pipe_cnt) * 1000;</span></a>
<a name="319"><span class="lineNum">     319 </span><span class="lineNoCov">          0 :         dml-&gt;soc.dram_clock_change_latency_us = dram_clock_change_latency_cached;</span></a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span><span class="lineNoCov">          0 : }</span></a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span><span class="lineNoCov">          0 : void dcn301_update_bw_bounding_box(struct dc *dc, struct clk_bw_params *bw_params)</span></a>
<a name="324"><span class="lineNum">     324 </span>            : {</a>
<a name="325"><span class="lineNum">     325 </span><span class="lineNoCov">          0 :         struct _vcs_dpi_voltage_scaling_st *s = dc-&gt;scratch.update_bw_bounding_box.clock_limits;</span></a>
<a name="326"><span class="lineNum">     326 </span><span class="lineNoCov">          0 :         struct dcn301_resource_pool *pool = TO_DCN301_RES_POOL(dc-&gt;res_pool);</span></a>
<a name="327"><span class="lineNum">     327 </span><span class="lineNoCov">          0 :         struct clk_limit_table *clk_table = &amp;bw_params-&gt;clk_table;</span></a>
<a name="328"><span class="lineNum">     328 </span>            :         unsigned int i, closest_clk_lvl;</a>
<a name="329"><span class="lineNum">     329 </span>            :         int j;</a>
<a name="330"><span class="lineNum">     330 </span>            : </a>
<a name="331"><span class="lineNum">     331 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span><span class="lineNoCov">          0 :         memcpy(s, dcn3_01_soc.clock_limits, sizeof(dcn3_01_soc.clock_limits));</span></a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :         /* Default clock levels are used for diags, which may lead to overclocking. */</a>
<a name="336"><span class="lineNum">     336 </span><span class="lineNoCov">          0 :         if (!IS_DIAG_DC(dc-&gt;ctx-&gt;dce_environment)) {</span></a>
<a name="337"><span class="lineNum">     337 </span><span class="lineNoCov">          0 :                 dcn3_01_ip.max_num_otg = pool-&gt;base.res_cap-&gt;num_timing_generator;</span></a>
<a name="338"><span class="lineNum">     338 </span><span class="lineNoCov">          0 :                 dcn3_01_ip.max_num_dpp = pool-&gt;base.pipe_count;</span></a>
<a name="339"><span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 dcn3_01_soc.num_chans = bw_params-&gt;num_channels;</span></a>
<a name="340"><span class="lineNum">     340 </span>            : </a>
<a name="341"><span class="lineNum">     341 </span><span class="lineNoCov">          0 :                 ASSERT(clk_table-&gt;num_entries);</span></a>
<a name="342"><span class="lineNum">     342 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; clk_table-&gt;num_entries; i++) {</span></a>
<a name="343"><span class="lineNum">     343 </span>            :                         /* loop backwards*/</a>
<a name="344"><span class="lineNum">     344 </span><span class="lineNoCov">          0 :                         for (closest_clk_lvl = 0, j = dcn3_01_soc.num_states - 1; j &gt;= 0; j--) {</span></a>
<a name="345"><span class="lineNum">     345 </span><span class="lineNoCov">          0 :                                 if ((unsigned int) dcn3_01_soc.clock_limits[j].dcfclk_mhz &lt;= clk_table-&gt;entries[i].dcfclk_mhz) {</span></a>
<a name="346"><span class="lineNum">     346 </span><span class="lineNoCov">          0 :                                         closest_clk_lvl = j;</span></a>
<a name="347"><span class="lineNum">     347 </span><span class="lineNoCov">          0 :                                         break;</span></a>
<a name="348"><span class="lineNum">     348 </span>            :                                 }</a>
<a name="349"><span class="lineNum">     349 </span>            :                         }</a>
<a name="350"><span class="lineNum">     350 </span>            : </a>
<a name="351"><span class="lineNum">     351 </span><span class="lineNoCov">          0 :                         s[i].state = i;</span></a>
<a name="352"><span class="lineNum">     352 </span><span class="lineNoCov">          0 :                         s[i].dcfclk_mhz = clk_table-&gt;entries[i].dcfclk_mhz;</span></a>
<a name="353"><span class="lineNum">     353 </span><span class="lineNoCov">          0 :                         s[i].fabricclk_mhz = clk_table-&gt;entries[i].fclk_mhz;</span></a>
<a name="354"><span class="lineNum">     354 </span><span class="lineNoCov">          0 :                         s[i].socclk_mhz = clk_table-&gt;entries[i].socclk_mhz;</span></a>
<a name="355"><span class="lineNum">     355 </span><span class="lineNoCov">          0 :                         s[i].dram_speed_mts = clk_table-&gt;entries[i].memclk_mhz * 2;</span></a>
<a name="356"><span class="lineNum">     356 </span>            : </a>
<a name="357"><span class="lineNum">     357 </span><span class="lineNoCov">          0 :                         s[i].dispclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dispclk_mhz;</span></a>
<a name="358"><span class="lineNum">     358 </span><span class="lineNoCov">          0 :                         s[i].dppclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dppclk_mhz;</span></a>
<a name="359"><span class="lineNum">     359 </span><span class="lineNoCov">          0 :                         s[i].dram_bw_per_chan_gbps =</span></a>
<a name="360"><span class="lineNum">     360 </span><span class="lineNoCov">          0 :                                 dcn3_01_soc.clock_limits[closest_clk_lvl].dram_bw_per_chan_gbps;</span></a>
<a name="361"><span class="lineNum">     361 </span><span class="lineNoCov">          0 :                         s[i].dscclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dscclk_mhz;</span></a>
<a name="362"><span class="lineNum">     362 </span><span class="lineNoCov">          0 :                         s[i].dtbclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].dtbclk_mhz;</span></a>
<a name="363"><span class="lineNum">     363 </span><span class="lineNoCov">          0 :                         s[i].phyclk_d18_mhz =</span></a>
<a name="364"><span class="lineNum">     364 </span><span class="lineNoCov">          0 :                                 dcn3_01_soc.clock_limits[closest_clk_lvl].phyclk_d18_mhz;</span></a>
<a name="365"><span class="lineNum">     365 </span><span class="lineNoCov">          0 :                         s[i].phyclk_mhz = dcn3_01_soc.clock_limits[closest_clk_lvl].phyclk_mhz;</span></a>
<a name="366"><span class="lineNum">     366 </span>            :                 }</a>
<a name="367"><span class="lineNum">     367 </span>            : </a>
<a name="368"><span class="lineNum">     368 </span><span class="lineNoCov">          0 :                 if (clk_table-&gt;num_entries) {</span></a>
<a name="369"><span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         dcn3_01_soc.num_states = clk_table-&gt;num_entries;</span></a>
<a name="370"><span class="lineNum">     370 </span>            :                         /* duplicate last level */</a>
<a name="371"><span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         s[dcn3_01_soc.num_states] =</span></a>
<a name="372"><span class="lineNum">     372 </span><span class="lineNoCov">          0 :                                 dcn3_01_soc.clock_limits[dcn3_01_soc.num_states - 1];</span></a>
<a name="373"><span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         s[dcn3_01_soc.num_states].state = dcn3_01_soc.num_states;</span></a>
<a name="374"><span class="lineNum">     374 </span>            :                 }</a>
<a name="375"><span class="lineNum">     375 </span>            :         }</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span><span class="lineNoCov">          0 :         memcpy(dcn3_01_soc.clock_limits, s, sizeof(dcn3_01_soc.clock_limits));</span></a>
<a name="378"><span class="lineNum">     378 </span>            : </a>
<a name="379"><span class="lineNum">     379 </span><span class="lineNoCov">          0 :         dcn3_01_soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="380"><span class="lineNum">     380 </span><span class="lineNoCov">          0 :         dc-&gt;dml.soc.dispclk_dppclk_vco_speed_mhz = dc-&gt;clk_mgr-&gt;dentist_vco_freq_khz / 1000.0;</span></a>
<a name="381"><span class="lineNum">     381 </span>            : </a>
<a name="382"><span class="lineNum">     382 </span><span class="lineNoCov">          0 :         dml_init_instance(&amp;dc-&gt;dml, &amp;dcn3_01_soc, &amp;dcn3_01_ip, DML_PROJECT_DCN30);</span></a>
<a name="383"><span class="lineNum">     383 </span><span class="lineNoCov">          0 : }</span></a>
<a name="384"><span class="lineNum">     384 </span>            : </a>
<a name="385"><span class="lineNum">     385 </span><span class="lineNoCov">          0 : void dcn301_fpu_set_wm_ranges(int i,</span></a>
<a name="386"><span class="lineNum">     386 </span>            :         struct pp_smu_wm_range_sets *ranges,</a>
<a name="387"><span class="lineNum">     387 </span>            :         struct _vcs_dpi_soc_bounding_box_st *loaded_bb)</a>
<a name="388"><span class="lineNum">     388 </span>            : {</a>
<a name="389"><span class="lineNum">     389 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="390"><span class="lineNum">     390 </span>            : </a>
<a name="391"><span class="lineNum">     391 </span><span class="lineNoCov">          0 :         ranges-&gt;reader_wm_sets[i].min_fill_clk_mhz = (i &gt; 0) ? (loaded_bb-&gt;clock_limits[i - 1].dram_speed_mts / 16) + 1 : 0;</span></a>
<a name="392"><span class="lineNum">     392 </span><span class="lineNoCov">          0 :         ranges-&gt;reader_wm_sets[i].max_fill_clk_mhz = loaded_bb-&gt;clock_limits[i].dram_speed_mts / 16;</span></a>
<a name="393"><span class="lineNum">     393 </span><span class="lineNoCov">          0 : }</span></a>
<a name="394"><span class="lineNum">     394 </span>            : </a>
<a name="395"><span class="lineNum">     395 </span><span class="lineNoCov">          0 : void dcn301_fpu_init_soc_bounding_box(struct bp_soc_bb_info bb_info)</span></a>
<a name="396"><span class="lineNum">     396 </span>            : {</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="398"><span class="lineNum">     398 </span>            : </a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :         if (bb_info.dram_clock_change_latency_100ns &gt; 0)</span></a>
<a name="400"><span class="lineNum">     400 </span><span class="lineNoCov">          0 :                 dcn3_01_soc.dram_clock_change_latency_us = bb_info.dram_clock_change_latency_100ns * 10;</span></a>
<a name="401"><span class="lineNum">     401 </span>            : </a>
<a name="402"><span class="lineNum">     402 </span><span class="lineNoCov">          0 :         if (bb_info.dram_sr_enter_exit_latency_100ns &gt; 0)</span></a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 dcn3_01_soc.sr_enter_plus_exit_time_us = bb_info.dram_sr_enter_exit_latency_100ns * 10;</span></a>
<a name="404"><span class="lineNum">     404 </span>            : </a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :         if (bb_info.dram_sr_exit_latency_100ns &gt; 0)</span></a>
<a name="406"><span class="lineNum">     406 </span><span class="lineNoCov">          0 :                 dcn3_01_soc.sr_exit_time_us = bb_info.dram_sr_exit_latency_100ns * 10;</span></a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 : }</span></a>
<a name="408"><span class="lineNum">     408 </span>            : </a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 : void dcn301_calculate_wm_and_dlg_fp(struct dc *dc,</span></a>
<a name="410"><span class="lineNum">     410 </span>            :                 struct dc_state *context,</a>
<a name="411"><span class="lineNum">     411 </span>            :                 display_e2e_pipe_params_st *pipes,</a>
<a name="412"><span class="lineNum">     412 </span>            :                 int pipe_cnt,</a>
<a name="413"><span class="lineNum">     413 </span>            :                 int vlevel_req)</a>
<a name="414"><span class="lineNum">     414 </span>            : {</a>
<a name="415"><span class="lineNum">     415 </span>            :         int i, pipe_idx;</a>
<a name="416"><span class="lineNum">     416 </span>            :         int vlevel, vlevel_max;</a>
<a name="417"><span class="lineNum">     417 </span>            :         struct wm_range_table_entry *table_entry;</a>
<a name="418"><span class="lineNum">     418 </span><span class="lineNoCov">          0 :         struct clk_bw_params *bw_params = dc-&gt;clk_mgr-&gt;bw_params;</span></a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span><span class="lineNoCov">          0 :         ASSERT(bw_params);</span></a>
<a name="421"><span class="lineNum">     421 </span><span class="lineNoCov">          0 :         dc_assert_fp_enabled();</span></a>
<a name="422"><span class="lineNum">     422 </span>            : </a>
<a name="423"><span class="lineNum">     423 </span><span class="lineNoCov">          0 :         vlevel_max = bw_params-&gt;clk_table.num_entries - 1;</span></a>
<a name="424"><span class="lineNum">     424 </span>            : </a>
<a name="425"><span class="lineNum">     425 </span>            :         /* WM Set D */</a>
<a name="426"><span class="lineNum">     426 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_D];</span></a>
<a name="427"><span class="lineNum">     427 </span><span class="lineNoCov">          0 :         if (table_entry-&gt;wm_type == WM_TYPE_RETRAINING)</span></a>
<a name="428"><span class="lineNum">     428 </span>            :                 vlevel = 0;</a>
<a name="429"><span class="lineNum">     429 </span>            :         else</a>
<a name="430"><span class="lineNum">     430 </span><span class="lineNoCov">          0 :                 vlevel = vlevel_max;</span></a>
<a name="431"><span class="lineNum">     431 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.d,</span></a>
<a name="432"><span class="lineNum">     432 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="433"><span class="lineNum">     433 </span>            :         /* WM Set C */</a>
<a name="434"><span class="lineNum">     434 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_C];</span></a>
<a name="435"><span class="lineNum">     435 </span><span class="lineNoCov">          0 :         vlevel = min(max(vlevel_req, 2), vlevel_max);</span></a>
<a name="436"><span class="lineNum">     436 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.c,</span></a>
<a name="437"><span class="lineNum">     437 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="438"><span class="lineNum">     438 </span>            :         /* WM Set B */</a>
<a name="439"><span class="lineNum">     439 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_B];</span></a>
<a name="440"><span class="lineNum">     440 </span><span class="lineNoCov">          0 :         vlevel = min(max(vlevel_req, 1), vlevel_max);</span></a>
<a name="441"><span class="lineNum">     441 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.b,</span></a>
<a name="442"><span class="lineNum">     442 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="443"><span class="lineNum">     443 </span>            : </a>
<a name="444"><span class="lineNum">     444 </span>            :         /* WM Set A */</a>
<a name="445"><span class="lineNum">     445 </span><span class="lineNoCov">          0 :         table_entry = &amp;bw_params-&gt;wm_table.entries[WM_A];</span></a>
<a name="446"><span class="lineNum">     446 </span><span class="lineNoCov">          0 :         vlevel = min(vlevel_req, vlevel_max);</span></a>
<a name="447"><span class="lineNum">     447 </span><span class="lineNoCov">          0 :         calculate_wm_set_for_vlevel(vlevel, table_entry, &amp;context-&gt;bw_ctx.bw.dcn.watermarks.a,</span></a>
<a name="448"><span class="lineNum">     448 </span>            :                                                 &amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span><span class="lineNoCov">          0 :         for (i = 0, pipe_idx = 0; i &lt; dc-&gt;res_pool-&gt;pipe_count; i++) {</span></a>
<a name="451"><span class="lineNum">     451 </span><span class="lineNoCov">          0 :                 if (!context-&gt;res_ctx.pipe_ctx[i].stream)</span></a>
<a name="452"><span class="lineNum">     452 </span><span class="lineNoCov">          0 :                         continue;</span></a>
<a name="453"><span class="lineNum">     453 </span>            : </a>
<a name="454"><span class="lineNum">     454 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dispclk_mhz = get_dispclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt);</span></a>
<a name="455"><span class="lineNum">     455 </span><span class="lineNoCov">          0 :                 pipes[pipe_idx].clks_cfg.dppclk_mhz = get_dppclk_calculated(&amp;context-&gt;bw_ctx.dml, pipes, pipe_cnt, pipe_idx);</span></a>
<a name="456"><span class="lineNum">     456 </span>            : </a>
<a name="457"><span class="lineNum">     457 </span><span class="lineNoCov">          0 :                 if (dc-&gt;config.forced_clocks) {</span></a>
<a name="458"><span class="lineNum">     458 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dispclk_mhz;</span></a>
<a name="459"><span class="lineNum">     459 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = context-&gt;bw_ctx.dml.soc.clock_limits[0].dppclk_mhz;</span></a>
<a name="460"><span class="lineNum">     460 </span>            :                 }</a>
<a name="461"><span class="lineNum">     461 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_disp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dispclk_mhz * 1000)</span></a>
<a name="462"><span class="lineNum">     462 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dispclk_mhz = dc-&gt;debug.min_disp_clk_khz / 1000.0;</span></a>
<a name="463"><span class="lineNum">     463 </span><span class="lineNoCov">          0 :                 if (dc-&gt;debug.min_dpp_clk_khz &gt; pipes[pipe_idx].clks_cfg.dppclk_mhz * 1000)</span></a>
<a name="464"><span class="lineNum">     464 </span><span class="lineNoCov">          0 :                         pipes[pipe_idx].clks_cfg.dppclk_mhz = dc-&gt;debug.min_dpp_clk_khz / 1000.0;</span></a>
<a name="465"><span class="lineNum">     465 </span><span class="lineNoCov">          0 :                 pipe_idx++;</span></a>
<a name="466"><span class="lineNum">     466 </span>            :         }</a>
<a name="467"><span class="lineNum">     467 </span>            : </a>
<a name="468"><span class="lineNum">     468 </span><span class="lineNoCov">          0 :         dcn20_calculate_dlg_params(dc, context, pipes, pipe_cnt, vlevel);</span></a>
<a name="469"><span class="lineNum">     469 </span><span class="lineNoCov">          0 : }</span></a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
