{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1445412360232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1445412360232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 15:26:00 2015 " "Processing started: Wed Oct 21 15:26:00 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1445412360232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1445412360232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ethernet_test -c ethernet_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1445412360232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1445412360435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/udp.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/udp.v" { { "Info" "ISGN_ENTITY_NAME" "1 udp " "Found entity 1: udp" {  } { { "rtl/udp.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/udp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mdio_com.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mdio_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 mdio_com " "Found entity 1: mdio_com" {  } { { "rtl/mdio_com.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/mdio_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ipsend.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ipsend.v" { { "Info" "ISGN_ENTITY_NAME" "1 ipsend " "Found entity 1: ipsend" {  } { { "rtl/ipsend.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/ipsend.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/iprecieve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/iprecieve.v" { { "Info" "ISGN_ENTITY_NAME" "1 iprecieve " "Found entity 1: iprecieve" {  } { { "rtl/iprecieve.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/iprecieve.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "ã ethernet_test.v(90) " "Verilog HDL syntax error at ethernet_test.v(90) near text ã" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/ethernet_test.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"ã\";  expecting \")\" ethernet_test.v(90) " "Verilog HDL syntax error at ethernet_test.v(90) near text \"ã\";  expecting \")\"" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/ethernet_test.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "€ ethernet_test.v(90) " "Verilog HDL syntax error at ethernet_test.v(90) near text €" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/ethernet_test.v" 90 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ethernet_test ethernet_test.v(5) " "Ignored design unit \"ethernet_test\" at ethernet_test.v(5) due to previous errors" {  } { { "rtl/ethernet_test.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/ethernet_test.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ethernet_test.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/ethernet_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data_num.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data_num.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_num " "Found entity 1: data_num" {  } { { "rtl/data_num.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/data_num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/crc.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 crc " "Found entity 1: crc" {  } { { "rtl/crc.v" "" { Text "E:/Project/AX530/verilog/15_ethernet_test/rtl/crc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1445412360481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1445412360481 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1445412360544 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 21 15:26:00 2015 " "Processing ended: Wed Oct 21 15:26:00 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1445412360544 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1445412360544 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1445412360544 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1445412360544 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1445412361121 ""}
