{"vcs1":{"timestamp_begin":1731175271.126837280, "rt":3.20, "ut":1.90, "st":0.25}}
{"vcselab":{"timestamp_begin":1731175274.405400113, "rt":0.84, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1731175275.312555953, "rt":0.43, "ut":0.13, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731175270.500363153}
{"VCS_COMP_START_TIME": 1731175270.500363153}
{"VCS_COMP_END_TIME": 1731175277.365675408}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 336664}}
{"stitch_vcselab": {"peak_mem": 231632}}
