

================================================================
== Vivado HLS Report for 'xfChannelCombine'
================================================================
* Date:           Wed Mar 18 11:34:51 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57961|    57961| 2.898 ms | 2.898 ms |  57961|  57961|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RowLoop   |    57960|    57960|       322|          -|          -|   180|    no    |
        | + ColLoop  |      320|      320|         1|          -|          -|   320|    no    |
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %p_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %p_in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %p_src1_cols_load7_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_src1_cols_load7_loc_1 = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %p_src1_cols_load7_loc)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 9 'read' 'p_src1_cols_load7_loc_1' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln330 = sext i10 %p_src1_cols_load7_loc_1 to i16" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 10 'sext' 'sext_ln330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0_i_i_i = phi i8 [ 0, %entry ], [ %i, %RowLoop_end ]"   --->   Operation 12 'phi' 'i_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %i_0_i_i_i, -76" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 13 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.91ns)   --->   "%i = add i8 %i_0_i_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.exit, label %RowLoop_begin" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str86) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 16 'specloopname' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str86)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:114->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 17 'specregionbegin' 'tmp_i_i_i' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 180, i32 180, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:116->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 18 'speclooptripcount' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 19 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 20 'ret' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.26>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%j_0_i_i_i = phi i16 [ 0, %RowLoop_begin ], [ %j, %ColLoop ]"   --->   Operation 21 'phi' 'j_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (2.42ns)   --->   "%icmp_ln118 = icmp eq i16 %j_0_i_i_i, %sext_ln330" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 22 'icmp' 'icmp_ln118' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (2.07ns)   --->   "%j = add i16 %j_0_i_i_i, 1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln118, label %RowLoop_end, label %ColLoop" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str87) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:119->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_12_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str87)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:119->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 26 'specregionbegin' 'tmp_12_i_i_i' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 320, i32 320, i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:120->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 27 'speclooptripcount' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.63ns)   --->   "%tmp_V_1 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in1_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:123->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 28 'read' 'tmp_V_1' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 29 [1/1] (3.63ns)   --->   "%tmp_V_2 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in2_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:124->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 29 'read' 'tmp_V_2' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 30 [1/1] (3.63ns)   --->   "%tmp_V_3 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %p_in3_V_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:125->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 30 'read' 'tmp_V_3' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_V_1, i8 %tmp_V_2, i8 %tmp_V_3)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:139->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 31 'bitconcatenate' 'tmp_V' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %p_out_V_V, i24 %tmp_V)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:141->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 32 'write' <Predicate = (!icmp_ln118)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str87, i32 %tmp_12_i_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:142->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 33 'specregionend' 'empty' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:118->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 34 'br' <Predicate = (!icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str86, i32 %tmp_i_i_i)" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:143->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 35 'specregionend' 'empty_88' <Predicate = (icmp_ln118)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %0" [D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:113->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:217->D:/Xilinx/xfopencv-master/include\imgproc/xf_channel_combine.hpp:330]   --->   Operation 36 'br' <Predicate = (icmp_ln118)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_in3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_src1_cols_load7_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
p_src1_cols_load7_loc_1 (read             ) [ 0000]
sext_ln330              (sext             ) [ 0011]
br_ln113                (br               ) [ 0111]
i_0_i_i_i               (phi              ) [ 0010]
icmp_ln113              (icmp             ) [ 0011]
i                       (add              ) [ 0111]
br_ln113                (br               ) [ 0000]
specloopname_ln114      (specloopname     ) [ 0000]
tmp_i_i_i               (specregionbegin  ) [ 0001]
speclooptripcount_ln116 (speclooptripcount) [ 0000]
br_ln118                (br               ) [ 0011]
ret_ln0                 (ret              ) [ 0000]
j_0_i_i_i               (phi              ) [ 0001]
icmp_ln118              (icmp             ) [ 0011]
j                       (add              ) [ 0011]
br_ln118                (br               ) [ 0000]
specloopname_ln119      (specloopname     ) [ 0000]
tmp_12_i_i_i            (specregionbegin  ) [ 0000]
speclooptripcount_ln120 (speclooptripcount) [ 0000]
tmp_V_1                 (read             ) [ 0000]
tmp_V_2                 (read             ) [ 0000]
tmp_V_3                 (read             ) [ 0000]
tmp_V                   (bitconcatenate   ) [ 0000]
write_ln141             (write            ) [ 0000]
empty                   (specregionend    ) [ 0000]
br_ln118                (br               ) [ 0011]
empty_88                (specregionend    ) [ 0000]
br_ln113                (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_in1_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_in2_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_in3_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_in3_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_out_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_src1_cols_load7_loc">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src1_cols_load7_loc"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i10P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str86"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str87"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_src1_cols_load7_loc_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="10" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src1_cols_load7_loc_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_V_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tmp_V_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_V_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_3/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln141_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="24" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln141/3 "/>
</bind>
</comp>

<comp id="89" class="1005" name="i_0_i_i_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="1"/>
<pin id="91" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="i_0_i_i_i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="8" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="j_0_i_i_i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="j_0_i_i_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i_i_i/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="sext_ln330_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln330/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln113_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="i_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="icmp_ln118_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="2"/>
<pin id="130" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln118/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="j_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="24" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="0" index="2" bw="8" slack="0"/>
<pin id="142" dir="0" index="3" bw="8" slack="0"/>
<pin id="143" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="149" class="1005" name="sext_ln330_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="2"/>
<pin id="151" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln330 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="165" class="1005" name="j_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="16" slack="0"/>
<pin id="167" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="24" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="50" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="50" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="50" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="42" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="58" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="93" pin="4"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="93" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="104" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="104" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="44" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="64" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="146"><net_src comp="70" pin="2"/><net_sink comp="138" pin=2"/></net>

<net id="147"><net_src comp="76" pin="2"/><net_sink comp="138" pin=3"/></net>

<net id="148"><net_src comp="138" pin="4"/><net_sink comp="82" pin=2"/></net>

<net id="152"><net_src comp="111" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="160"><net_src comp="121" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="168"><net_src comp="132" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out_V_V | {3 }
 - Input state : 
	Port: xfChannelCombine : p_in1_V_V | {3 }
	Port: xfChannelCombine : p_in2_V_V | {3 }
	Port: xfChannelCombine : p_in3_V_V | {3 }
	Port: xfChannelCombine : p_src1_cols_load7_loc | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln113 : 1
		i : 1
		br_ln113 : 2
	State 3
		icmp_ln118 : 1
		j : 1
		br_ln118 : 2
		write_ln141 : 1
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|    add   |              i_fu_121              |    0    |    15   |
|          |              j_fu_132              |    0    |    23   |
|----------|------------------------------------|---------|---------|
|   icmp   |          icmp_ln113_fu_115         |    0    |    11   |
|          |          icmp_ln118_fu_127         |    0    |    13   |
|----------|------------------------------------|---------|---------|
|          | p_src1_cols_load7_loc_1_read_fu_58 |    0    |    0    |
|   read   |         tmp_V_1_read_fu_64         |    0    |    0    |
|          |         tmp_V_2_read_fu_70         |    0    |    0    |
|          |         tmp_V_3_read_fu_76         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |       write_ln141_write_fu_82      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   sext   |          sext_ln330_fu_111         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|bitconcatenate|            tmp_V_fu_138            |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    62   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| i_0_i_i_i_reg_89 |    8   |
|     i_reg_157    |    8   |
| j_0_i_i_i_reg_100|   16   |
|     j_reg_165    |   16   |
|sext_ln330_reg_149|   16   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   62   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   64   |    -   |
+-----------+--------+--------+
|   Total   |   64   |   62   |
+-----------+--------+--------+
