this is a project for connecting 
a simple single cycle RISC-V core to 
axi4 lite to run it on a FPGA for educational purpose

the core runs all RV32I base instructions

