Classic Timing Analyzer report for Lab1_FPGA
Tue Oct 25 16:18:59 2022
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                ;
+------------------------------+-------+---------------+-------------+-------------+--------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From        ; To           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-------------+--------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 6.389 ns    ; InputSeg[1] ; OutputSeg[2] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;             ;              ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-------------+--------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; tpd                                                                      ;
+-------+-------------------+-----------------+-------------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From        ; To           ;
+-------+-------------------+-----------------+-------------+--------------+
; N/A   ; None              ; 6.389 ns        ; InputSeg[1] ; OutputSeg[2] ;
; N/A   ; None              ; 6.384 ns        ; InputSeg[1] ; OutputSeg[0] ;
; N/A   ; None              ; 6.372 ns        ; InputSeg[1] ; OutputSeg[1] ;
; N/A   ; None              ; 6.308 ns        ; InputSeg[2] ; OutputSeg[0] ;
; N/A   ; None              ; 6.278 ns        ; InputSeg[2] ; OutputSeg[1] ;
; N/A   ; None              ; 6.266 ns        ; InputSeg[2] ; OutputSeg[2] ;
; N/A   ; None              ; 6.172 ns        ; InputSeg[0] ; OutputSeg[0] ;
; N/A   ; None              ; 6.158 ns        ; InputSeg[1] ; OutputSeg[3] ;
; N/A   ; None              ; 6.155 ns        ; InputSeg[0] ; OutputSeg[2] ;
; N/A   ; None              ; 6.148 ns        ; InputSeg[1] ; OutputSeg[4] ;
; N/A   ; None              ; 6.147 ns        ; InputSeg[1] ; OutputSeg[5] ;
; N/A   ; None              ; 6.144 ns        ; InputSeg[1] ; OutputSeg[6] ;
; N/A   ; None              ; 6.143 ns        ; InputSeg[0] ; OutputSeg[1] ;
; N/A   ; None              ; 6.131 ns        ; InputSeg[3] ; OutputSeg[0] ;
; N/A   ; None              ; 6.111 ns        ; InputSeg[3] ; OutputSeg[2] ;
; N/A   ; None              ; 6.096 ns        ; InputSeg[3] ; OutputSeg[1] ;
; N/A   ; None              ; 6.062 ns        ; InputSeg[2] ; OutputSeg[3] ;
; N/A   ; None              ; 6.053 ns        ; InputSeg[2] ; OutputSeg[4] ;
; N/A   ; None              ; 6.049 ns        ; InputSeg[2] ; OutputSeg[5] ;
; N/A   ; None              ; 6.047 ns        ; InputSeg[2] ; OutputSeg[6] ;
; N/A   ; None              ; 5.926 ns        ; InputSeg[0] ; OutputSeg[4] ;
; N/A   ; None              ; 5.924 ns        ; InputSeg[0] ; OutputSeg[3] ;
; N/A   ; None              ; 5.911 ns        ; InputSeg[0] ; OutputSeg[5] ;
; N/A   ; None              ; 5.905 ns        ; InputSeg[0] ; OutputSeg[6] ;
; N/A   ; None              ; 5.881 ns        ; InputSeg[3] ; OutputSeg[3] ;
; N/A   ; None              ; 5.870 ns        ; InputSeg[3] ; OutputSeg[4] ;
; N/A   ; None              ; 5.869 ns        ; InputSeg[3] ; OutputSeg[5] ;
; N/A   ; None              ; 5.866 ns        ; InputSeg[3] ; OutputSeg[6] ;
; N/A   ; None              ; 5.459 ns        ; in          ; out          ;
+-------+-------------------+-----------------+-------------+--------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Tue Oct 25 16:18:59 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab1_FPGA -c Lab1_FPGA --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Longest tpd from source pin "InputSeg[1]" to destination pin "OutputSeg[2]" is 6.389 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 7; PIN Node = 'InputSeg[1]'
    Info: 2: + IC(1.351 ns) + CELL(0.438 ns) = 2.788 ns; Loc. = LCCOMB_X28_Y1_N24; Fanout = 1; COMB Node = 'Decoder_7_Segment:inst|Mux4~0'
    Info: 3: + IC(0.823 ns) + CELL(2.778 ns) = 6.389 ns; Loc. = PIN_AC12; Fanout = 0; PIN Node = 'OutputSeg[2]'
    Info: Total cell delay = 4.215 ns ( 65.97 % )
    Info: Total interconnect delay = 2.174 ns ( 34.03 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4355 megabytes
    Info: Processing ended: Tue Oct 25 16:18:59 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


