// Seed: 4236432652
module module_0 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2
);
  logic id_4;
  ;
  assign id_0 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input wand id_3,
    output wire id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    input supply1 id_8,
    output tri0 id_9,
    input tri1 id_10,
    output logic id_11,
    input wand id_12
);
  parameter id_14 = 1;
  wire id_15 = id_5;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_12
  );
  initial begin : LABEL_0
    id_11 = id_8 - id_3;
  end
  wire [-1 'd0 : 1] id_16;
  wire id_17;
  parameter id_18 = id_14;
endmodule
