# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CPU-G2_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v 
# -- Compiling module Z_Reg
# 
# Top level modules:
# 	Z_Reg
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v 
# -- Compiling module ThirtyTwoToOneMultiplexer
# 
# Top level modules:
# 	ThirtyTwoToOneMultiplexer
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v 
# -- Compiling module ThirtyTwoToFiveEncoder
# 
# Top level modules:
# 	ThirtyTwoToFiveEncoder
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v 
# -- Compiling module SHR
# 
# Top level modules:
# 	SHR
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v 
# -- Compiling module SHL
# 
# Top level modules:
# 	SHL
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_right.v 
# -- Compiling module rotate_right
# 
# Top level modules:
# 	rotate_right
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/rotate_left.v 
# -- Compiling module rotate_left
# 
# Top level modules:
# 	rotate_left
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v 
# -- Compiling module RCAdder32
# 
# Top level modules:
# 	RCAdder32
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v 
# -- Compiling module PC_Reg
# 
# Top level modules:
# 	PC_Reg
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v 
# -- Compiling module My_XOR
# 
# Top level modules:
# 	My_XOR
# End time: 11:32:55 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:55 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v 
# -- Compiling module My_SUBTRACT
# 
# Top level modules:
# 	My_SUBTRACT
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v 
# -- Compiling module My_OR
# 
# Top level modules:
# 	My_OR
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NOT.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NOT.v 
# -- Compiling module My_NOT
# 
# Top level modules:
# 	My_NOT
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NEGATE.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_NEGATE.v 
# -- Compiling module My_NEGATE
# 
# Top level modules:
# 	My_NEGATE
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v 
# -- Compiling module My_AND
# 
# Top level modules:
# 	My_AND
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v 
# -- Compiling module My_ADD
# 
# Top level modules:
# 	My_ADD
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v 
# -- Compiling module Multiplicaion
# 
# Top level modules:
# 	Multiplicaion
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v 
# -- Compiling module MDR_Reg
# 
# Top level modules:
# 	MDR_Reg
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v 
# -- Compiling module Gen_Reg
# 
# Top level modules:
# 	Gen_Reg
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v 
# -- Compiling module fourToOneMux
# 
# Top level modules:
# 	fourToOneMux
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:56 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v 
# -- Compiling module Datapath
# 
# Top level modules:
# 	Datapath
# End time: 11:32:56 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:57 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 11:32:57 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:57 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:32:57 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:57 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v 
# -- Compiling module Y_Reg
# 
# Top level modules:
# 	Y_Reg
# End time: 11:32:57 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:57 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v 
# -- Compiling module MAR_Reg
# 
# Top level modules:
# 	MAR_Reg
# End time: 11:32:57 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2 {C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:57 on Feb 26,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2" C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v 
# -- Compiling module datapath_tb
# 
# Top level modules:
# 	datapath_tb
# End time: 11:32:57 on Feb 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  datapath_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" datapath_tb 
# Start time: 11:32:57 on Feb 26,2024
# Loading work.datapath_tb
# Loading work.Datapath
# Loading work.Gen_Reg
# Loading work.PC_Reg
# Loading work.MAR_Reg
# Loading work.MDR_Reg
# Loading work.Y_Reg
# Loading work.Z_Reg
# Loading work.bus
# Loading work.ThirtyTwoToFiveEncoder
# Loading work.ThirtyTwoToOneMultiplexer
# Loading work.fourToOneMux
# Loading work.alu
# Loading work.My_AND
# Loading work.My_ADD
# Loading work.RCAdder32
# Loading work.FullAdder
# Loading work.My_XOR
# Loading work.My_OR
# Loading work.My_SUBTRACT
# Loading work.My_NOT
# Loading work.My_NEGATE
# Loading work.SHR
# Loading work.SHL
# Loading work.Multiplicaion
# Loading work.rotate_right
# Loading work.rotate_left
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v(17): [PCDPC] - Port size (32) does not match connection size (1) for port 'MDatain'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(18): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(19): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(20): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(21): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(22): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(23): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(24): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(25): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(26): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R8 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(27): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R9 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R10 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(29): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R11 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R12 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(31): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R13 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(32): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R14 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(33): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R15 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(35): [PCDPC] - Port size (32) does not match connection size (8) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/IR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(35): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/IR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/PC File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/PC File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'MdataIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/HI File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(42): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/LO File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'yIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Y File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'yOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Y File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(44): [PCDPC] - Port size (32) does not match connection size (1) for port 'ZOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Z File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(44): [PCDPC] - Port size (64) does not match connection size (1) for port 'ZDataIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Z File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'Zhighin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'In_Portin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'data'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/encoder File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Too few port connections. Expected 34, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [PCDPC] - Port size (1) does not match connection size (5) for port 'in24'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'in25'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in26'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in27'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in28'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in29'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in30'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in31'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'select'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'out'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(19): [PCDPC] - Port size (1) does not match connection size (32) for port 's1'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux10 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'Y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (64) does not match connection size (1) for port 'C'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(20): [PCDPC] - Port size (1) does not match connection size (3) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'm'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'm'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/shrOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/shlOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'multiplicand'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/multi File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(28): [PCDPC] - Port size (64) does not match connection size (32) for port 'product'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/multi File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [PCDPC] - Port size (32) does not match connection size (1) for port 'Sum'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Missing connection for port 'B'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Missing connection for port 'cIn'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 500 ns
add wave -position insertpoint sim:/datapath_tb/DUT/aluu/andOp/*
restart
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/datapath_tb.v(17): [PCDPC] - Port size (32) does not match connection size (1) for port 'MDatain'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(18): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(19): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(20): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(21): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(22): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(23): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(24): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(25): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(26): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R8 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(27): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R9 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(28): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R10 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(29): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R11 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(30): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R12 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(31): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R13 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(32): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R14 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(33): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/R15 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(35): [PCDPC] - Port size (32) does not match connection size (8) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/IR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(35): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/IR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/PC File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(36): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/PC File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/PC_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(38): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MAR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/mar_reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'out'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'MdataIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(39): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/MDR File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/MDR_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(41): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/HI File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(42): [PCDPC] - Port size (32) does not match connection size (1) for port 'bus'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/LO File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Gen_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'yIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Y File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(43): [PCDPC] - Port size (32) does not match connection size (1) for port 'yOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Y File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Y_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(44): [PCDPC] - Port size (32) does not match connection size (1) for port 'ZOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Z File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(44): [PCDPC] - Port size (64) does not match connection size (1) for port 'ZDataIn'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/Z File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Z_Reg.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'Zhighin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'In_Portin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (1) does not match connection size (32) for port 'Cin'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(52): [PCDPC] - Port size (32) does not match connection size (1) for port 'BusMuxOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'data'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/encoder File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/ThirtyTwoToFiveEncoder.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Too few port connections. Expected 34, found 26.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [PCDPC] - Port size (1) does not match connection size (5) for port 'in24'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [PCDPC] - Port size (1) does not match connection size (32) for port 'in25'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in26'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in27'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in28'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in29'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in30'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'in31'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'select'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/bus.v(14): [TFMPC] - Missing connection for port 'out'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(7): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux0 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(8): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(9): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(10): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux3 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(11): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux4 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(12): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux5 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(13): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux6 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'a'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'b'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'c'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'd'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux7 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/thirtyTwoToOneMultiplexer.v(19): [PCDPC] - Port size (1) does not match connection size (32) for port 's1'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/buss/mux/mux10 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/fourToOneMux.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'A'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'B'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'Y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(59): [PCDPC] - Port size (64) does not match connection size (1) for port 'C'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(19): [PCDPC] - Port size (1) does not match connection size (3) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_ADD.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/addOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(20): [PCDPC] - Port size (1) does not match connection size (3) for port 'cOut'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_SUBTRACT.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/twosComplementAdder/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/subOp/adderAB/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'm'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/orOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_OR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'm'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(24): [PCDPC] - Port size (1) does not match connection size (32) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/xorOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_XOR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(25): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/shrOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHR.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(26): [PCDPC] - Port size (5) does not match connection size (32) for port 'shift'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/shlOp File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/SHL.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(28): [PCDPC] - Port size (32) does not match connection size (64) for port 'multiplicand'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/multi File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/alu.v(28): [PCDPC] - Port size (64) does not match connection size (32) for port 'product'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/aluu/multi File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Multiplication.v
# ** Warning: (vsim-3017) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Too few port connections. Expected 5, found 3.
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [PCDPC] - Port size (32) does not match connection size (1) for port 'Sum'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/RCAdder32.v
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Missing connection for port 'B'.
# ** Warning: (vsim-3722) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/Datapath.v(61): [TFMPC] - Missing connection for port 'cIn'.
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA0/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA1/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA2/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA3/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA4/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA5/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA6/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA7/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA8/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA9/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA10/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA11/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA12/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA13/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA14/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA15/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA16/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA17/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA18/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA19/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA20/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA21/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA22/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA23/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA24/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA25/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA26/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA27/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA28/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA29/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA30/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(14): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and1 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'p'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'x'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/FullAdder.v(15): [PCDPC] - Port size (32) does not match connection size (1) for port 'y'. The port definition is at: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /datapath_tb/DUT/add/FA31/and2 File: C:/intelFPGA_lite/18.1/elec374CPUProject/CPU-G2/My_AND.v
run 500ns
