Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg3bit_42.v" into library work
Parsing module <reg3bit_42>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pn_gen_44.v" into library work
Parsing module <pn_gen_44>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/randomizer_40.v" into library work
Parsing module <randomizer_40>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pipeline_31.v" into library work
Parsing module <pipeline_31>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_41.v" into library work
Parsing module <counter_41>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_39.v" into library work
Parsing module <counter_39>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_38.v" into library work
Parsing module <counter_38>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_37.v" into library work
Parsing module <counter_37>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_17.v" into library work
Parsing module <counter_17>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg2bit_26.v" into library work
Parsing module <reg2bit_26>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/propogate_25.v" into library work
Parsing module <propogate_25>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/edge_detector_18.v" into library work
Parsing module <edge_detector_18>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/button_conditioner_14.v" into library work
Parsing module <button_conditioner_14>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/alu_9.v" into library work
Parsing module <alu_9>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/seven_seg_12.v" into library work
Parsing module <seven_seg_12>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg8bit_7.v" into library work
Parsing module <reg8bit_7>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" into library work
Parsing module <main_8>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/decoder_13.v" into library work
Parsing module <decoder_13>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_11.v" into library work
Parsing module <counter_11>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bintoAscii_10.v" into library work
Parsing module <binToAscii_10>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bcounter_6.v" into library work
Parsing module <bcounter_6>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" into library work
Parsing module <state_4>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/multi_seven_seg_5.v" into library work
Parsing module <multi_seven_seg_5>.
Analyzing Verilog file "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <state_4>.

Elaborating module <bcounter_6>.

Elaborating module <button_conditioner_14>.

Elaborating module <pipeline_31>.

Elaborating module <counter_17>.

Elaborating module <edge_detector_18>.

Elaborating module <reg8bit_7>.

Elaborating module <main_8>.

Elaborating module <propogate_25>.

Elaborating module <counter_37>.

Elaborating module <counter_38>.

Elaborating module <counter_39>.

Elaborating module <randomizer_40>.

Elaborating module <reg3bit_42>.

Elaborating module <pn_gen_44>.

Elaborating module <counter_41>.
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" Line 93: Assignment to M_mypropogater_clkChoice ignored, since the identifier is never used

Elaborating module <reg2bit_26>.

Elaborating module <alu_9>.
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" Line 142: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" Line 143: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" Line 144: Assignment to M_myalu_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" Line 159: Result of 4-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" Line 113: Assignment to M_myalu_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" Line 114: Assignment to M_myalu_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" Line 115: Assignment to M_myalu_n ignored, since the identifier is never used

Elaborating module <binToAscii_10>.
WARNING:HDLCompiler:413 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" Line 189: Result of 8-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" Line 191: Result of 4-bit expression is truncated to fit in 1-bit target.

Elaborating module <multi_seven_seg_5>.

Elaborating module <counter_11>.

Elaborating module <seven_seg_12>.

Elaborating module <decoder_13>.
WARNING:HDLCompiler:413 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 154: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:Xst:2972 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 109. All outputs of instance <myalu> of block <alu_9> are unconnected in block <state_4>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" line 46. All outputs of instance <reset_cond> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53. All outputs of instance <reset_cond2> of block <reset_conditioner_1> are unconnected in block <mojo_top_0>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" line 46: Output port <out> of the instance <reset_cond> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/mojo_top_0.v" line 53: Output port <out> of the instance <reset_cond2> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 120
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 120
    Found 1-bit tristate buffer for signal <avr_rx> created at line 120
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <state_4>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v".
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 79: Output port <rowOn> of the instance <mainState> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 109: Output port <alu> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 109: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 109: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/state_4.v" line 109: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <M_state_q>.
    Found 3-bit adder for signal <n0071[2:0]> created at line 189.
    Found 4-bit adder for signal <n0074[3:0]> created at line 189.
    Found 5-bit adder for signal <n0077[4:0]> created at line 189.
    Found 6-bit adder for signal <n0080[5:0]> created at line 189.
    Found 7-bit adder for signal <n0083[6:0]> created at line 189.
    Found 8-bit adder for signal <_n0091> created at line 189.
    Found 8-bit adder for signal <n0053> created at line 189.
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   1 D-type flip-flop(s).
	inferred  17 Multiplexer(s).
Unit <state_4> synthesized.

Synthesizing Unit <bcounter_6>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bcounter_6.v".
    Found 1-bit register for signal <M_right_q>.
    Found 1-bit register for signal <M_cent_q>.
    Found 1-bit register for signal <M_ctr_q>.
    Found 1-bit register for signal <M_left_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <bcounter_6> synthesized.

Synthesizing Unit <button_conditioner_14>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/button_conditioner_14.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_5_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_14> synthesized.

Synthesizing Unit <pipeline_31>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pipeline_31.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_31> synthesized.

Synthesizing Unit <counter_17>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_17.v".
    Found 23-bit register for signal <M_ctr_q>.
    Found 23-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <counter_17> synthesized.

Synthesizing Unit <edge_detector_18>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/edge_detector_18.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_18> synthesized.

Synthesizing Unit <reg8bit_7>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg8bit_7.v".
    Found 8-bit register for signal <M_regs_d>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg8bit_7> synthesized.

Synthesizing Unit <main_8>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v".
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" line 75: Output port <clkChoice> of the instance <mypropogater> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" line 138: Output port <z> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" line 138: Output port <v> of the instance <myalu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/main_8.v" line 138: Output port <n> of the instance <myalu> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <M_right_q>.
    Found 1-bit register for signal <M_cent_q>.
    Found 1-bit register for signal <M_left_q>.
    Summary:
	inferred   3 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <main_8> synthesized.

Synthesizing Unit <propogate_25>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/propogate_25.v".
    Found 32-bit register for signal <M_clkseed_q>.
    Found 32-bit register for signal <M_seed_q>.
    Found 32-bit adder for signal <M_seed_q[31]_GND_11_o_add_3_OUT> created at line 318.
    Found 32-bit adder for signal <M_clkseed_q[31]_GND_11_o_add_4_OUT> created at line 319.
    Found 16x11-bit Read Only RAM for signal <_n0094>
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  64 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <propogate_25> synthesized.

Synthesizing Unit <counter_37>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_37.v".
    Found 24-bit register for signal <M_ctr_q>.
    Found 24-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <counter_37> synthesized.

Synthesizing Unit <counter_38>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_38.v".
    Found 25-bit register for signal <M_ctr_q>.
    Found 25-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
Unit <counter_38> synthesized.

Synthesizing Unit <counter_39>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_39.v".
    Found 26-bit register for signal <M_ctr_q>.
    Found 26-bit adder for signal <M_ctr_d> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <counter_39> synthesized.

Synthesizing Unit <randomizer_40>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/randomizer_40.v".
    Summary:
	no macro.
Unit <randomizer_40> synthesized.

Synthesizing Unit <reg3bit_42>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg3bit_42.v".
    Found 3-bit register for signal <M_regs_q>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <reg3bit_42> synthesized.

Synthesizing Unit <pn_gen_44>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/pn_gen_44.v".
    Found 32-bit register for signal <M_y_q>.
    Found 32-bit register for signal <M_z_q>.
    Found 32-bit register for signal <M_w_q>.
    Found 32-bit register for signal <M_x_q>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pn_gen_44> synthesized.

Synthesizing Unit <counter_41>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_41.v".
    Found 4-bit register for signal <M_ctr_q>.
    Found 4-bit adder for signal <M_ctr_q[3]_GND_18_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <counter_41> synthesized.

Synthesizing Unit <reg2bit_26>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/reg2bit_26.v".
    Found 2-bit register for signal <M_regs_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <reg2bit_26> synthesized.

Synthesizing Unit <alu_9>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/alu_9.v".
    Found 9-bit subtractor for signal <GND_20_o_GND_20_o_sub_4_OUT> created at line 45.
    Found 9-bit adder for signal <n0127[8:0]> created at line 37.
    Found 8x8-bit multiplier for signal <a[7]_b[7]_MuLt_0_OUT> created at line 34.
    Found 16-bit shifter logical left for signal <GND_20_o_b[2]_shift_left_5_OUT> created at line 53
    Found 16-bit shifter logical right for signal <GND_20_o_b[2]_shift_right_6_OUT> created at line 56
    Found 16-bit shifter arithmetic right for signal <a[7]_b[2]_shift_right_7_OUT> created at line 59
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu1<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator equal for signal <a[7]_b[7]_equal_16_o> created at line 88
    Summary:
	inferred  16 Latch(s).
	inferred   1 Comparator(s).
Unit <alu_9> synthesized.

Synthesizing Unit <binToAscii_10>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/bintoAscii_10.v".
    Summary:
	no macro.
Unit <binToAscii_10> synthesized.

Synthesizing Unit <multi_seven_seg_5>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/multi_seven_seg_5.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_39_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_5> synthesized.

Synthesizing Unit <counter_11>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/counter_11.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_40_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_11> synthesized.

Synthesizing Unit <seven_seg_12>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/seven_seg_12.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_12> synthesized.

Synthesizing Unit <decoder_13>.
    Related source file is "C:/Users/Jing Yun/Desktop/50.002 Computation Structure/1D_Game Design/502IntGitRepo/5021DInt/work/planAhead/Integrate1/Integrate1.srcs/sources_1/imports/verilog/decoder_13.v".
    Summary:
	no macro.
Unit <decoder_13> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x11-bit single-port Read Only RAM                   : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 24
 18-bit adder                                          : 1
 20-bit adder                                          : 6
 23-bit adder                                          : 3
 24-bit adder                                          : 1
 25-bit adder                                          : 1
 26-bit adder                                          : 1
 3-bit adder                                           : 1
 32-bit adder                                          : 2
 4-bit adder                                           : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Registers                                            : 49
 1-bit register                                        : 14
 18-bit register                                       : 1
 2-bit register                                        : 7
 20-bit register                                       : 6
 23-bit register                                       : 3
 24-bit register                                       : 1
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 10
 4-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 26
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# Xors                                                 : 6
 32-bit xor2                                           : 4
 32-bit xor4                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <button_conditioner_14>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_14> synthesized (advanced).

Synthesizing (advanced) Unit <counter_11>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_11> synthesized (advanced).

Synthesizing (advanced) Unit <counter_17>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_17> synthesized (advanced).

Synthesizing (advanced) Unit <counter_37>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_37> synthesized (advanced).

Synthesizing (advanced) Unit <counter_38>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_38> synthesized (advanced).

Synthesizing (advanced) Unit <counter_39>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_39> synthesized (advanced).

Synthesizing (advanced) Unit <counter_41>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_41> synthesized (advanced).

Synthesizing (advanced) Unit <propogate_25>.
The following registers are absorbed into counter <M_clkseed_q>: 1 register on signal <M_clkseed_q>.
The following registers are absorbed into counter <M_seed_q>: 1 register on signal <M_seed_q>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0094> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 11-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <M_rowCtr_value> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <propogate_25> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_12>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_12> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x11-bit single-port distributed Read Only RAM       : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 6
 1-bit adder                                           : 2
 1-bit adder carry in                                  : 1
 4-bit adder                                           : 1
 4-bit adder carry in                                  : 1
 5-bit adder                                           : 1
# Counters                                             : 16
 18-bit up counter                                     : 1
 20-bit up counter                                     : 6
 23-bit up counter                                     : 3
 24-bit up counter                                     : 1
 25-bit up counter                                     : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 302
 Flip-Flops                                            : 302
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 32
 1-bit 2-to-1 multiplexer                              : 26
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 1
 31-bit shifter logical right                          : 1
# Xors                                                 : 6
 32-bit xor2                                           : 4
 32-bit xor4                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <M_regs_q_0> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_1> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_2> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_3> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_4> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_5> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_6> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <M_regs_q_7> has a constant value of 0 in block <reg8bit_7>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2146 - In block <main_8>, Counter <edge_ctr/M_ctr_q> <mypropogater/slowclk22/M_ctr_q> are equivalent, XST will keep only <edge_ctr/M_ctr_q>.

Optimizing unit <mojo_top_0> ...

Optimizing unit <state_4> ...

Optimizing unit <bcounter_6> ...

Optimizing unit <main_8> ...

Optimizing unit <pn_gen_44> ...
WARNING:Xst:1293 - FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_20> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_19> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_17> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_19> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_20> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_30> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_22> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_27> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_28> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_29> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_30> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_17> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_21> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_28> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_29> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_2> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_17> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_14> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_17> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_9> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_21> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_0> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_6> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_27> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_22> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_11> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_1> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_27> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_28> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_10> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_8> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_12> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_27> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_28> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_31> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_26> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_24> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_23> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_18> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_15> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_7> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_4> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_3> has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_28> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_27> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_21> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_21> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_17> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_14> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_12> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_9> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_8> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_0> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_29> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_22> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_11> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_6> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_1> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_28> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_27> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_21> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_21> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_17> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_14> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_12> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_9> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_8> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_2> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_0> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_29> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_22> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_11> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_6> is unconnected in block <mojo_top_0>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_1> is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_31> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_31> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_29> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_clkseed_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_29> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/M_seed_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_31> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_29> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_23> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_w_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/numb_gen/M_z_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_31> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_29> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_28> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_27> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_26> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_23> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_18> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_17> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_15> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_14> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_12> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_10> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_9> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_8> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_7> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_4> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_w_q_3> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_22> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_11> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_6> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_30> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_25> of sequential type is unconnected in block <mojo_top_0>.
WARNING:Xst:2677 - Node <myState/mainState/mypropogater/randomizer/clk_gen/M_z_q_25> of sequential type is unconnected in block <mojo_top_0>.
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_0> <myState/mainState/mypropogater/slowclk23/M_ctr_q_0> <myState/mainState/edge_ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_1> <myState/mainState/mypropogater/slowclk23/M_ctr_q_1> <myState/mainState/edge_ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_2> <myState/mainState/mypropogater/slowclk23/M_ctr_q_2> <myState/mainState/edge_ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_3> <myState/mainState/mypropogater/slowclk23/M_ctr_q_3> <myState/mainState/edge_ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_4> <myState/mainState/mypropogater/slowclk23/M_ctr_q_4> <myState/mainState/edge_ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_5> <myState/mainState/mypropogater/slowclk23/M_ctr_q_5> <myState/mainState/edge_ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_6> <myState/mainState/mypropogater/slowclk23/M_ctr_q_6> <myState/mainState/edge_ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_7> <myState/mainState/mypropogater/slowclk23/M_ctr_q_7> <myState/mainState/edge_ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_8> <myState/mainState/mypropogater/slowclk23/M_ctr_q_8> <myState/mainState/edge_ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_9> <myState/mainState/mypropogater/slowclk23/M_ctr_q_9> <myState/mainState/edge_ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond2/sync/M_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond2/sync/M_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/bttnpress/edge_ctr/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/sync/M_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/sync/M_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_10> <myState/mainState/mypropogater/slowclk23/M_ctr_q_10> <myState/mainState/edge_ctr/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_11> <myState/mainState/mypropogater/slowclk23/M_ctr_q_11> <myState/mainState/edge_ctr/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_12> <myState/mainState/mypropogater/slowclk23/M_ctr_q_12> <myState/mainState/edge_ctr/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_13> <myState/mainState/mypropogater/slowclk23/M_ctr_q_13> <myState/mainState/edge_ctr/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond/sync/M_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond1/sync/M_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_14> <myState/mainState/mypropogater/slowclk23/M_ctr_q_14> <myState/mainState/edge_ctr/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_20> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_20> <myState/mainState/mypropogater/slowclk23/M_ctr_q_20> <myState/mainState/edge_ctr/M_ctr_q_20> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_15> <myState/mainState/mypropogater/slowclk23/M_ctr_q_15> <myState/mainState/edge_ctr/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_21> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_21> <myState/mainState/mypropogater/slowclk23/M_ctr_q_21> <myState/mainState/edge_ctr/M_ctr_q_21> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_16> <myState/mainState/mypropogater/slowclk23/M_ctr_q_16> <myState/mainState/edge_ctr/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_22> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_22> <myState/mainState/mypropogater/slowclk23/M_ctr_q_22> <myState/mainState/edge_ctr/M_ctr_q_22> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_17> <myState/mainState/mypropogater/slowclk23/M_ctr_q_17> <myState/mainState/edge_ctr/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_23> in Unit <mojo_top_0> is equivalent to the following 2 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_23> <myState/mainState/mypropogater/slowclk23/M_ctr_q_23> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_18> <myState/mainState/mypropogater/slowclk23/M_ctr_q_18> <myState/mainState/edge_ctr/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_24> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_24> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/slowclk25/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following 3 FFs/Latches, which will be removed : <myState/mainState/mypropogater/slowclk24/M_ctr_q_19> <myState/mainState/mypropogater/slowclk23/M_ctr_q_19> <myState/mainState/edge_ctr/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <myState/bttnpress/button_cond3/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <myState/mainState/button_cond3/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_29> in Unit <mojo_top_0> is equivalent to the following 9 FFs/Latches, which will be removed : <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_10> <myState/mainState/mypropogater/randomizer/numb_gen/M_x_q_1> <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_20> <myState/mainState/mypropogater/randomizer/numb_gen/M_y_q_19> <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_29> <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_10> <myState/mainState/mypropogater/randomizer/clk_gen/M_x_q_1> <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_20> <myState/mainState/mypropogater/randomizer/clk_gen/M_y_q_19> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 6.
FlipFlop reset_cond3/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <myState/bttnpress/button_cond3/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <myState/bttnpress/button_cond2/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <myState/bttnpress/button_cond/sync/M_pipe_q_1>.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 233
 Flip-Flops                                            : 233
# Shift Registers                                      : 3
 2-bit shift register                                  : 3

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 764
#      GND                         : 12
#      INV                         : 15
#      LUT1                        : 169
#      LUT2                        : 13
#      LUT3                        : 4
#      LUT4                        : 62
#      LUT5                        : 100
#      LUT6                        : 50
#      MUXCY                       : 169
#      VCC                         : 11
#      XORCY                       : 159
# FlipFlops/Latches                : 236
#      FD                          : 90
#      FDE                         : 21
#      FDR                         : 12
#      FDRE                        : 101
#      FDS                         : 6
#      FDSE                        : 6
# Shift Registers                  : 3
#      SRLC16E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 43
#      IBUF                        : 4
#      OBUF                        : 33
#      OBUFT                       : 6

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             236  out of  11440     2%  
 Number of Slice LUTs:                  416  out of   5720     7%  
    Number used as Logic:               413  out of   5720     7%  
    Number used as Memory:                3  out of   1440     0%  
       Number used as SRL:                3

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    427
   Number with an unused Flip Flop:     191  out of    427    44%  
   Number with an unused LUT:            11  out of    427     2%  
   Number of fully used LUT-FF pairs:   225  out of    427    52%  
   Number of unique control sets:        32

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  44  out of    102    43%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                                                                 | Clock buffer(FF name)                                 | Load  |
---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
clk                                                                                          | BUFGP                                                 | 173   |
myState/mainState/mypropogater/slowclk25/M_ctr_q_22                                          | NONE(myState/mainState/M_left_q_0)                    | 6     |
myState/mainState/mypropogater/chosenClk_0(myState/mainState/mypropogater/Mmux_chosenClk12:O)| BUFG(*)(myState/mainState/mypropogater/M_clkseed_q_23)| 54    |
myState/bttnpress/edge_ctr/M_ctr_q_22                                                        | NONE(myState/bttnpress/M_left_q_0)                    | 6     |
---------------------------------------------------------------------------------------------+-------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.791ns (Maximum Frequency: 208.725MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 6.671ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.791ns (frequency: 208.725MHz)
  Total number of paths / destination ports: 3300 / 308
-------------------------------------------------------------------------
Delay:               4.791ns (Levels of Logic = 3)
  Source:            myState/bttnpress/button_cond2/M_ctr_q_3 (FF)
  Destination:       myState/bttnpress/button_cond2/M_ctr_q_19 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: myState/bttnpress/button_cond2/M_ctr_q_3 to myState/bttnpress/button_cond2/M_ctr_q_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.525   1.221  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            3   0.254   0.994  out1 (myState/bttnpress/button_cond2/out)
     end scope: 'myState/bttnpress/button_cond2:myState/bttnpress/button_cond2/out'
     LUT5:I2->O           19   0.235   1.260  M_button_cond2_out_inv1 (M_button_cond2_out_inv)
     begin scope: 'myState/bttnpress/button_cond2:M_button_cond2_out_inv'
     FDRE:CE                   0.302          M_ctr_q_1
    ----------------------------------------
    Total                      4.791ns (1.316ns logic, 3.475ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myState/mainState/mypropogater/slowclk25/M_ctr_q_22'
  Clock period: 1.744ns (frequency: 573.395MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.744ns (Levels of Logic = 2)
  Source:            myState/mainState/edge_detector1/M_last_q (FF)
  Destination:       myState/mainState/M_left_q_0 (FF)
  Source Clock:      myState/mainState/mypropogater/slowclk25/M_ctr_q_22 rising
  Destination Clock: myState/mainState/mypropogater/slowclk25/M_ctr_q_22 rising

  Data Path: myState/mainState/edge_detector1/M_last_q to myState/mainState/M_left_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.910  M_last_q (M_last_q)
     end scope: 'myState/mainState/edge_detector1:M_last_q'
     LUT6:I3->O            1   0.235   0.000  M_left_q_0_rstpot (M_left_q_0_rstpot)
     FDR:D                     0.074          M_left_q_0
    ----------------------------------------
    Total                      1.744ns (0.834ns logic, 0.910ns route)
                                       (47.8% logic, 52.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myState/mainState/mypropogater/chosenClk_0'
  Clock period: 3.511ns (frequency: 284.839MHz)
  Total number of paths / destination ports: 915 / 104
-------------------------------------------------------------------------
Delay:               3.511ns (Levels of Logic = 27)
  Source:            myState/mainState/mypropogater/M_clkseed_q_0 (FF)
  Destination:       myState/mainState/mypropogater/M_clkseed_q_24 (FF)
  Source Clock:      myState/mainState/mypropogater/chosenClk_0 rising
  Destination Clock: myState/mainState/mypropogater/chosenClk_0 rising

  Data Path: myState/mainState/mypropogater/M_clkseed_q_0 to myState/mainState/mypropogater/M_clkseed_q_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             3   0.525   0.765  M_clkseed_q_0 (M_clkseed_q_0)
     INV:I->O              1   0.255   0.000  Mcount_M_clkseed_q_lut<0>_INV_0 (Mcount_M_clkseed_q_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_M_clkseed_q_cy<0> (Mcount_M_clkseed_q_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<1> (Mcount_M_clkseed_q_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<2> (Mcount_M_clkseed_q_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<3> (Mcount_M_clkseed_q_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<4> (Mcount_M_clkseed_q_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<5> (Mcount_M_clkseed_q_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<6> (Mcount_M_clkseed_q_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<7> (Mcount_M_clkseed_q_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<8> (Mcount_M_clkseed_q_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<9> (Mcount_M_clkseed_q_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<10> (Mcount_M_clkseed_q_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<11> (Mcount_M_clkseed_q_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<12> (Mcount_M_clkseed_q_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<13> (Mcount_M_clkseed_q_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<14> (Mcount_M_clkseed_q_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<15> (Mcount_M_clkseed_q_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<16> (Mcount_M_clkseed_q_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<17> (Mcount_M_clkseed_q_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<18> (Mcount_M_clkseed_q_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<19> (Mcount_M_clkseed_q_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<20> (Mcount_M_clkseed_q_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<21> (Mcount_M_clkseed_q_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_M_clkseed_q_cy<22> (Mcount_M_clkseed_q_cy<22>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_M_clkseed_q_cy<23> (Mcount_M_clkseed_q_cy<23>)
     XORCY:CI->O           1   0.206   0.682  Mcount_M_clkseed_q_xor<24> (Result<24>3)
     LUT5:I4->O            1   0.254   0.000  M_clkseed_q_24_dpot (M_clkseed_q_24_dpot)
     FDRE:D                    0.074          M_clkseed_q_24
    ----------------------------------------
    Total                      3.511ns (2.064ns logic, 1.447ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'myState/bttnpress/edge_ctr/M_ctr_q_22'
  Clock period: 1.788ns (frequency: 559.284MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.788ns (Levels of Logic = 1)
  Source:            myState/bttnpress/M_left_q_0 (FF)
  Destination:       myState/bttnpress/M_left_q_0 (FF)
  Source Clock:      myState/bttnpress/edge_ctr/M_ctr_q_22 rising
  Destination Clock: myState/bttnpress/edge_ctr/M_ctr_q_22 rising

  Data Path: myState/bttnpress/M_left_q_0 to myState/bttnpress/M_left_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.954  M_left_q_0 (M_left_q_0)
     LUT4:I1->O            1   0.235   0.000  M_left_q_0_glue_set (M_left_q_0_glue_set)
     FDR:D                     0.074          M_left_q_0
    ----------------------------------------
    Total                      1.788ns (0.834ns logic, 0.954ns route)
                                       (46.6% logic, 53.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 3)
  Source:            rst_n (PAD)
  Destination:       reset_cond3/M_stage_q_3 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to reset_cond3/M_stage_q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_n_IBUF (rst_n_IBUF)
     INV:I->O              5   0.255   0.840  M_reset_cond_in1_INV_0 (M_reset_cond_in)
     begin scope: 'reset_cond3:in'
     FDS:S                     0.459          M_stage_q_0
    ----------------------------------------
    Total                      3.563ns (2.042ns logic, 1.521ns route)
                                       (57.3% logic, 42.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43 / 24
-------------------------------------------------------------------------
Offset:              6.662ns (Levels of Logic = 3)
  Source:            myState/M_state_q (FF)
  Destination:       high1 (PAD)
  Source Clock:      clk rising

  Data Path: myState/M_state_q to high1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             55   0.525   2.290  M_state_q (M_state_q)
     LUT5:I0->O            1   0.254   0.681  Mmux_row1011 (row10)
     end scope: 'myState:row10'
     OBUF:I->O                 2.912          high10_OBUF (high10)
    ----------------------------------------
    Total                      6.662ns (3.691ns logic, 2.971ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'myState/mainState/mypropogater/chosenClk_0'
  Total number of paths / destination ports: 40 / 10
-------------------------------------------------------------------------
Offset:              6.671ns (Levels of Logic = 4)
  Source:            myState/mainState/mypropogater/rowCtr/M_ctr_q_2 (FF)
  Destination:       high1 (PAD)
  Source Clock:      myState/mainState/mypropogater/chosenClk_0 rising

  Data Path: myState/mainState/mypropogater/rowCtr/M_ctr_q_2 to high1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              76   0.525   2.299  M_ctr_q_2 (M_ctr_q_2)
     end scope: 'myState/mainState/mypropogater/rowCtr:value<2>'
     end scope: 'myState/mainState/mypropogater:rowLit<2>'
     end scope: 'myState/mainState:myState/mainState/mypropogater/rowCtr/M_ctr_q_2'
     LUT5:I1->O            1   0.254   0.681  Mmux_row811 (row8)
     end scope: 'myState:row8'
     OBUF:I->O                 2.912          high8_OBUF (high8)
    ----------------------------------------
    Total                      6.671ns (3.691ns logic, 2.980ns route)
                                       (55.3% logic, 44.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
clk                                                |    4.791|         |         |         |
myState/bttnpress/edge_ctr/M_ctr_q_22              |    1.855|         |         |         |
myState/mainState/mypropogater/chosenClk_0         |    6.788|         |         |         |
myState/mainState/mypropogater/slowclk25/M_ctr_q_22|    4.094|         |         |         |
---------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myState/bttnpress/edge_ctr/M_ctr_q_22
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    4.283|         |         |         |
myState/bttnpress/edge_ctr/M_ctr_q_22|    1.788|         |         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myState/mainState/mypropogater/chosenClk_0
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |    5.430|         |         |         |
myState/mainState/mypropogater/chosenClk_0|    3.511|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock myState/mainState/mypropogater/slowclk25/M_ctr_q_22
---------------------------------------------------+---------+---------+---------+---------+
                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------+---------+---------+---------+---------+
clk                                                |    6.150|         |         |         |
myState/mainState/mypropogater/chosenClk_0         |    4.448|         |         |         |
myState/mainState/mypropogater/slowclk25/M_ctr_q_22|    1.744|         |         |         |
---------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.13 secs
 
--> 

Total memory usage is 345088 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  262 (   0 filtered)
Number of infos    :  125 (   0 filtered)

