[2025-09-18 00:12:24] START suite=cs trace=nutch_phase5_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2002686 heartbeat IPC: 4.993 cumulative IPC: 4.993 (Simulation time: 00 hr 00 min 30 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4010808 cumulative IPC: 4.987 (Simulation time: 00 hr 01 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4010808 cumulative IPC: 4.987 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 4010809 heartbeat IPC: 4.98 cumulative IPC: 5 (Simulation time: 00 hr 01 min 00 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 11613766 heartbeat IPC: 1.315 cumulative IPC: 1.315 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 19230104 heartbeat IPC: 1.313 cumulative IPC: 1.314 (Simulation time: 00 hr 02 min 36 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 26851416 heartbeat IPC: 1.312 cumulative IPC: 1.313 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 35854445 heartbeat IPC: 1.111 cumulative IPC: 1.256 (Simulation time: 00 hr 04 min 04 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 45756755 heartbeat IPC: 1.01 cumulative IPC: 1.198 (Simulation time: 00 hr 04 min 58 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 58178065 heartbeat IPC: 0.8051 cumulative IPC: 1.108 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 66157988 heartbeat IPC: 1.253 cumulative IPC: 1.126 (Simulation time: 00 hr 07 min 06 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 77486424 heartbeat IPC: 0.8827 cumulative IPC: 1.089 (Simulation time: 00 hr 08 min 20 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 99474236 heartbeat IPC: 0.4548 cumulative IPC: 0.9428 (Simulation time: 00 hr 10 min 12 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 116776207 cumulative IPC: 0.8563 (Simulation time: 00 hr 11 min 59 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 116776207 cumulative IPC: 0.8563 (Simulation time: 00 hr 11 min 59 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase5_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.8563 instructions: 100000002 cycles: 116776207
CPU 0 Branch Prediction Accuracy: 99.2% MPKI: 0.1099 Average ROB Occupancy at Mispredict: 5362
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00466
BRANCH_INDIRECT: 0.1005
BRANCH_CONDITIONAL: 0.0047
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 978405
LQ_STALL: 69884
SQ_STALL: 141419


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 306.56735
REPLAY_LOAD: 180.98375
NON_REPLAY_LOAD: 18.377424

== Total ==
ADDR_TRANS: 300436
REPLAY_LOAD: 245052
NON_REPLAY_LOAD: 432917

== Counts ==
ADDR_TRANS: 980
REPLAY_LOAD: 1354
NON_REPLAY_LOAD: 23557

cpu0->cpu0_STLB TOTAL        ACCESS:      71799 HIT:      67190 MISS:       4609 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:      71799 HIT:      67190 MISS:       4609 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 574.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     437981 HIT:     292755 MISS:     145226 MSHR_MERGE:      18534
cpu0->cpu0_L2C LOAD         ACCESS:     258374 HIT:     183349 MISS:      75025 MSHR_MERGE:       2138
cpu0->cpu0_L2C RFO          ACCESS:      20063 HIT:       9851 MISS:      10212 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:      72072 HIT:      20273 MISS:      51799 MSHR_MERGE:      16396
cpu0->cpu0_L2C WRITE        ACCESS:      78792 HIT:      78569 MISS:        223 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       8680 HIT:        713 MISS:       7967 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:      39763 ISSUED:      39763 USEFUL:      11902 USELESS:       4352
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2621268 HIT:    2353974 MISS:     267294 MSHR_MERGE:      86301
cpu0->cpu0_L1I LOAD         ACCESS:    2621268 HIT:    2353974 MISS:     267294 MSHR_MERGE:      86301
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 22.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24723967 HIT:   24440622 MISS:     283345 MSHR_MERGE:     144895
cpu0->cpu0_L1D LOAD         ACCESS:   20652527 HIT:   20540318 MISS:     112209 MSHR_MERGE:      34828
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     328839 HIT:     271350 MISS:      57489 MSHR_MERGE:      25173
cpu0->cpu0_L1D WRITE        ACCESS:    3732254 HIT:    3627440 MISS:     104814 MSHR_MERGE:      84741
cpu0->cpu0_L1D TRANSLATION  ACCESS:      10347 HIT:       1514 MISS:       8833 MSHR_MERGE:        153
cpu0->cpu0_L1D PREFETCH REQUESTED:     376601 ISSUED:     328839 USEFUL:      27091 USELESS:       4111
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.96 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2059596 HIT:    2005538 MISS:      54058 MSHR_MERGE:      26295
cpu0->cpu0_ITLB LOAD         ACCESS:    2059596 HIT:    2005538 MISS:      54058 MSHR_MERGE:      26295
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 25.7 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24092573 HIT:   24022582 MISS:      69991 MSHR_MERGE:      25955
cpu0->cpu0_DTLB LOAD         ACCESS:   24092573 HIT:   24022582 MISS:      69991 MSHR_MERGE:      25955
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 51.79 cycles
cpu0->LLC TOTAL        ACCESS:     184429 HIT:      88890 MISS:      95539 MSHR_MERGE:        191
cpu0->LLC LOAD         ACCESS:      72887 HIT:      23207 MISS:      49680 MSHR_MERGE:         18
cpu0->LLC RFO          ACCESS:      10212 HIT:       1582 MISS:       8630 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      35403 HIT:       5000 MISS:      30403 MSHR_MERGE:        173
cpu0->LLC WRITE        ACCESS:      57960 HIT:      57939 MISS:         21 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7967 HIT:       1162 MISS:       6805 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10310
  ROW_BUFFER_MISS:      85016
  AVG DBUS CONGESTED CYCLE: 4.492
Channel 0 WQ ROW_BUFFER_HIT:       3482
  ROW_BUFFER_MISS:      34929
  FULL:          0
Channel 0 REFRESHES ISSUED:       9731

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        33550         8448         2934         3222
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           15           96          150         2278
  STLB miss resolved @ L2C                0           12          130          206          553
  STLB miss resolved @ LLC                0            9          155          422          502
  STLB miss resolved @ MEM                0           16          233          519         4542

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              10126         1726        29256         2761         1499
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           44           76          357
  STLB miss resolved @ L2C                0            2           61           93          132
  STLB miss resolved @ LLC                0            3           73          195          122
  STLB miss resolved @ MEM                0           10           79          278         1632
[2025-09-18 00:24:24] END   suite=cs trace=nutch_phase5_core1 (rc=0)
