<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-sa1100 › pci-nanoengine.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pci-nanoengine.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/mach-sa1100/pci-nanoengine.c</span>
<span class="cm"> *</span>
<span class="cm"> * PCI functions for BSE nanoEngine PCI</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010 Marcelo Roberto Jimenez &lt;mroberto@cpti.cetuc.puc-rio.br&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>

<span class="cp">#include &lt;asm/mach/pci.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>

<span class="cp">#include &lt;mach/nanoengine.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">nano_lock</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nanoengine_get_pci_address</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="n">address</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="n">PCIBIOS_DEVICE_NOT_FOUND</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">busnr</span> <span class="o">=</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span><span class="p">;</span>

	<span class="o">*</span><span class="n">address</span> <span class="o">=</span> <span class="n">NANO_PCI_CONFIG_SPACE_VIRT</span> <span class="o">+</span>
		<span class="p">((</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="o">~</span><span class="mi">3</span><span class="p">));</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="p">(</span><span class="n">busnr</span> <span class="o">&gt;</span> <span class="mi">255</span> <span class="o">||</span> <span class="n">devfn</span> <span class="o">&gt;</span> <span class="mi">255</span> <span class="o">||</span> <span class="n">where</span> <span class="o">&gt;</span> <span class="mi">255</span><span class="p">)</span> <span class="o">?</span>
		<span class="n">PCIBIOS_DEVICE_NOT_FOUND</span> <span class="o">:</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nanoengine_read_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="cm">/* nanoEngine PCI bridge does not return -1 for a non-existing</span>
<span class="cm">	 * device. We must fake the answer. We know that the only valid</span>
<span class="cm">	 * device is device zero at bus 0, which is the network chip. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">number</span> <span class="o">!=</span> <span class="mi">0</span> <span class="o">||</span> <span class="p">(</span><span class="n">devfn</span> <span class="o">&gt;&gt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">v</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">nanoengine_get_pci_address</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">address</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">exit_function</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nano_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nanoengine_get_pci_address</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">address</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">address</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nano_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">v</span> <span class="o">&gt;&gt;=</span> <span class="p">((</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">v</span> <span class="o">&amp;=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="mi">4</span> <span class="o">-</span> <span class="n">size</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">);</span>

<span class="nl">exit_function:</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">v</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">nanoengine_write_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_bus</span> <span class="o">*</span><span class="n">bus</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">devfn</span><span class="p">,</span> <span class="kt">int</span> <span class="n">where</span><span class="p">,</span>
	<span class="kt">int</span> <span class="n">size</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">shift</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v</span><span class="p">;</span>

	<span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">where</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">*</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nano_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">nanoengine_get_pci_address</span><span class="p">(</span><span class="n">bus</span><span class="p">,</span> <span class="n">devfn</span><span class="p">,</span> <span class="n">where</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">address</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">v</span> <span class="o">=</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">address</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">size</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFF</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="n">v</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0xFFFF</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">v</span> <span class="o">|=</span> <span class="n">val</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">4</span>:
		<span class="n">v</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">address</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nano_lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">PCIBIOS_SUCCESSFUL</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_ops</span> <span class="n">pci_nano_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">read</span>	<span class="o">=</span> <span class="n">nanoengine_read_config</span><span class="p">,</span>
	<span class="p">.</span><span class="n">write</span>	<span class="o">=</span> <span class="n">nanoengine_write_config</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pci_nanoengine_map_irq</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">u8</span> <span class="n">slot</span><span class="p">,</span>
	<span class="n">u8</span> <span class="n">pin</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">NANOENGINE_IRQ_GPIO_PCI</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pci_io_ports</span> <span class="o">=</span>
	<span class="n">DEFINE_RES_IO_NAMED</span><span class="p">(</span><span class="mh">0x400</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">,</span> <span class="s">&quot;PCI IO&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pci_non_prefetchable_memory</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;PCI non-prefetchable&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">NANO_PCI_MEM_RW_PHYS</span><span class="p">,</span>
	<span class="cm">/* nanoEngine documentation says there is a 1 Megabyte window here,</span>
<span class="cm">	 * but PCI reports just 128 + 8 kbytes. */</span>
	<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">NANO_PCI_MEM_RW_PHYS</span> <span class="o">+</span> <span class="n">NANO_PCI_MEM_RW_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
<span class="cm">/*	.end	= NANO_PCI_MEM_RW_PHYS + SZ_128K + SZ_8K - 1,*/</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * nanoEngine PCI reports 1 Megabyte of prefetchable memory, but it</span>
<span class="cm"> * overlaps with previously defined memory.</span>
<span class="cm"> *</span>
<span class="cm"> * Here is what happens:</span>
<span class="cm"> *</span>
<span class="cm"># dmesg</span>
<span class="cm">...</span>
<span class="cm">pci 0000:00:00.0: [8086:1209] type 0 class 0x000200</span>
<span class="cm">pci 0000:00:00.0: reg 10: [mem 0x00021000-0x00021fff]</span>
<span class="cm">pci 0000:00:00.0: reg 14: [io  0x0000-0x003f]</span>
<span class="cm">pci 0000:00:00.0: reg 18: [mem 0x00000000-0x0001ffff]</span>
<span class="cm">pci 0000:00:00.0: reg 30: [mem 0x00000000-0x000fffff pref]</span>
<span class="cm">pci 0000:00:00.0: supports D1 D2</span>
<span class="cm">pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot</span>
<span class="cm">pci 0000:00:00.0: PME# disabled</span>
<span class="cm">PCI: bus0: Fast back to back transfers enabled</span>
<span class="cm">pci 0000:00:00.0: BAR 6: can&#39;t assign mem pref (size 0x100000)</span>
<span class="cm">pci 0000:00:00.0: BAR 2: assigned [mem 0x18600000-0x1861ffff]</span>
<span class="cm">pci 0000:00:00.0: BAR 2: set to [mem 0x18600000-0x1861ffff] (PCI address [0x0-0x1ffff])</span>
<span class="cm">pci 0000:00:00.0: BAR 0: assigned [mem 0x18620000-0x18620fff]</span>
<span class="cm">pci 0000:00:00.0: BAR 0: set to [mem 0x18620000-0x18620fff] (PCI address [0x20000-0x20fff])</span>
<span class="cm">pci 0000:00:00.0: BAR 1: assigned [io  0x0400-0x043f]</span>
<span class="cm">pci 0000:00:00.0: BAR 1: set to [io  0x0400-0x043f] (PCI address [0x0-0x3f])</span>
<span class="cm"> *</span>
<span class="cm"> * On the other hand, if we do not request the prefetchable memory resource,</span>
<span class="cm"> * linux will alloc it first and the two non-prefetchable memory areas that</span>
<span class="cm"> * are our real interest will not be mapped. So we choose to map it to an</span>
<span class="cm"> * unused area. It gets recognized as expansion ROM, but becomes disabled.</span>
<span class="cm"> *</span>
<span class="cm"> * Here is what happens then:</span>
<span class="cm"> *</span>
<span class="cm"># dmesg</span>
<span class="cm">...</span>
<span class="cm">pci 0000:00:00.0: [8086:1209] type 0 class 0x000200</span>
<span class="cm">pci 0000:00:00.0: reg 10: [mem 0x00021000-0x00021fff]</span>
<span class="cm">pci 0000:00:00.0: reg 14: [io  0x0000-0x003f]</span>
<span class="cm">pci 0000:00:00.0: reg 18: [mem 0x00000000-0x0001ffff]</span>
<span class="cm">pci 0000:00:00.0: reg 30: [mem 0x00000000-0x000fffff pref]</span>
<span class="cm">pci 0000:00:00.0: supports D1 D2</span>
<span class="cm">pci 0000:00:00.0: PME# supported from D0 D1 D2 D3hot</span>
<span class="cm">pci 0000:00:00.0: PME# disabled</span>
<span class="cm">PCI: bus0: Fast back to back transfers enabled</span>
<span class="cm">pci 0000:00:00.0: BAR 6: assigned [mem 0x78000000-0x780fffff pref]</span>
<span class="cm">pci 0000:00:00.0: BAR 2: assigned [mem 0x18600000-0x1861ffff]</span>
<span class="cm">pci 0000:00:00.0: BAR 2: set to [mem 0x18600000-0x1861ffff] (PCI address [0x0-0x1ffff])</span>
<span class="cm">pci 0000:00:00.0: BAR 0: assigned [mem 0x18620000-0x18620fff]</span>
<span class="cm">pci 0000:00:00.0: BAR 0: set to [mem 0x18620000-0x18620fff] (PCI address [0x20000-0x20fff])</span>
<span class="cm">pci 0000:00:00.0: BAR 1: assigned [io  0x0400-0x043f]</span>
<span class="cm">pci 0000:00:00.0: BAR 1: set to [io  0x0400-0x043f] (PCI address [0x0-0x3f])</span>

<span class="cm"># lspci -vv -s 0000:00:00.0</span>
<span class="cm">00:00.0 Class 0200: Device 8086:1209 (rev 09)</span>
<span class="cm">        Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr+ Stepping- SERR+ FastB2B- DisINTx-</span>
<span class="cm">        Status: Cap+ 66MHz- UDF- FastB2B+ ParErr- DEVSEL=medium &gt;TAbort- &lt;TAbort- &lt;MAbort- &gt;SERR+ &lt;PERR+ INTx-</span>
<span class="cm">        Latency: 0 (2000ns min, 14000ns max), Cache Line Size: 32 bytes</span>
<span class="cm">        Interrupt: pin A routed to IRQ 0</span>
<span class="cm">        Region 0: Memory at 18620000 (32-bit, non-prefetchable) [size=4K]</span>
<span class="cm">        Region 1: I/O ports at 0400 [size=64]</span>
<span class="cm">        Region 2: [virtual] Memory at 18600000 (32-bit, non-prefetchable) [size=128K]</span>
<span class="cm">        [virtual] Expansion ROM at 78000000 [disabled] [size=1M]</span>
<span class="cm">        Capabilities: [dc] Power Management version 2</span>
<span class="cm">                Flags: PMEClk- DSI+ D1+ D2+ AuxCurrent=0mA PME(D0+,D1+,D2+,D3hot+,D3cold-)</span>
<span class="cm">                Status: D0 NoSoftRst- PME-Enable- DSel=0 DScale=2 PME-</span>
<span class="cm">        Kernel driver in use: e100</span>
<span class="cm">        Kernel modules: e100</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pci_prefetchable_memory</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;PCI prefetchable&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0x78000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0x78000000</span> <span class="o">+</span> <span class="n">NANO_PCI_MEM_RW_SIZE</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span>  <span class="o">|</span> <span class="n">IORESOURCE_PREFETCH</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pci_nanoengine_setup_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ioport_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_io_ports</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: unable to allocate io port region</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_non_prefetchable_memory</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">release_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_io_ports</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: unable to allocate non prefetchable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">request_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iomem_resource</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_prefetchable_memory</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">release_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_io_ports</span><span class="p">);</span>
		<span class="n">release_resource</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pci_non_prefetchable_memory</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;PCI: unable to allocate prefetchable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pci_io_ports</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">pci_non_prefetchable_memory</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>
	<span class="n">pci_add_resource_offset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sys</span><span class="o">-&gt;</span><span class="n">resources</span><span class="p">,</span>
				<span class="o">&amp;</span><span class="n">pci_prefetchable_memory</span><span class="p">,</span> <span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__init</span> <span class="nf">pci_nanoengine_setup</span><span class="p">(</span><span class="kt">int</span> <span class="n">nr</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pci_sys_data</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">pcibios_min_io</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pcibios_min_mem</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">nr</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sys</span><span class="o">-&gt;</span><span class="n">mem_offset</span> <span class="o">=</span> <span class="n">NANO_PCI_MEM_RW_PHYS</span><span class="p">;</span>
		<span class="n">sys</span><span class="o">-&gt;</span><span class="n">io_offset</span> <span class="o">=</span> <span class="mh">0x400</span><span class="p">;</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">pci_nanoengine_setup_resources</span><span class="p">(</span><span class="n">sys</span><span class="p">);</span>
		<span class="cm">/* Enable alternate memory bus master mode, see</span>
<span class="cm">		 * &quot;Intel StrongARM SA1110 Developer&#39;s Manual&quot;,</span>
<span class="cm">		 * section 10.8, &quot;Alternate Memory Bus Master Mode&quot;. */</span>
		<span class="n">GPDR</span> <span class="o">=</span> <span class="p">(</span><span class="n">GPDR</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">GPIO_MBREQ</span><span class="p">)</span> <span class="o">|</span> <span class="n">GPIO_MBGNT</span><span class="p">;</span>
		<span class="n">GAFR</span> <span class="o">|=</span> <span class="n">GPIO_MBGNT</span> <span class="o">|</span> <span class="n">GPIO_MBREQ</span><span class="p">;</span>
		<span class="n">TUCR</span> <span class="o">|=</span> <span class="n">TUCR_MBGPIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">hw_pci</span> <span class="n">nanoengine_pci</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map_irq</span>		<span class="o">=</span> <span class="n">pci_nanoengine_map_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_controllers</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ops</span>			<span class="o">=</span> <span class="o">&amp;</span><span class="n">pci_nano_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">setup</span>			<span class="o">=</span> <span class="n">pci_nanoengine_setup</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">nanoengine_pci_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">machine_is_nanoengine</span><span class="p">())</span>
		<span class="n">pci_common_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">nanoengine_pci</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">nanoengine_pci_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
