module partsel_00308(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input [31:0] x1;
  input [31:0] x2;
  input signed [31:0] x3;
  wire signed [30:1] x4;
  wire [7:27] x5;
  wire [5:30] x6;
  wire [28:7] x7;
  wire signed [0:27] x8;
  wire [3:30] x9;
  wire [30:2] x10;
  wire signed [27:2] x11;
  wire [4:24] x12;
  wire [26:5] x13;
  wire [3:25] x14;
  wire [4:29] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire [31:0] y1;
  wire [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [4:26] p0 = 588501130;
  localparam signed [30:4] p1 = 330876197;
  localparam [26:6] p2 = 677142986;
  localparam [0:30] p3 = 370740117;
  assign x4 = ((x2 ^ x0[9 +: 1]) - (p2 & x2[8 + s0]));
  assign x5 = p3[10 +: 1];
  assign x6 = ({(p2 + ({2{x2[18]}} | (x0[28 + s2 -: 6] + p3[20 + s2 +: 2]))), x3[26 + s1 -: 3]} & p1[15]);
  assign x7 = x0[15 -: 1];
  assign x8 = x6[7 + s1];
  assign x9 = p1[4 + s2 -: 2];
  assign x10 = {p3[28 + s3 -: 3], {x7, (!ctrl[0] && ctrl[3] || !ctrl[0] ? ((ctrl[3] && ctrl[0] || ctrl[2] ? p3 : x7) | x2[18]) : ({p1[17 -: 2], x7[13]} ^ (x0[12 -: 4] ^ x6)))}};
  assign x11 = p1[9 + s1 +: 5];
  assign x12 = (ctrl[0] || !ctrl[1] && !ctrl[3] ? (p3[21 -: 4] - p3[15 + s1]) : (ctrl[2] || !ctrl[2] || ctrl[3] ? ((x8 | (p3[22 -: 2] & p3[29 + s3 -: 3])) - p0[15 -: 3]) : p1[8 +: 3]));
  assign x13 = p2[23];
  assign x14 = (x5[14 + s2] + ({((!ctrl[0] || !ctrl[2] || ctrl[3] ? p3[13 +: 2] : p2[19 +: 3]) | (p2[16 -: 1] + x8[30 + s0 +: 6])), p2} & {2{{{p0[10 + s2], p1[15 -: 3]}, p3[17]}}}));
  assign x15 = (ctrl[3] || ctrl[2] && ctrl[2] ? p1[24 + s3 -: 3] : x13[13 -: 3]);
  assign y0 = {p3[14 +: 2], (p3[4 + s2 +: 4] | {((ctrl[2] && ctrl[3] && ctrl[1] ? x0 : x5) - x14[22]), p2[31 + s3 +: 7]})};
  assign y1 = (x3[6 + s1] + {2{p2[19 -: 4]}});
  assign y2 = {2{p3}};
  assign y3 = (x1[9 + s2] ^ (ctrl[0] && !ctrl[3] || !ctrl[3] ? x1[13 + s1] : {2{{2{x2[12 -: 2]}}}}));
endmodule
