{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533180960747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533180960752 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 02 11:36:00 2018 " "Processing started: Thu Aug 02 11:36:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533180960752 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180960752 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180960752 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1533180961875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_out.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_out " "Found entity 1: pwm_out" {  } { { "pwm_out.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/pwm_out.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980594 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "I2C_MASTER_reduced.v(161) " "Verilog HDL warning at I2C_MASTER_reduced.v(161): extended using \"x\" or \"z\"" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 161 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180980609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_MASTER_reduced " "Found entity 1: I2C_MASTER_reduced" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wr_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wr_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_wr_reduced " "Found entity 1: I2C_wr_reduced" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980627 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "test_i2c_master.v(155) " "Verilog HDL warning at test_i2c_master.v(155): extended using \"x\" or \"z\"" {  } { { "test_i2c_master.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/test_i2c_master.v" 155 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180980641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_i2c_master.v 1 1 " "Found 1 design units, including 1 entities, in source file test_i2c_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_i2c_master " "Found entity 1: test_i2c_master" {  } { { "test_i2c_master.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/test_i2c_master.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave_b2b_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave_b2b_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave_b2b_reduced " "Found entity 1: spi_slave_b2b_reduced" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_reduced " "Found entity 1: i2c_slave_reduced" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_slave_op_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_slave_op_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_op_reduced " "Found entity 1: i2c_slave_op_reduced" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_ctrl_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_ctrl_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ctrl_reduced " "Found entity 1: spi_ctrl_reduced" {  } { { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_master_reduced.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_master_reduced.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master_reduced " "Found entity 1: spi_master_reduced" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_rx " "Found entity 1: my_uart_rx" {  } { { "uart_rx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980731 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tx.v(85) " "Verilog HDL warning at uart_tx.v(85): extended using \"x\" or \"z\"" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1533180980740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_uart_tx " "Found entity 1: my_uart_tx" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_spi " "Found entity 1: test_spi" {  } { { "spi_test.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533180980754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980754 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "capture_rst top.v(184) " "Verilog HDL Implicit Net warning at top.v(184): created implicit net for \"capture_rst\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_start top.v(186) " "Verilog HDL Implicit Net warning at top.v(186): created implicit net for \"tx_start\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_data top.v(187) " "Verilog HDL Implicit Net warning at top.v(187): created implicit net for \"tx_data\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980755 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rs232_tx top.v(190) " "Verilog HDL Implicit Net warning at top.v(190): created implicit net for \"rs232_tx\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980755 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "main_state packed I2C_wr_reduced.v(36) " "Verilog HDL Port Declaration warning at I2C_wr_reduced.v(36): data type declaration for \"main_state\" declares packed dimensions but the port declaration declaration does not" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 36 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1533180980763 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "main_state I2C_wr_reduced.v(22) " "HDL info at I2C_wr_reduced.v(22): see declaration for object \"main_state\"" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980764 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i2c_state packed I2C_wr_reduced.v(37) " "Verilog HDL Port Declaration warning at I2C_wr_reduced.v(37): data type declaration for \"i2c_state\" declares packed dimensions but the port declaration declaration does not" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 37 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1533180980764 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i2c_state I2C_wr_reduced.v(23) " "HDL info at I2C_wr_reduced.v(23): see declaration for object \"i2c_state\"" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 23 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533180980854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "linkBIM top.v(117) " "Verilog HDL or VHDL warning at top.v(117): object \"linkBIM\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1533180980862 "|top"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top.v(270) " "Verilog HDL Case Statement information at top.v(270): all case item expressions in this case statement are onehot" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 270 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1533180980862 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(317) " "Verilog HDL assignment warning at top.v(317): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980862 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select speed_select:speed_select " "Elaborating entity \"speed_select\" for hierarchy \"speed_select:speed_select\"" {  } { { "top.v" "speed_select" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980867 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(40) " "Verilog HDL assignment warning at speed_select.v(40): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980869 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(41) " "Verilog HDL assignment warning at speed_select.v(41): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980869 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(44) " "Verilog HDL assignment warning at speed_select.v(44): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980869 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(45) " "Verilog HDL assignment warning at speed_select.v(45): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980869 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(48) " "Verilog HDL assignment warning at speed_select.v(48): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980869 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(49) " "Verilog HDL assignment warning at speed_select.v(49): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(52) " "Verilog HDL assignment warning at speed_select.v(52): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(53) " "Verilog HDL assignment warning at speed_select.v(53): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(56) " "Verilog HDL assignment warning at speed_select.v(56): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(57) " "Verilog HDL assignment warning at speed_select.v(57): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(60) " "Verilog HDL assignment warning at speed_select.v(60): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 speed_select.v(61) " "Verilog HDL assignment warning at speed_select.v(61): truncated value with size 32 to match size of target (13)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "uart_ctrl speed_select.v(31) " "Verilog HDL Always Construct warning at speed_select.v(31): inferring latch(es) for variable \"uart_ctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.101 speed_select.v(31) " "Inferred latch for \"uart_ctrl.101\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.100 speed_select.v(31) " "Inferred latch for \"uart_ctrl.100\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.011 speed_select.v(31) " "Inferred latch for \"uart_ctrl.011\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.010 speed_select.v(31) " "Inferred latch for \"uart_ctrl.010\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.001 speed_select.v(31) " "Inferred latch for \"uart_ctrl.001\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980870 "|top|speed_select:speed_select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "uart_ctrl.000 speed_select.v(31) " "Inferred latch for \"uart_ctrl.000\" at speed_select.v(31)" {  } { { "speed_select.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/speed_select.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980871 "|top|speed_select:speed_select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_rx my_uart_rx:my_uart_rx " "Elaborating entity \"my_uart_rx\" for hierarchy \"my_uart_rx:my_uart_rx\"" {  } { { "top.v" "my_uart_rx" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_uart_tx my_uart_tx:my_uart_tx " "Elaborating entity \"my_uart_tx\" for hierarchy \"my_uart_tx:my_uart_tx\"" {  } { { "top.v" "my_uart_tx" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980880 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "error uart_tx.v(10) " "Output port \"error\" at uart_tx.v(10) has no driver" {  } { { "uart_tx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_tx.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180980883 "|top|my_uart_tx:my_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave_b2b_reduced spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced " "Elaborating entity \"spi_slave_b2b_reduced\" for hierarchy \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\"" {  } { { "top.v" "spi_slave_b2b_instance_reduced" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 spi_slave_b2b_reduced.v(102) " "Verilog HDL assignment warning at spi_slave_b2b_reduced.v(102): truncated value with size 32 to match size of target (8)" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980889 "|top|spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "recived_status spi_slave_b2b_reduced.v(20) " "Output port \"recived_status\" at spi_slave_b2b_reduced.v(20) has no driver" {  } { { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180980889 "|top|spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_out pwm_out:pwm_out " "Elaborating entity \"pwm_out\" for hierarchy \"pwm_out:pwm_out\"" {  } { { "top.v" "pwm_out" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ctrl_reduced spi_ctrl_reduced:spi_ctrl_reduced_instance " "Elaborating entity \"spi_ctrl_reduced\" for hierarchy \"spi_ctrl_reduced:spi_ctrl_reduced_instance\"" {  } { { "top.v" "spi_ctrl_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master_reduced spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_master_reduced:spi_master_reduced_instance " "Elaborating entity \"spi_master_reduced\" for hierarchy \"spi_ctrl_reduced:spi_ctrl_reduced_instance\|spi_master_reduced:spi_master_reduced_instance\"" {  } { { "spi_ctrl_reduced.v" "spi_master_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980905 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "spi_rx_db spi_master_reduced.v(57) " "Verilog HDL warning at spi_master_reduced.v(57): object spi_rx_db used but never assigned" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 57 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1533180980907 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_over spi_master_reduced.v(29) " "Output port \"spi_over\" at spi_master_reduced.v(29) has no driver" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180980907 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "receive_status spi_master_reduced.v(31) " "Output port \"receive_status\" at spi_master_reduced.v(31) has no driver" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1533180980907 "|top|spi_ctrl_reduced:spi_ctrl_reduced_instance|spi_master_reduced:spi_master_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_reduced i2c_slave_reduced:i2c_slave_reduced_instance " "Elaborating entity \"i2c_slave_reduced\" for hierarchy \"i2c_slave_reduced:i2c_slave_reduced_instance\"" {  } { { "top.v" "i2c_slave_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980910 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 i2c_slave_reduced.v(35) " "Verilog HDL assignment warning at i2c_slave_reduced.v(35): truncated value with size 8 to match size of target (4)" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980915 "|top|i2c_slave_reduced:i2c_slave_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 i2c_slave_reduced.v(42) " "Verilog HDL assignment warning at i2c_slave_reduced.v(42): truncated value with size 8 to match size of target (4)" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980915 "|top|i2c_slave_reduced:i2c_slave_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_slave_op_reduced i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst " "Elaborating entity \"i2c_slave_op_reduced\" for hierarchy \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\"" {  } { { "i2c_slave_reduced.v" "i2c_slave_op_reduced_inst" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_slave_op_reduced.v(232) " "Verilog HDL assignment warning at i2c_slave_op_reduced.v(232): truncated value with size 32 to match size of target (8)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980921 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_bus_wire i2c_slave_op_reduced.v(91) " "Inferred latch for \"stop_bus_wire\" at i2c_slave_op_reduced.v(91)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980922 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_bus_wire i2c_slave_op_reduced.v(90) " "Inferred latch for \"start_bus_wire\" at i2c_slave_op_reduced.v(90)" {  } { { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180980922 "|top|i2c_slave_reduced:i2c_slave_reduced_instance|i2c_slave_op_reduced:i2c_slave_op_reduced_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_MASTER_reduced I2C_MASTER_reduced:I2C_MASTER_reduced_instance " "Elaborating entity \"I2C_MASTER_reduced\" for hierarchy \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\"" {  } { { "top.v" "I2C_MASTER_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_MASTER_reduced.v(92) " "Verilog HDL assignment warning at I2C_MASTER_reduced.v(92): truncated value with size 32 to match size of target (8)" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980928 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_MASTER_reduced.v(127) " "Verilog HDL assignment warning at I2C_MASTER_reduced.v(127): truncated value with size 32 to match size of target (8)" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980928 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_wr_reduced I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance " "Elaborating entity \"I2C_wr_reduced\" for hierarchy \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\"" {  } { { "I2C_MASTER_reduced.v" "I2C_wr_reduced_instance" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533180980931 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_wr_reduced.v(278) " "Verilog HDL assignment warning at I2C_wr_reduced.v(278): truncated value with size 32 to match size of target (8)" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980938 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance|I2C_wr_reduced:I2C_wr_reduced_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_wr_reduced.v(281) " "Verilog HDL assignment warning at I2C_wr_reduced.v(281): truncated value with size 32 to match size of target (7)" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1533180980938 "|top|I2C_MASTER_reduced:I2C_MASTER_reduced_instance|I2C_wr_reduced:I2C_wr_reduced_instance"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[5\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[5\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[4\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[4\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[3\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[3\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[2\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[2\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[1\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[1\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[0\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[0\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[6\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[6\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[7\] " "Converted tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|data\[7\]\" feeding internal logic into a wire" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1533180981269 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1533180981269 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1533180982952 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "BusC\[95\] " "Inserted always-enabled tri-state buffer between \"BusC\[95\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1533180982974 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1533180982974 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[84\] " "bidirectional pin \"BusB\[84\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[86\] " "bidirectional pin \"BusB\[86\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[59\] " "bidirectional pin \"BusA\[59\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusA\[60\] " "bidirectional pin \"BusA\[60\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[78\] " "bidirectional pin \"BusB\[78\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[79\] " "bidirectional pin \"BusB\[79\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[80\] " "bidirectional pin \"BusB\[80\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[81\] " "bidirectional pin \"BusB\[81\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[83\] " "bidirectional pin \"BusB\[83\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusB\[85\] " "bidirectional pin \"BusB\[85\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 14 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[96\] " "bidirectional pin \"BusC\[96\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "BusC\[98\] " "bidirectional pin \"BusC\[98\]\" has no driver" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1533180982974 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1533180982974 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|sda_in I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|ack_status " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|sda_in\" to the node \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|ack_status\" into an OR gate" {  } { { "I2C_MASTER_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_MASTER_reduced.v" 41 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_rd_sck_b2b spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|curr " "Converted the fan-out from the tri-state buffer \"ss_rd_sck_b2b\" to the node \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|curr\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 84 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ss_rd_ssel_b2b spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|sselr " "Converted the fan-out from the tri-state buffer \"ss_rd_ssel_b2b\" to the node \"spi_slave_b2b_reduced:spi_slave_b2b_instance_reduced\|sselr\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 87 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "scl_slv_rd i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|start_bus_wire " "Converted the fan-out from the tri-state buffer \"scl_slv_rd\" to the node \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|start_bus_wire\" into an OR gate" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 99 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_slave_reduced:i2c_slave_reduced_instance\|sda_in i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|stop_bus_wire " "Converted the fan-out from the tri-state buffer \"i2c_slave_reduced:i2c_slave_reduced_instance\|sda_in\" to the node \"i2c_slave_reduced:i2c_slave_reduced_instance\|i2c_slave_op_reduced:i2c_slave_op_reduced_inst\|stop_bus_wire\" into an OR gate" {  } { { "i2c_slave_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_reduced.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|always3 " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|always3\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl BusC\[99\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"BusC\[99\]\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl BusC\[99\] " "Converted the fan-out from the tri-state buffer \"I2C_MASTER_reduced:I2C_MASTER_reduced_instance\|I2C_wr_reduced:I2C_wr_reduced_instance\|scl\" to the node \"BusC\[99\]\" into an OR gate" {  } { { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 27 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1533180982983 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1533180982983 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "BusC\[95\]~synth " "Node \"BusC\[95\]~synth\"" {  } { { "top.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1533180983645 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1533180983645 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_master_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_master_reduced.v" 47 -1 0 } } { "spi_ctrl_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_ctrl_reduced.v" 8 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 77 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 71 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 76 -1 0 } } { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 158 -1 0 } } { "spi_slave_b2b_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/spi_slave_b2b_reduced.v" 23 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 33 -1 0 } } { "I2C_wr_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/I2C_wr_reduced.v" 232 -1 0 } } { "i2c_slave_op_reduced.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/i2c_slave_op_reduced.v" 39 -1 0 } } { "uart_rx.v" "" { Text "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/uart_rx.v" 42 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1533180983645 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1533180984360 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "615 " "Implemented 615 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533180984420 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533180984420 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "22 " "Implemented 22 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1533180984420 ""} { "Info" "ICUT_CUT_TM_LCELLS" "589 " "Implemented 589 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533180984420 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533180984420 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.map.smsg " "Generated suppressed messages file C:/github/pycpld.git/quartus-II/top_evkmimx8mm/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180984562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533180984609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 11:36:24 2018 " "Processing ended: Thu Aug 02 11:36:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533180984609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533180984609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533180984609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533180984609 ""}
