<dec f='llvm/llvm/include/llvm/InitializePasses.h' l='229' type='void llvm::initializeLiveIntervalsPass(llvm::PassRegistry &amp; )'/>
<use f='llvm/llvm/lib/CodeGen/CodeGen.cpp' l='55' u='c' c='_ZN4llvm17initializeCodeGenERNS_12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/LiveDebugVariables.cpp' l='81' macro='1' u='c' c='_ZL36initializeLiveDebugVariablesPassOnceRN4llvm12PassRegistryE'/>
<def f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='68' macro='1' type='void llvm::initializeLiveIntervalsPass(llvm::PassRegistry &amp; Registry)'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='102' u='c' c='_ZN4llvm13LiveIntervalsC1Ev'/>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='41' macro='1' u='c' c='_ZL31initializeLiveRegMatrixPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='190' macro='1' u='c' c='_ZL34initializeMachinePipelinerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='218' macro='1' u='c' c='_ZL34initializeMachineSchedulerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='2124' macro='1' u='c' c='_ZL36initializeModuloScheduleTestPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='138' macro='1' u='c' c='_ZL25initializeRABasicPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='568' macro='1' u='c' c='_ZL26initializeRAGreedyPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocPBQP.cpp' l='124' u='c' c='_ZN12_GLOBAL__N_112RegAllocPBQPC1EPc'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='395' macro='1' u='c' c='_ZL35initializeRegisterCoalescerPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='118' macro='1' u='c' c='_ZL42initializeRenameIndependentSubregsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='217' macro='1' u='c' c='_ZL33initializeVirtRegRewriterPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNNSAReassign.cpp' l='95' macro='1' u='c' c='_ZL32initializeGCNNSAReassignPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='283' macro='1' u='c' c='_ZL36initializeGCNRegBankReassignPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='85' macro='1' u='c' c='_ZL37initializeSIFormMemoryClausesPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMasking.cpp' l='46' macro='1' u='c' c='_ZL39initializeSIOptimizeExecMaskingPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='69' macro='1' u='c' c='_ZL44initializeSIOptimizeExecMaskingPreRAPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp' l='70' macro='1' u='c' c='_ZL38initializeSIPreAllocateWWMRegsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIWholeQuadMode.cpp' l='207' macro='1' u='c' c='_ZL33initializeSIWholeQuadModePassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='257' macro='1' u='c' c='_ZL39initializeHexagonExpandCondsetsPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCTLSDynamicCall.cpp' l='209' macro='1' u='c' c='_ZL35initializePPCTLSDynamicCallPassOnceRN4llvm12PassRegistryE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp' l='387' macro='1' u='c' c='_ZL33initializePPCVSXFMAMutatePassOnceRN4llvm12PassRegistryE'/>
