{"vcs1":{"timestamp_begin":1679886830.638675801, "rt":0.30, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1679886830.977000569, "rt":0.29, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1679886831.290343939, "rt":0.27, "ut":0.09, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1679886830.382407698}
{"VCS_COMP_START_TIME": 1679886830.382407698}
{"VCS_COMP_END_TIME": 1679886831.604368990}
{"VCS_USER_OPTIONS": "-sverilog -nc library.sv library_tests.sv"}
{"vcs1": {"peak_mem": 336184}}
{"stitch_vcselab": {"peak_mem": 222552}}
