{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608047258701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608047258722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 23:47:38 2020 " "Processing started: Tue Dec 15 23:47:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608047258722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047258722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047258722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608047259520 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608047259520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ui_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ui_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uI_C " "Found entity 1: uI_C" {  } { { "uI_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uI_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ua_reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ua_reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uA_reg " "Found entity 1: uA_reg" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_C " "Found entity 1: decoder_C" {  } { { "decoder_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gegs_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gegs_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GEGS_MD " "Found entity 1: GEGS_MD" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REG0_2 " "Found entity 1: REG0_2" {  } { { "REG0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/REG0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_md.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_md.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_MD " "Found entity 1: ALU_MD" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "uPC.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM " "Found entity 1: uP_ROM" {  } { { "uP_ROM.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "decoder_A.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_B " "Found entity 1: decoder_B" {  } { { "decoder_B.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder_d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_D " "Found entity 1: decoder_D" {  } { { "decoder_D.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file up_rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_ROM1 " "Found entity 1: uP_ROM1" {  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ldr0_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ldr0_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LDR0_2 " "Found entity 1: LDR0_2" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Step3 " "Found entity 1: Step3" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram8.v 1 1 " "Found 1 design units, including 1 entities, in source file ram8.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM8 " "Found entity 1: RAM8" {  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cputop.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cputop.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPUTop " "Found entity 1: CPUTop" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047284632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047284632 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUTop " "Elaborating entity \"CPUTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608047284760 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "FC " "Pin \"FC\" is missing source" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 704 56 232 720 "FC" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1608047284762 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst7 " "Primitive \"GND\" of instance \"inst7\" not used" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 784 744 776 816 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1608047284763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:inst1 " "Elaborating entity \"uPC\" for hierarchy \"uPC:inst1\"" {  } { { "CPUTop.bdf" "inst1" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 48 584 728 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_C uPC:inst1\|decoder_C:inst35 " "Elaborating entity \"decoder_C\" for hierarchy \"uPC:inst1\|decoder_C:inst35\"" {  } { { "uPC.bdf" "inst35" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 392 496 592 552 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 uPC:inst1\|decoder_C:inst35\|74138:inst " "Elaborating entity \"74138\" for hierarchy \"uPC:inst1\|decoder_C:inst35\|74138:inst\"" {  } { { "decoder_C.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|decoder_C:inst35\|74138:inst " "Elaborated megafunction instantiation \"uPC:inst1\|decoder_C:inst35\|74138:inst\"" {  } { { "decoder_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_C.bdf" { { 104 256 376 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uP_ROM1 uPC:inst1\|uP_ROM1:inst32 " "Elaborating entity \"uP_ROM1\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\"" {  } { { "uPC.bdf" "inst32" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 240 992 1208 368 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM1.v" "altsyncram_component" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\"" {  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047284949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component " "Instantiated megafunction \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file uP_ROM.mif " "Parameter \"init_file\" = \"uP_ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047284949 ""}  } { { "uP_ROM1.v" "" { Text "D:/dm/q17.1/CPUDesign/uP_ROM1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047284949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpd1 " "Found entity 1: altsyncram_vpd1" {  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047285099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047285099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vpd1 uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated " "Elaborating entity \"altsyncram_vpd1\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047285101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58f2 " "Found entity 1: altsyncram_58f2" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047285205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047285205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_58f2 uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1 " "Elaborating entity \"altsyncram_58f2\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\"" {  } { { "db/altsyncram_vpd1.tdf" "altsyncram1" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047285207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vpd1.tdf" "mgl_prim2" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047286226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047286241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000000000000000000000000 " "Parameter \"CVALUE\" = \"000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928817 " "Parameter \"NODE_NAME\" = \"1380928817\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 24 " "Parameter \"WIDTH_WORD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047286241 ""}  } { { "db/altsyncram_vpd1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_vpd1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047286241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047286474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047286718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047286940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uA_reg uPC:inst1\|uA_reg:inst31 " "Elaborating entity \"uA_reg\" for hierarchy \"uPC:inst1\|uA_reg:inst31\"" {  } { { "uPC.bdf" "inst31" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 240 752 880 368 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uI_C uPC:inst1\|uI_C:inst34 " "Elaborating entity \"uI_C\" for hierarchy \"uPC:inst1\|uI_C:inst34\"" {  } { { "uPC.bdf" "inst34" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 224 432 568 384 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_D uPC:inst1\|decoder_D:inst38 " "Elaborating entity \"decoder_D\" for hierarchy \"uPC:inst1\|decoder_D:inst38\"" {  } { { "uPC.bdf" "inst38" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 464 1152 1248 592 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74139M uPC:inst1\|decoder_D:inst38\|74139M:inst " "Elaborating entity \"74139M\" for hierarchy \"uPC:inst1\|decoder_D:inst38\|74139M:inst\"" {  } { { "decoder_D.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { { 136 432 536 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287101 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:inst1\|decoder_D:inst38\|74139M:inst " "Elaborated megafunction instantiation \"uPC:inst1\|decoder_D:inst38\|74139M:inst\"" {  } { { "decoder_D.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/decoder_D.bdf" { { 136 432 536 232 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A uPC:inst1\|decoder_A:inst37 " "Elaborating entity \"decoder_A\" for hierarchy \"uPC:inst1\|decoder_A:inst37\"" {  } { { "uPC.bdf" "inst37" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 448 920 1016 608 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_B uPC:inst1\|decoder_B:inst36 " "Elaborating entity \"decoder_B\" for hierarchy \"uPC:inst1\|decoder_B:inst36\"" {  } { { "uPC.bdf" "inst36" { Schematic "D:/dm/q17.1/CPUDesign/uPC.bdf" { { 392 704 800 552 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Step3 Step3:inst2 " "Elaborating entity \"Step3\" for hierarchy \"Step3:inst2\"" {  } { { "CPUTop.bdf" "inst2" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 344 56 152 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_MD ALU_MD:inst " "Elaborating entity \"ALU_MD\" for hierarchy \"ALU_MD:inst\"" {  } { { "CPUTop.bdf" "inst" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 80 200 368 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287121 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu181a.v 1 1 " "Using design file alu181a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU181A " "Found entity 1: ALU181A" {  } { { "alu181a.v" "" { Text "D:/dm/q17.1/CPUDesign/alu181a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047287158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1608047287158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU181A ALU_MD:inst\|ALU181A:inst10 " "Elaborating entity \"ALU181A\" for hierarchy \"ALU_MD:inst\|ALU181A:inst10\"" {  } { { "ALU_MD.bdf" "inst10" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 448 1464 1616 592 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH ALU_MD:inst\|LPM_LATCH:inst11 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"ALU_MD:inst\|LPM_LATCH:inst11\"" {  } { { "ALU_MD.bdf" "inst11" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst\|LPM_LATCH:inst11 " "Elaborated megafunction instantiation \"ALU_MD:inst\|LPM_LATCH:inst11\"" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst\|LPM_LATCH:inst11 " "Instantiated megafunction \"ALU_MD:inst\|LPM_LATCH:inst11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287209 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 1160 1272 520 "inst11" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_BUSTRI ALU_MD:inst\|LPM_BUSTRI:inst8 " "Elaborating entity \"LPM_BUSTRI\" for hierarchy \"ALU_MD:inst\|LPM_BUSTRI:inst8\"" {  } { { "ALU_MD.bdf" "inst8" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_MD:inst\|LPM_BUSTRI:inst8 " "Elaborated megafunction instantiation \"ALU_MD:inst\|LPM_BUSTRI:inst8\"" {  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_MD:inst\|LPM_BUSTRI:inst8 " "Instantiated megafunction \"ALU_MD:inst\|LPM_BUSTRI:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287265 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 616 1488 1632 712 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LDR0_2 ALU_MD:inst\|LDR0_2:inst13 " "Elaborating entity \"LDR0_2\" for hierarchy \"ALU_MD:inst\|LDR0_2:inst13\"" {  } { { "ALU_MD.bdf" "inst13" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 456 160 280 648 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287273 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LDR1 " "Pin \"LDR1\" is missing source" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { { 120 512 688 136 "LDR1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1608047287275 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "LDR0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/LDR0_2.bdf" { { 104 464 512 136 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1608047287275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG0_2 ALU_MD:inst\|REG0_2:inst12 " "Elaborating entity \"REG0_2\" for hierarchy \"ALU_MD:inst\|REG0_2:inst12\"" {  } { { "ALU_MD.bdf" "inst12" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 408 496 640 536 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GEGS_MD GEGS_MD:inst3 " "Elaborating entity \"GEGS_MD\" for hierarchy \"GEGS_MD:inst3\"" {  } { { "CPUTop.bdf" "inst3" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 456 240 416 680 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_LATCH GEGS_MD:inst3\|LPM_LATCH:inst4 " "Elaborating entity \"LPM_LATCH\" for hierarchy \"GEGS_MD:inst3\|LPM_LATCH:inst4\"" {  } { { "GEGS_MD.bdf" "inst4" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GEGS_MD:inst3\|LPM_LATCH:inst4 " "Elaborated megafunction instantiation \"GEGS_MD:inst3\|LPM_LATCH:inst4\"" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287335 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GEGS_MD:inst3\|LPM_LATCH:inst4 " "Instantiated megafunction \"GEGS_MD:inst3\|LPM_LATCH:inst4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287335 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 232 776 888 344 "inst4" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"GEGS_MD:inst3\|LPM_COUNTER:inst2\"" {  } { { "GEGS_MD.bdf" "inst2" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Elaborated megafunction instantiation \"GEGS_MD:inst3\|LPM_COUNTER:inst2\"" {  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "GEGS_MD:inst3\|LPM_COUNTER:inst2 " "Instantiated megafunction \"GEGS_MD:inst3\|LPM_COUNTER:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION up " "Parameter \"LPM_DIRECTION\" = \"up\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287453 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 312 344 480 512 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m6j " "Found entity 1: cntr_m6j" {  } { { "db/cntr_m6j.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/cntr_m6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047287547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047287547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m6j GEGS_MD:inst3\|LPM_COUNTER:inst2\|cntr_m6j:auto_generated " "Elaborating entity \"cntr_m6j\" for hierarchy \"GEGS_MD:inst3\|LPM_COUNTER:inst2\|cntr_m6j:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM8 RAM8:inst5 " "Elaborating entity \"RAM8\" for hierarchy \"RAM8:inst5\"" {  } { { "CPUTop.bdf" "inst5" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 496 592 768 608 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM8:inst5\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "altsyncram_component" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst5\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM8:inst5\|altsyncram:altsyncram_component\"" {  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst5\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM8:inst5\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM8.mif " "Parameter \"init_file\" = \"RAM8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM8 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287596 ""}  } { { "RAM8.v" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpl1 " "Found entity 1: altsyncram_lpl1" {  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047287686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047287686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpl1 RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated " "Elaborating entity \"altsyncram_lpl1\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0c2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0c2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0c2 " "Found entity 1: altsyncram_r0c2" {  } { { "db/altsyncram_r0c2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_r0c2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047287779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047287779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0c2 RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1 " "Elaborating entity \"altsyncram_r0c2\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\"" {  } { { "db/altsyncram_lpl1.tdf" "altsyncram1" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287782 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "4 256 0 1 1 " "4 out of 256 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 15 " "Addresses ranging from 12 to 15 are not initialized" {  } { { "D:/dm/q17.1/CPUDesign/RAM8.mif" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1608047287786 ""}  } { { "D:/dm/q17.1/CPUDesign/RAM8.mif" "" { Text "D:/dm/q17.1/CPUDesign/RAM8.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1608047287786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lpl1.tdf" "mgl_prim2" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287815 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047287842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011320 " "Parameter \"NODE_NAME\" = \"1380011320\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047287842 ""}  } { { "db/altsyncram_lpl1.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_lpl1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608047287842 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608047288487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.15.23:48:20 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl " "2020.12.15.23:48:20 Progress: Loading sldde1f2870/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047300417 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047311901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047312540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047327322 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047327669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047328054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047328461 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047328470 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047328473 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1608047329433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde1f2870/alt_sld_fab.v" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330521 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/dm/q17.1/CPUDesign/db/ip/sldde1f2870/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608047330664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047330664 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[7\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[7\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333359 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[6\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[6\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[5\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[5\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[4\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[4\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[3\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[3\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[2\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[2\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[1\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[1\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[0\] " "LATCH primitive \"ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst1\|latches\[0\]\" is permanently disabled" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1608047333361 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[7\] BUS\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[7\]\" to the node \"BUS\[7\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[6\] BUS\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[6\]\" to the node \"BUS\[6\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[5\] BUS\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[5\]\" to the node \"BUS\[5\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[4\] BUS\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[4\]\" to the node \"BUS\[4\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[3\] BUS\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[3\]\" to the node \"BUS\[3\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[2\] BUS\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[2\]\" to the node \"BUS\[2\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[1\] BUS\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[1\]\" to the node \"BUS\[1\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ALU_MD:inst\|lpm_bustri:inst4\|dout\[0\] BUS\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ALU_MD:inst\|lpm_bustri:inst4\|dout\[0\]\" to the node \"BUS\[0\]\"" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1608047335680 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1608047335680 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[7\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[7\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[6\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[6\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[5\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[5\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[4\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[4\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[3\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[3\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[2\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[2\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[1\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[1\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ALU_MD:inst\|lpm_bustri:inst3\|dout\[0\] RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"ALU_MD:inst\|lpm_bustri:inst3\|dout\[0\]\" to the node \"RAM8:inst5\|altsyncram:altsyncram_component\|altsyncram_lpl1:auto_generated\|altsyncram_r0c2:altsyncram1\|q_a\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1608047335686 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1608047335686 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[7\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335690 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[6\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335690 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335690 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[5\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335691 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[4\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335691 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335691 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[3\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335692 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[2\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335692 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[1\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335692 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "GEGS_MD:inst3\|lpm_latch:inst7\|latches\[0\] " "Latch GEGS_MD:inst3\|lpm_latch:inst7\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|q_a\[15\]" {  } { { "db/altsyncram_58f2.tdf" "" { Text "D:/dm/q17.1/CPUDesign/db/altsyncram_58f2.tdf" 34 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335692 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335692 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[7\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335693 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[6\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335693 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[5\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335693 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[4\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335693 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335693 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[3\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335694 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[2\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335694 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[1\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335694 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335694 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[0\] " "Latch ALU_MD:inst\|REG0_2:inst12\|lpm_latch:inst\|latches\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\] " "Ports D and ENA on the latch are fed by the same signal GEGS_MD:inst3\|lpm_latch:inst3\|latches\[1\]" {  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 51 10 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608047335694 ""}  } { { "lpm_latch.tdf" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608047335694 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst5 uPC:inst1\|uA_reg:inst31\|inst5~_emulated uPC:inst1\|uA_reg:inst31\|inst5~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst5\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst5~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst5~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047335698 "|CPUTop|uPC:inst1|uA_reg:inst31|inst5"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst4 uPC:inst1\|uA_reg:inst31\|inst4~_emulated uPC:inst1\|uA_reg:inst31\|inst4~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst4\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst4~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst4~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 408 472 136 "inst4" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047335698 "|CPUTop|uPC:inst1|uA_reg:inst31|inst4"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst8 uPC:inst1\|uA_reg:inst31\|inst8~_emulated uPC:inst1\|uA_reg:inst31\|inst8~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst8\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst8~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst8~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 288 232 296 368 "inst8" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047335698 "|CPUTop|uPC:inst1|uA_reg:inst31|inst8"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst7 uPC:inst1\|uA_reg:inst31\|inst7~_emulated uPC:inst1\|uA_reg:inst31\|inst7~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst7\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst7~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst7~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047335698 "|CPUTop|uPC:inst1|uA_reg:inst31|inst7"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "uPC:inst1\|uA_reg:inst31\|inst2 uPC:inst1\|uA_reg:inst31\|inst2~_emulated uPC:inst1\|uA_reg:inst31\|inst2~1 " "Register \"uPC:inst1\|uA_reg:inst31\|inst2\" is converted into an equivalent circuit using register \"uPC:inst1\|uA_reg:inst31\|inst2~_emulated\" and latch \"uPC:inst1\|uA_reg:inst31\|inst2~1\"" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 232 296 136 "inst2" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1608047335698 "|CPUTop|uPC:inst1|uA_reg:inst31|inst2"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1608047335698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "FC GND " "Pin \"FC\" is stuck at GND" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 704 56 232 720 "FC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608047336112 "|CPUTop|FC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608047336112 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047336356 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/dm/q17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1608047339354 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1608047339354 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047339685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608047344521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608047344521 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1052 " "Implemented 1052 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608047345997 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608047345997 ""} { "Info" "ICUT_CUT_TM_LCELLS" "877 " "Implemented 877 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608047345997 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608047345997 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608047345997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608047346091 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 23:49:06 2020 " "Processing ended: Tue Dec 15 23:49:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608047346091 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608047346091 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:24 " "Total CPU time (on all processors): 00:02:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608047346091 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608047346091 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1608047352402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608047352426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 23:49:08 2020 " "Processing started: Tue Dec 15 23:49:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608047352426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608047352426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608047352426 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1608047353778 ""}
{ "Info" "0" "" "Project  = CPUTop" {  } {  } 0 0 "Project  = CPUTop" 0 0 "Fitter" 0 0 1608047353810 ""}
{ "Info" "0" "" "Revision = CPUTop" {  } {  } 0 0 "Revision = CPUTop" 0 0 "Fitter" 0 0 1608047353813 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608047354066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608047354066 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUTop 10CL055YF484C8G " "Selected device 10CL055YF484C8G for design \"CPUTop\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608047354454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608047354750 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608047354750 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608047356160 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YF484C8G " "Device 10CL016YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608047357499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL040YF484C8G " "Device 10CL040YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608047357499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL080YF484C8G " "Device 10CL080YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608047357499 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL120YF484C8G " "Device 10CL120YF484C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1608047357499 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608047357499 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2755 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608047357662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2757 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608047357662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608047357662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608047357662 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/dm/q17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1608047357662 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608047357662 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608047357731 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608047357915 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "138 138 " "No exact pin location assignment(s) for 138 pins of 138 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608047359576 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1608047361296 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608047361298 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608047361298 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608047361298 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1608047361298 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUTop.sdc " "Synopsys Design Constraints File file not found: 'CPUTop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608047361307 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst " "Node: Step3:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a15~porta_address_reg0 Step3:inst2\|inst " "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a15~porta_address_reg0 is being clocked by Step3:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047361314 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608047361314 "|CPUTop|Step3:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst1 " "Node: Step3:inst2\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch GEGS_MD:inst3\|lpm_latch:inst4\|latches\[6\] Step3:inst2\|inst1 " "Latch GEGS_MD:inst3\|lpm_latch:inst4\|latches\[6\] is being clocked by Step3:inst2\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047361315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608047361315 "|CPUTop|Step3:inst2|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst2 " "Node: Step3:inst2\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uA_reg:inst31\|inst3 Step3:inst2\|inst2 " "Register uPC:inst1\|uA_reg:inst31\|inst3 is being clocked by Step3:inst2\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047361315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608047361315 "|CPUTop|Step3:inst2|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Step3:inst2\|inst2 CLK " "Register Step3:inst2\|inst2 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047361315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608047361315 "|CPUTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst3 " "Node: Step3:inst2\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[1\] Step3:inst2\|inst3 " "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[1\] is being clocked by Step3:inst2\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047361315 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608047361315 "|CPUTop|Step3:inst2|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047361330 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047361330 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1608047361330 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1608047361335 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608047361335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608047361335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608047361335 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1608047361335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361546 ""}  } { { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Step3:inst2\|inst  " "Automatically promoted node Step3:inst2\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Step3:inst2\|inst1 " "Destination node Step3:inst2\|inst1" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 224 312 376 304 "inst1" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Step3:inst2\|inst6~0 " "Destination node Step3:inst2\|inst6~0" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 112 152 216 192 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361546 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T1~output " "Destination node T1~output" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 360 936 1112 376 "T1" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361546 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608047361546 ""}  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 224 184 248 304 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst\|inst5  " "Automatically promoted node ALU_MD:inst\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361547 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 648 792 856 696 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst\|inst6  " "Automatically promoted node ALU_MD:inst\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361547 ""}  } { { "ALU_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/ALU_MD.bdf" { { 720 792 856 768 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_MD:inst\|REG0_2:inst12\|inst4  " "Automatically promoted node ALU_MD:inst\|REG0_2:inst12\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361547 ""}  } { { "REG0_2.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/REG0_2.bdf" { { 368 496 560 416 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GEGS_MD:inst3\|inst5  " "Automatically promoted node GEGS_MD:inst3\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361548 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 512 584 648 560 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GEGS_MD:inst3\|inst6  " "Automatically promoted node GEGS_MD:inst3\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361548 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 448 584 648 496 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GEGS_MD:inst3\|inst8  " "Automatically promoted node GEGS_MD:inst3\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361548 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 208 1080 1144 256 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GEGS_MD:inst3\|inst9  " "Automatically promoted node GEGS_MD:inst3\|inst9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361548 ""}  } { { "GEGS_MD.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/GEGS_MD.bdf" { { 416 256 320 464 "inst9" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Step3:inst2\|inst2  " "Automatically promoted node Step3:inst2\|inst2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Step3:inst2\|inst3 " "Destination node Step3:inst2\|inst3" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 224 560 624 304 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Step3:inst2\|inst6~0 " "Destination node Step3:inst2\|inst6~0" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 112 152 216 192 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uI_C:inst34\|inst~0 " "Destination node uPC:inst1\|uI_C:inst34\|inst~0" {  } { { "uI_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uI_C.bdf" { { 168 232 280 232 "inst" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Step3:inst2\|inst6~1 " "Destination node Step3:inst2\|inst6~1" {  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 112 152 216 192 "inst6" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uI_C:inst34\|inst3~1 " "Destination node uPC:inst1\|uI_C:inst34\|inst3~1" {  } { { "uI_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uI_C.bdf" { { 168 328 376 232 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uI_C:inst34\|inst16~3 " "Destination node uPC:inst1\|uI_C:inst34\|inst16~3" {  } { { "uI_C.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uI_C.bdf" { { 80 568 616 144 "inst16" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 1225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "T3~output " "Destination node T3~output" {  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 440 944 1120 456 "T3" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361548 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608047361548 ""}  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 224 432 496 304 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361548 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Step3:inst2\|inst5  " "Automatically promoted node Step3:inst2\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361549 ""}  } { { "Step3.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/Step3.bdf" { { 240 40 104 288 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361549 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~input (placed in PIN AB9 (DIFFIO_B18n)) " "Automatically promoted node RST~input (placed in PIN AB9 (DIFFIO_B18n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst5~2 " "Destination node uPC:inst1\|uA_reg:inst31\|inst5~2" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst4~2 " "Destination node uPC:inst1\|uA_reg:inst31\|inst4~2" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 408 472 136 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst8~2 " "Destination node uPC:inst1\|uA_reg:inst31\|inst8~2" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 288 232 296 368 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst7~2 " "Destination node uPC:inst1\|uA_reg:inst31\|inst7~2" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst2~2 " "Destination node uPC:inst1\|uA_reg:inst31\|inst2~2" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 232 296 136 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst5~0 " "Destination node uPC:inst1\|uA_reg:inst31\|inst5~0" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 408 472 248 "inst5" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst4~0 " "Destination node uPC:inst1\|uA_reg:inst31\|inst4~0" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 408 472 136 "inst4" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst8~0 " "Destination node uPC:inst1\|uA_reg:inst31\|inst8~0" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 288 232 296 368 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst7~0 " "Destination node uPC:inst1\|uA_reg:inst31\|inst7~0" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 168 232 296 248 "inst7" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uPC:inst1\|uA_reg:inst31\|inst2~0 " "Destination node uPC:inst1\|uA_reg:inst31\|inst2~0" {  } { { "uA_reg.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/uA_reg.bdf" { { 56 232 296 136 "inst2" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1608047361550 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1608047361550 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1608047361550 ""}  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 624 24 192 640 "RST" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361550 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STEP~input (placed in PIN AB11 (CLK14, DIFFCLK_6n)) " "Automatically promoted node STEP~input (placed in PIN AB11 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1608047361551 ""}  } { { "CPUTop.bdf" "" { Schematic "D:/dm/q17.1/CPUDesign/CPUTop.bdf" { { 384 -136 32 400 "STEP" "" } } } } { "temporary_test_loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 0 { 0 ""} 0 2734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608047361551 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608047362556 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608047362560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608047362561 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608047362566 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608047362573 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608047362577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608047362577 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608047362579 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608047362723 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1608047362728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608047362728 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "136 unused 2.5V 9 127 0 " "Number of I/O pins in group: 136 (unused VREF, 2.5V VCCIO, 9 input, 127 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1608047362745 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1608047362745 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608047362745 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 28 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 40 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 2 40 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 41 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 42 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 43 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1608047362748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1608047362748 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608047362748 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608047363266 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608047363591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608047367501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608047368242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608047368430 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608047374387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608047374387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608047375725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X44_Y21 X54_Y31 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31" {  } { { "loc" "" { Generic "D:/dm/q17.1/CPUDesign/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X44_Y21 to location X54_Y31"} { { 12 { 0 ""} 44 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608047379897 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608047379897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608047380564 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1608047380564 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608047380564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608047380571 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608047380939 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608047380983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608047382046 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608047382048 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608047383542 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608047385014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/dm/q17.1/CPUDesign/output_files/CPUTop.fit.smsg " "Generated suppressed messages file D:/dm/q17.1/CPUDesign/output_files/CPUTop.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608047386419 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5593 " "Peak virtual memory: 5593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608047388237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 23:49:48 2020 " "Processing ended: Tue Dec 15 23:49:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608047388237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608047388237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608047388237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608047388237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608047392630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608047392652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 23:49:52 2020 " "Processing started: Tue Dec 15 23:49:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608047392652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608047392652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPUTop -c CPUTop " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608047392653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1608047393550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608047397941 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608047398087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608047398911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 23:49:58 2020 " "Processing ended: Tue Dec 15 23:49:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608047398911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608047398911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608047398911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608047398911 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608047399682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608047402335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608047402363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 23:50:01 2020 " "Processing started: Tue Dec 15 23:50:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608047402363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047402363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPUTop -c CPUTop " "Command: quartus_sta CPUTop -c CPUTop" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047402364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1608047402878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047403464 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047403464 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047403623 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047403623 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404408 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608047404484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608047404484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608047404484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404484 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUTop.sdc " "Synopsys Design Constraints File file not found: 'CPUTop.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404495 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst " "Node: Step3:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 Step3:inst2\|inst " "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Step3:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047404500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404500 "|CPUTop|Step3:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst2 " "Node: Step3:inst2\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uA_reg:inst31\|inst3 Step3:inst2\|inst2 " "Register uPC:inst1\|uA_reg:inst31\|inst3 is being clocked by Step3:inst2\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047404500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404500 "|CPUTop|Step3:inst2|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Step3:inst2\|inst2 CLK " "Register Step3:inst2\|inst2 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047404500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404500 "|CPUTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst1 " "Node: Step3:inst2\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] Step3:inst2\|inst1 " "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] is being clocked by Step3:inst2\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047404500 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404500 "|CPUTop|Step3:inst2|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst3 " "Node: Step3:inst2\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] Step3:inst2\|inst3 " "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] is being clocked by Step3:inst2\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047404501 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404501 "|CPUTop|Step3:inst2|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047404517 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047404517 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404517 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1608047404560 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1608047404615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.975 " "Worst-case setup slack is 42.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404650 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.975               0.000 altera_reserved_tck  " "   42.975               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404650 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404650 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 altera_reserved_tck  " "    0.450               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.727 " "Worst-case recovery slack is 96.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.727               0.000 altera_reserved_tck  " "   96.727               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.347 " "Worst-case removal slack is 1.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.347               0.000 altera_reserved_tck  " "    1.347               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047404686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.882 ns " "Worst Case Available Settling Time: 342.882 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047404816 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404816 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1608047404832 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047404953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406593 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst " "Node: Step3:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 Step3:inst2\|inst " "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Step3:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047406974 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406974 "|CPUTop|Step3:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst2 " "Node: Step3:inst2\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uA_reg:inst31\|inst3 Step3:inst2\|inst2 " "Register uPC:inst1\|uA_reg:inst31\|inst3 is being clocked by Step3:inst2\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047406974 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406974 "|CPUTop|Step3:inst2|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Step3:inst2\|inst2 CLK " "Register Step3:inst2\|inst2 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047406975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406975 "|CPUTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst1 " "Node: Step3:inst2\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] Step3:inst2\|inst1 " "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] is being clocked by Step3:inst2\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047406975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406975 "|CPUTop|Step3:inst2|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst3 " "Node: Step3:inst2\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] Step3:inst2\|inst3 " "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] is being clocked by Step3:inst2\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047406975 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406975 "|CPUTop|Step3:inst2|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047406992 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047406992 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047406992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.413 " "Worst-case setup slack is 43.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.413               0.000 altera_reserved_tck  " "   43.413               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.399 " "Worst-case hold slack is 0.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 altera_reserved_tck  " "    0.399               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407043 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.930 " "Worst-case recovery slack is 96.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.930               0.000 altera_reserved_tck  " "   96.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.251 " "Worst-case removal slack is 1.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251               0.000 altera_reserved_tck  " "    1.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407069 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.312 " "Worst-case minimum pulse width slack is 49.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.312               0.000 altera_reserved_tck  " "   49.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407081 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.530 ns " "Worst Case Available Settling Time: 343.530 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407189 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407190 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407189 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1608047407207 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst " "Node: Step3:inst2\|inst was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 Step3:inst2\|inst " "Register uPC:inst1\|uP_ROM1:inst32\|altsyncram:altsyncram_component\|altsyncram_vpd1:auto_generated\|altsyncram_58f2:altsyncram1\|ram_block3a6~porta_address_reg0 is being clocked by Step3:inst2\|inst" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047407594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407594 "|CPUTop|Step3:inst2|inst"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst2 " "Node: Step3:inst2\|inst2 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register uPC:inst1\|uA_reg:inst31\|inst3 Step3:inst2\|inst2 " "Register uPC:inst1\|uA_reg:inst31\|inst3 is being clocked by Step3:inst2\|inst2" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047407594 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407594 "|CPUTop|Step3:inst2|inst2"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Step3:inst2\|inst2 CLK " "Register Step3:inst2\|inst2 is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047407595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407595 "|CPUTop|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst1 " "Node: Step3:inst2\|inst1 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] Step3:inst2\|inst1 " "Latch ALU_MD:inst\|lpm_latch:inst11\|latches\[3\] is being clocked by Step3:inst2\|inst1" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047407595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407595 "|CPUTop|Step3:inst2|inst1"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Step3:inst2\|inst3 " "Node: Step3:inst2\|inst3 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] Step3:inst2\|inst3 " "Register GEGS_MD:inst3\|lpm_counter:inst2\|cntr_m6j:auto_generated\|counter_reg_bit\[7\] is being clocked by Step3:inst2\|inst3" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608047407595 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407595 "|CPUTop|Step3:inst2|inst3"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047407606 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1608047407606 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.097 " "Worst-case setup slack is 47.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.097               0.000 altera_reserved_tck  " "   47.097               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.507 " "Worst-case recovery slack is 98.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.507               0.000 altera_reserved_tck  " "   98.507               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.573 " "Worst-case removal slack is 0.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.573               0.000 altera_reserved_tck  " "    0.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.439 " "Worst-case minimum pulse width slack is 49.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.439               0.000 altera_reserved_tck  " "   49.439               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608047407683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407683 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.234 ns " "Worst Case Available Settling Time: 347.234 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1608047407773 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047407773 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047408920 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047408932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 27 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4814 " "Peak virtual memory: 4814 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608047409225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 23:50:09 2020 " "Processing ended: Tue Dec 15 23:50:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608047409225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608047409225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608047409225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047409225 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 115 s " "Quartus Prime Full Compilation was successful. 0 errors, 115 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1608047410302 ""}
