# Verilog_Pipelined_CPU
use Verilog to simulate a CPU with pipeline.
