// Seed: 1546718993
module module_0;
  specify
    (id_1 *> id_2) = (1);
  endspecify
  module_2 modCall_1 (
      id_2,
      id_1
  );
  wire id_3;
  id_4(
      id_1
  );
  assign module_1.type_17 = 0;
  wire id_5;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    output tri id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    input wand id_7,
    output uwire id_8,
    input uwire id_9,
    output tri id_10
);
  supply1 id_12 = id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3, id_4;
  assign id_1 = 1'd0;
  assign id_5 = id_3;
  supply1 id_6, id_7 = 1, id_8;
endmodule
