

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Mon Nov  7 15:27:35 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.464 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.46>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_4_V), !map !133"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_3_V), !map !139"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_2_V), !map !145"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_1_V), !map !151"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %y_0_V), !map !157"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i80* %x_V), !map !163"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i80* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %y_0_V, i5* %y_1_V, i5* %y_2_V, i5* %y_3_V, i5* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 11 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_V_read = call i80 @_ssdm_op_Read.ap_vld.i80P(i80* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 12 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 75, i32 79)" [firmware/myproject.cpp:50]   --->   Operation 13 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 10, i32 14)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 70, i32 74)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i5 %tmp to i9" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i5 %tmp_1 to i9" [firmware/myproject.cpp:50]   --->   Operation 17 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.91ns)   --->   "%mul_ln1192 = mul i9 %sext_ln1118, %sext_ln1118_1" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'mul_ln1192' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %mul_ln1192, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%rhs_V = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 20 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %rhs_V to i11" [firmware/myproject.cpp:50]   --->   Operation 21 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.73ns)   --->   "%sub_ln1192 = sub i11 %sext_ln1192, %shl_ln" [firmware/myproject.cpp:50]   --->   Operation 22 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %tmp_1, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 23 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %rhs_V_1 to i11" [firmware/myproject.cpp:50]   --->   Operation 24 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_1 = sub i11 %sub_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 25 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V = add i11 %sub_ln1192_1, -192" [firmware/myproject.cpp:50]   --->   Operation 26 'add' 'ret_V' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %ret_V, i32 6, i32 10)" [firmware/myproject.cpp:50]   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_0_V, i5 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 28 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i5 %p_Val2_2 to i9" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.91ns)   --->   "%mul_ln1192_1 = mul i9 %sext_ln1118, %sext_ln1118_2" [firmware/myproject.cpp:51]   --->   Operation 30 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1192_1 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %mul_ln1192_1, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 31 'bitconcatenate' 'shl_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %p_Val2_2, i6 0)" [firmware/myproject.cpp:51]   --->   Operation 32 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i11 %rhs_V_2 to i13" [firmware/myproject.cpp:51]   --->   Operation 33 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i13 %shl_ln1192_1, %sext_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 34 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i13 %sub_ln1192_2, -1024" [firmware/myproject.cpp:51]   --->   Operation 35 'add' 'ret_V_1' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i5 @_ssdm_op_PartSelect.i5.i13.i32.i32(i13 %ret_V_1, i32 8, i32 12)" [firmware/myproject.cpp:51]   --->   Operation 36 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_1_V, i5 %trunc_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 37 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_PartSelect.i5.i80.i32.i32(i80 %x_V_read, i32 15, i32 19)" [firmware/myproject.cpp:52]   --->   Operation 38 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_3 = sub i11 0, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 39 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i5 %tmp_3 to i7" [firmware/myproject.cpp:52]   --->   Operation 40 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i5 %tmp_3 to i9" [firmware/myproject.cpp:52]   --->   Operation 41 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.91ns)   --->   "%mul_ln1192_2 = mul i9 %sext_ln1118_3, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 42 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1192_2 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %mul_ln1192_2, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 43 'bitconcatenate' 'shl_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_4 = sub i11 %sub_ln1192_3, %shl_ln1192_2" [firmware/myproject.cpp:52]   --->   Operation 44 'sub' 'sub_ln1192_4' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = call i4 @_ssdm_op_PartSelect.i4.i80.i32.i32(i80 %x_V_read, i32 15, i32 18)" [firmware/myproject.cpp:52]   --->   Operation 45 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1192_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_6, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 46 'bitconcatenate' 'shl_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.70ns)   --->   "%sub_ln1192_5 = sub i7 %shl_ln1192_3, %sext_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 47 'sub' 'sub_ln1192_5' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%shl_ln1192_4 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %sub_ln1192_5, i4 0)" [firmware/myproject.cpp:52]   --->   Operation 48 'bitconcatenate' 'shl_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192 = add i11 %shl_ln1192_4, %sub_ln1192_4" [firmware/myproject.cpp:52]   --->   Operation 49 'add' 'add_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 50 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_2 = add i11 %add_ln1192, -128" [firmware/myproject.cpp:52]   --->   Operation 50 'add' 'ret_V_2' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %ret_V_2, i32 6, i32 10)" [firmware/myproject.cpp:52]   --->   Operation 51 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_2_V, i5 %trunc_ln708_2)" [firmware/myproject.cpp:52]   --->   Operation 52 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.91ns)   --->   "%mul_ln1192_3 = mul i9 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 53 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.91> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1192_5 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %mul_ln1192_3, i2 0)" [firmware/myproject.cpp:53]   --->   Operation 54 'bitconcatenate' 'shl_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_6 = sub i11 0, %shl_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 55 'sub' 'sub_ln1192_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 56 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i9 %rhs_V_3 to i11" [firmware/myproject.cpp:53]   --->   Operation 57 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%sub_ln1192_7 = sub i11 %sub_ln1192_6, %sext_ln1192_4" [firmware/myproject.cpp:53]   --->   Operation 58 'sub' 'sub_ln1192_7' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_3, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 59 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i9 %rhs_V_4 to i11" [firmware/myproject.cpp:53]   --->   Operation 60 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_8 = sub i11 %sub_ln1192_7, %sext_ln1192_5" [firmware/myproject.cpp:53]   --->   Operation 61 'sub' 'sub_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 62 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V_3 = add i11 %sub_ln1192_8, -128" [firmware/myproject.cpp:53]   --->   Operation 62 'add' 'ret_V_3' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i5 @_ssdm_op_PartSelect.i5.i11.i32.i32(i11 %ret_V_3, i32 6, i32 10)" [firmware/myproject.cpp:53]   --->   Operation 63 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_3_V, i5 %trunc_ln708_3)" [firmware/myproject.cpp:53]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i5P(i5* %y_4_V, i5 -2)" [firmware/myproject.cpp:54]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 66 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
specbitsmap_ln0    (specbitsmap   ) [ 00]
spectopmodule_ln0  (spectopmodule ) [ 00]
specinterface_ln0  (specinterface ) [ 00]
specinterface_ln32 (specinterface ) [ 00]
specpipeline_ln33  (specpipeline  ) [ 00]
x_V_read           (read          ) [ 00]
tmp                (partselect    ) [ 00]
tmp_1              (partselect    ) [ 00]
p_Val2_2           (partselect    ) [ 00]
sext_ln1118        (sext          ) [ 00]
sext_ln1118_1      (sext          ) [ 00]
mul_ln1192         (mul           ) [ 00]
shl_ln             (bitconcatenate) [ 00]
rhs_V              (bitconcatenate) [ 00]
sext_ln1192        (sext          ) [ 00]
sub_ln1192         (sub           ) [ 00]
rhs_V_1            (bitconcatenate) [ 00]
sext_ln1192_1      (sext          ) [ 00]
sub_ln1192_1       (sub           ) [ 00]
ret_V              (add           ) [ 00]
trunc_ln           (partselect    ) [ 00]
write_ln50         (write         ) [ 00]
sext_ln1118_2      (sext          ) [ 00]
mul_ln1192_1       (mul           ) [ 00]
shl_ln1192_1       (bitconcatenate) [ 00]
rhs_V_2            (bitconcatenate) [ 00]
sext_ln1192_2      (sext          ) [ 00]
sub_ln1192_2       (sub           ) [ 00]
ret_V_1            (add           ) [ 00]
trunc_ln708_1      (partselect    ) [ 00]
write_ln51         (write         ) [ 00]
tmp_3              (partselect    ) [ 00]
sub_ln1192_3       (sub           ) [ 00]
sext_ln1192_3      (sext          ) [ 00]
sext_ln1118_3      (sext          ) [ 00]
mul_ln1192_2       (mul           ) [ 00]
shl_ln1192_2       (bitconcatenate) [ 00]
sub_ln1192_4       (sub           ) [ 00]
tmp_6              (partselect    ) [ 00]
shl_ln1192_3       (bitconcatenate) [ 00]
sub_ln1192_5       (sub           ) [ 00]
shl_ln1192_4       (bitconcatenate) [ 00]
add_ln1192         (add           ) [ 00]
ret_V_2            (add           ) [ 00]
trunc_ln708_2      (partselect    ) [ 00]
write_ln52         (write         ) [ 00]
mul_ln1192_3       (mul           ) [ 00]
shl_ln1192_5       (bitconcatenate) [ 00]
sub_ln1192_6       (sub           ) [ 00]
rhs_V_3            (bitconcatenate) [ 00]
sext_ln1192_4      (sext          ) [ 00]
sub_ln1192_7       (sub           ) [ 00]
rhs_V_4            (bitconcatenate) [ 00]
sext_ln1192_5      (sext          ) [ 00]
sub_ln1192_8       (sub           ) [ 00]
ret_V_3            (add           ) [ 00]
trunc_ln708_3      (partselect    ) [ 00]
write_ln53         (write         ) [ 00]
write_ln54         (write         ) [ 00]
ret_ln56           (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i80P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i5P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="x_V_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="80" slack="0"/>
<pin id="104" dir="0" index="1" bw="80" slack="0"/>
<pin id="105" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln50_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="5" slack="0"/>
<pin id="111" dir="0" index="2" bw="5" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln51_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="5" slack="0"/>
<pin id="118" dir="0" index="2" bw="5" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln52_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="5" slack="0"/>
<pin id="125" dir="0" index="2" bw="5" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln53_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="5" slack="0"/>
<pin id="132" dir="0" index="2" bw="5" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln54_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="5" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="80" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="0" index="3" bw="8" slack="0"/>
<pin id="149" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="80" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Val2_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="0"/>
<pin id="166" dir="0" index="1" bw="80" slack="0"/>
<pin id="167" dir="0" index="2" bw="8" slack="0"/>
<pin id="168" dir="0" index="3" bw="8" slack="0"/>
<pin id="169" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sext_ln1118_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="0"/>
<pin id="176" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="sext_ln1118_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="0"/>
<pin id="180" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="mul_ln1192_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="5" slack="0"/>
<pin id="185" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="shl_ln_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="9" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="rhs_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="0" index="1" bw="5" slack="0"/>
<pin id="199" dir="0" index="2" bw="1" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sext_ln1192_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="10" slack="0"/>
<pin id="206" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="sub_ln1192_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="0" index="1" bw="11" slack="0"/>
<pin id="211" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="rhs_V_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1192_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="10" slack="0"/>
<pin id="224" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sub_ln1192_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="ret_V_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="11" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="11" slack="0"/>
<pin id="241" dir="0" index="2" bw="4" slack="0"/>
<pin id="242" dir="0" index="3" bw="5" slack="0"/>
<pin id="243" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln1118_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mul_ln1192_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_1/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="shl_ln1192_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="13" slack="0"/>
<pin id="261" dir="0" index="1" bw="9" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_1/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="rhs_V_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="0" index="2" bw="1" slack="0"/>
<pin id="271" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="sext_ln1192_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln1192_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="13" slack="0"/>
<pin id="281" dir="0" index="1" bw="11" slack="0"/>
<pin id="282" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="ret_V_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="0" index="1" bw="11" slack="0"/>
<pin id="288" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln708_1_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="80" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="6" slack="0"/>
<pin id="307" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln1192_3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sext_ln1192_3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln1118_3_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln1192_2_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="shl_ln1192_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="11" slack="0"/>
<pin id="334" dir="0" index="1" bw="9" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_2/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="sub_ln1192_4_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="11" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_4/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="80" slack="0"/>
<pin id="349" dir="0" index="2" bw="5" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln1192_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="0"/>
<pin id="358" dir="0" index="1" bw="4" slack="0"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_3/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sub_ln1192_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_5/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="shl_ln1192_4_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="7" slack="0"/>
<pin id="373" dir="0" index="2" bw="1" slack="0"/>
<pin id="374" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_4/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln1192_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="ret_V_2_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_2/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln708_2_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="0" index="3" bw="5" slack="0"/>
<pin id="395" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="mul_ln1192_3_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="5" slack="0"/>
<pin id="404" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="shl_ln1192_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="0" index="1" bw="9" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1192_5/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="sub_ln1192_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="11" slack="0"/>
<pin id="418" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_6/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="rhs_V_3_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="sext_ln1192_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sub_ln1192_7_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="11" slack="0"/>
<pin id="435" dir="0" index="1" bw="9" slack="0"/>
<pin id="436" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_7/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="rhs_V_4_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sext_ln1192_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="0"/>
<pin id="449" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln1192_8_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="11" slack="0"/>
<pin id="453" dir="0" index="1" bw="9" slack="0"/>
<pin id="454" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_8/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="ret_V_3_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="11" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln708_3_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="0" index="2" bw="4" slack="0"/>
<pin id="467" dir="0" index="3" bw="5" slack="0"/>
<pin id="468" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="62" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="62" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="100" pin="0"/><net_sink comp="136" pin=2"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="102" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="144" pin=3"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="102" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="102" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="44" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="46" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="177"><net_src comp="144" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="154" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="174" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="178" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="48" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="182" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="50" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="144" pin="4"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="54" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="188" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="154" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="54" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="208" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="56" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="248"><net_src comp="238" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="252"><net_src comp="164" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="174" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="253" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="66" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="272"><net_src comp="68" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="164" pin="4"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="70" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="267" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="259" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="275" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="72" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="74" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="78" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="301"><net_src comp="291" pin="4"/><net_sink comp="115" pin=2"/></net>

<net id="308"><net_src comp="34" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="102" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="310"><net_src comp="80" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="311"><net_src comp="82" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="316"><net_src comp="84" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="267" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="302" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="302" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="326" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="50" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="312" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="332" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="352"><net_src comp="86" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="102" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="80" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="88" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="361"><net_src comp="90" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="346" pin="4"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="92" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="368"><net_src comp="356" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="318" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="94" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="66" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="340" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="96" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="384" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="399"><net_src comp="40" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="400"><net_src comp="390" pin="4"/><net_sink comp="122" pin=2"/></net>

<net id="405"><net_src comp="249" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="249" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="412"><net_src comp="48" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="413"><net_src comp="401" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="414"><net_src comp="50" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="419"><net_src comp="84" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="407" pin="3"/><net_sink comp="415" pin=1"/></net>

<net id="426"><net_src comp="98" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="144" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="415" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="98" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="302" pin="4"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="66" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="433" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="96" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="469"><net_src comp="58" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="457" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="60" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="40" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="473"><net_src comp="463" pin="4"/><net_sink comp="129" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {1 }
	Port: y_1_V | {1 }
	Port: y_2_V | {1 }
	Port: y_3_V | {1 }
	Port: y_4_V | {1 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118 : 1
		sext_ln1118_1 : 1
		mul_ln1192 : 2
		shl_ln : 3
		rhs_V : 1
		sext_ln1192 : 2
		sub_ln1192 : 4
		rhs_V_1 : 1
		sext_ln1192_1 : 2
		sub_ln1192_1 : 5
		ret_V : 6
		trunc_ln : 7
		write_ln50 : 8
		sext_ln1118_2 : 1
		mul_ln1192_1 : 2
		shl_ln1192_1 : 3
		rhs_V_2 : 1
		sext_ln1192_2 : 2
		sub_ln1192_2 : 4
		ret_V_1 : 5
		trunc_ln708_1 : 6
		write_ln51 : 7
		sub_ln1192_3 : 2
		sext_ln1192_3 : 1
		sext_ln1118_3 : 1
		mul_ln1192_2 : 2
		shl_ln1192_2 : 3
		sub_ln1192_4 : 4
		shl_ln1192_3 : 1
		sub_ln1192_5 : 2
		shl_ln1192_4 : 3
		add_ln1192 : 5
		ret_V_2 : 6
		trunc_ln708_2 : 7
		write_ln52 : 8
		mul_ln1192_3 : 2
		shl_ln1192_5 : 3
		sub_ln1192_6 : 4
		rhs_V_3 : 1
		sext_ln1192_4 : 2
		sub_ln1192_7 : 5
		rhs_V_4 : 1
		sext_ln1192_5 : 2
		sub_ln1192_8 : 6
		ret_V_3 : 7
		trunc_ln708_3 : 8
		write_ln53 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |    sub_ln1192_fu_208    |    0    |    0    |    18   |
|          |   sub_ln1192_1_fu_226   |    0    |    0    |    21   |
|          |   sub_ln1192_2_fu_279   |    0    |    0    |    21   |
|          |   sub_ln1192_3_fu_312   |    0    |    0    |    21   |
|    sub   |   sub_ln1192_4_fu_340   |    0    |    0    |    21   |
|          |   sub_ln1192_5_fu_364   |    0    |    0    |    15   |
|          |   sub_ln1192_6_fu_415   |    0    |    0    |    21   |
|          |   sub_ln1192_7_fu_433   |    0    |    0    |    21   |
|          |   sub_ln1192_8_fu_451   |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_232      |    0    |    0    |    21   |
|          |      ret_V_1_fu_285     |    0    |    0    |    21   |
|    add   |    add_ln1192_fu_378    |    0    |    0    |    21   |
|          |      ret_V_2_fu_384     |    0    |    0    |    21   |
|          |      ret_V_3_fu_457     |    0    |    0    |    21   |
|----------|-------------------------|---------|---------|---------|
|          |    mul_ln1192_fu_182    |    0    |    0    |    17   |
|    mul   |   mul_ln1192_1_fu_253   |    0    |    0    |    17   |
|          |   mul_ln1192_2_fu_326   |    0    |    0    |    17   |
|          |   mul_ln1192_3_fu_401   |    0    |    0    |    17   |
|----------|-------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_102  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          | write_ln50_write_fu_108 |    0    |    0    |    0    |
|          | write_ln51_write_fu_115 |    0    |    0    |    0    |
|   write  | write_ln52_write_fu_122 |    0    |    0    |    0    |
|          | write_ln53_write_fu_129 |    0    |    0    |    0    |
|          | write_ln54_write_fu_136 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_144       |    0    |    0    |    0    |
|          |       tmp_1_fu_154      |    0    |    0    |    0    |
|          |     p_Val2_2_fu_164     |    0    |    0    |    0    |
|          |     trunc_ln_fu_238     |    0    |    0    |    0    |
|partselect|   trunc_ln708_1_fu_291  |    0    |    0    |    0    |
|          |       tmp_3_fu_302      |    0    |    0    |    0    |
|          |       tmp_6_fu_346      |    0    |    0    |    0    |
|          |   trunc_ln708_2_fu_390  |    0    |    0    |    0    |
|          |   trunc_ln708_3_fu_463  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln1118_fu_174   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_178  |    0    |    0    |    0    |
|          |    sext_ln1192_fu_204   |    0    |    0    |    0    |
|          |   sext_ln1192_1_fu_222  |    0    |    0    |    0    |
|   sext   |   sext_ln1118_2_fu_249  |    0    |    0    |    0    |
|          |   sext_ln1192_2_fu_275  |    0    |    0    |    0    |
|          |   sext_ln1192_3_fu_318  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_322  |    0    |    0    |    0    |
|          |   sext_ln1192_4_fu_429  |    0    |    0    |    0    |
|          |   sext_ln1192_5_fu_447  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_188      |    0    |    0    |    0    |
|          |       rhs_V_fu_196      |    0    |    0    |    0    |
|          |      rhs_V_1_fu_214     |    0    |    0    |    0    |
|          |   shl_ln1192_1_fu_259   |    0    |    0    |    0    |
|          |      rhs_V_2_fu_267     |    0    |    0    |    0    |
|bitconcatenate|   shl_ln1192_2_fu_332   |    0    |    0    |    0    |
|          |   shl_ln1192_3_fu_356   |    0    |    0    |    0    |
|          |   shl_ln1192_4_fu_370   |    0    |    0    |    0    |
|          |   shl_ln1192_5_fu_407   |    0    |    0    |    0    |
|          |      rhs_V_3_fu_421     |    0    |    0    |    0    |
|          |      rhs_V_4_fu_439     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   353   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   353  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |    0   |   353  |
+-----------+--------+--------+--------+
