
Loading design for application trce from file trigtdc_trigtdc.ncd.
Design name: TriggerTDCTop
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: D:/Cad/lscc39/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: trigtdc_trigtdc.prf(16097): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_*" ;": group IN_group contains a wildcard expression, "IN_*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.9.0.99.2
Wed May 31 10:13:43 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o TrigTDC_TrigTDC.twr -gui -msgset D:/bartz/Documents/Lattice/TrigTDC/promote.xml TrigTDC_TrigTDC.ncd TrigTDC_TrigTDC.prf 
Design file:     trigtdc_trigtdc.ncd
Preference file: trigtdc_trigtdc.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "MCLK_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk[3]" 25.000000 MHz ;
            675 items scored, 56 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 11.398ns (weighted slack = -182.368ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[44].t[44]  (to clk[3] +)

   Delay:               4.091ns  (9.7% logic, 90.3% route), 2 logic levels.

 Constraint Details:

      4.091ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_610 exceeds
      2.500ns delay constraint less
      8.414ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.307ns) by 11.398ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     3.693     R67C84A.Q0 to    R67C128C.A0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R67C128C.A0 to    R67C128C.F0 TDC/DataInReg/SLICE_610
ROUTE         1     0.000    R67C128C.F0 to   R67C128C.DI0 TDC/DataInReg/N_60771_0 (to clk[3])
                  --------
                    4.091   (9.7% logic, 90.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.930ns (weighted slack = -174.880ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[42].t[42]  (to clk[3] +)

   Delay:               3.623ns  (11.0% logic, 89.0% route), 2 logic levels.

 Constraint Details:

      3.623ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_608 exceeds
      2.500ns delay constraint less
      8.414ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.307ns) by 10.930ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     3.225     R67C84A.Q0 to    R67C122B.D0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R67C122B.D0 to    R67C122B.F0 TDC/DataInReg/SLICE_608
ROUTE         1     0.000    R67C122B.F0 to   R67C122B.DI0 TDC/DataInReg/N_60769_0 (to clk[3])
                  --------
                    3.623   (11.0% logic, 89.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R67C122B.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.587ns (weighted slack = -169.392ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[39].t[39]  (to clk[3] +)

   Delay:               3.271ns  (12.2% logic, 87.8% route), 2 logic levels.

 Constraint Details:

      3.271ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_605 exceeds
      2.500ns delay constraint less
      8.423ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.316ns) by 10.587ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.873     R67C84A.Q0 to    R75C103B.B0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R75C103B.B0 to    R75C103B.F0 TDC/DataInReg/SLICE_605
ROUTE         1     0.000    R75C103B.F0 to   R75C103B.DI0 TDC/DataInReg/N_60766_0 (to clk[3])
                  --------
                    3.271   (12.2% logic, 87.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_605:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.205 *_R106C5.CLKOS to   R75C103B.CLK clk[3]
                  --------
                    3.645   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.491ns (weighted slack = -167.856ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[32].t[32]  (to clk[3] +)

   Delay:               3.175ns  (12.5% logic, 87.5% route), 2 logic levels.

 Constraint Details:

      3.175ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_598 exceeds
      2.500ns delay constraint less
      8.423ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.316ns) by 10.491ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.777     R67C84A.Q0 to    R47C108A.D0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R47C108A.D0 to    R47C108A.F0 TDC/DataInReg/SLICE_598
ROUTE         1     0.000    R47C108A.F0 to   R47C108A.DI0 TDC/DataInReg/N_60759_0 (to clk[3])
                  --------
                    3.175   (12.5% logic, 87.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.205 *_R106C5.CLKOS to   R47C108A.CLK clk[3]
                  --------
                    3.645   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.382ns (weighted slack = -166.112ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[18].t[18]  (to clk[3] +)

   Delay:               3.075ns  (12.9% logic, 87.1% route), 2 logic levels.

 Constraint Details:

      3.075ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_584 exceeds
      2.500ns delay constraint less
      8.414ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.307ns) by 10.382ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.677     R67C84A.Q0 to    R65C119A.A0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R65C119A.A0 to    R65C119A.F0 TDC/DataInReg/SLICE_584
ROUTE         1     0.000    R65C119A.F0 to   R65C119A.DI0 TDC/DataInReg/N_60745_0 (to clk[3])
                  --------
                    3.075   (12.9% logic, 87.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_584:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R65C119A.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.343ns (weighted slack = -165.488ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[45].t[45]  (to clk[3] +)

   Delay:               3.036ns  (13.1% logic, 86.9% route), 2 logic levels.

 Constraint Details:

      3.036ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_611 exceeds
      2.500ns delay constraint less
      8.414ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.307ns) by 10.343ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.638     R67C84A.Q0 to    R64C116C.B0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R64C116C.B0 to    R64C116C.F0 TDC/DataInReg/SLICE_611
ROUTE         1     0.000    R64C116C.F0 to   R64C116C.DI0 TDC/DataInReg/N_60772_0 (to clk[3])
                  --------
                    3.036   (13.1% logic, 86.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R64C116C.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.307ns (weighted slack = -164.912ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[38].t[38]  (to clk[3] +)

   Delay:               2.991ns  (13.3% logic, 86.7% route), 2 logic levels.

 Constraint Details:

      2.991ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_604 exceeds
      2.500ns delay constraint less
      8.423ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.316ns) by 10.307ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.593     R67C84A.Q0 to    R71C101B.C0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R71C101B.C0 to    R71C101B.F0 TDC/DataInReg/SLICE_604
ROUTE         1     0.000    R71C101B.F0 to   R71C101B.DI0 TDC/DataInReg/N_60765_0 (to clk[3])
                  --------
                    2.991   (13.3% logic, 86.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_604:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.205 *_R106C5.CLKOS to   R71C101B.CLK clk[3]
                  --------
                    3.645   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.236ns (weighted slack = -163.776ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[37].t[37]  (to clk[3] +)

   Delay:               2.916ns  (13.6% logic, 86.4% route), 2 logic levels.

 Constraint Details:

      2.916ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_603 exceeds
      2.500ns delay constraint less
      8.427ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.320ns) by 10.236ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.518     R67C84A.Q0 to    R55C107C.D0 TDC/CFig2[31]
CTOF_DEL    ---     0.147    R55C107C.D0 to    R55C107C.F0 TDC/DataInReg/SLICE_603
ROUTE         1     0.000    R55C107C.F0 to   R55C107C.DI0 TDC/DataInReg/N_60764_0 (to clk[3])
                  --------
                    2.916   (13.6% logic, 86.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.201 *_R106C5.CLKOS to   R55C107C.CLK clk[3]
                  --------
                    3.641   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.168ns (weighted slack = -162.688ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[47].t[47]  (to clk[3] +)

   Delay:               2.865ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

      2.865ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_613 exceeds
      2.500ns delay constraint less
      8.410ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.303ns) by 10.168ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.467     R67C84A.Q0 to     R81C66B.C0 TDC/CFig2[31]
CTOF_DEL    ---     0.147     R81C66B.C0 to     R81C66B.F0 TDC/DataInReg/SLICE_613
ROUTE         1     0.000     R81C66B.F0 to    R81C66B.DI0 TDC/DataInReg/N_60774_0 (to clk[3])
                  --------
                    2.865   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.218 *_R106C5.CLKOS to    R81C66B.CLK clk[3]
                  --------
                    3.658   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 10.033ns (weighted slack = -160.528ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Cf4/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[13].t[13]  (to clk[3] +)

   Delay:               2.730ns  (14.6% logic, 85.4% route), 2 logic levels.

 Constraint Details:

      2.730ns physical path delay TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_579 exceeds
      2.500ns delay constraint less
      8.410ns skew and
      1.332ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.303ns) by 10.033ns

 Physical Path Details:

      Data path TDC/Cf4/SLICE_393 to TDC/DataInReg/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251    R67C84A.CLK to     R67C84A.Q0 TDC/Cf4/SLICE_393 (from TestLED_c[4])
ROUTE        97     2.332     R67C84A.Q0 to     R48C60B.D0 TDC/CFig2[31]
CTOF_DEL    ---     0.147     R48C60B.D0 to     R48C60B.F0 TDC/DataInReg/SLICE_579
ROUTE         1     0.000     R48C60B.F0 to    R48C60B.DI0 TDC/DataInReg/N_60740_0 (to clk[3])
                  --------
                    2.730   (14.6% logic, 85.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Cf4/SLICE_393:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.351      R59C3A.F0 to    R67C84A.CLK TestLED_c[4]
                  --------
                   12.068   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_579:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.218 *_R106C5.CLKOS to    R48C60B.CLK clk[3]
                  --------
                    3.658   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

Warning:   4.497MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk[2]" 50.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 27.244ns (weighted slack = -217.952ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb35/Cf/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[31]  (to clk[2] +)

   Delay:              19.920ns  (7.2% logic, 92.8% route), 9 logic levels.

 Constraint Details:

     19.920ns physical path delay TDC/Tdc/fb35/Cf/SLICE_4866 to TDC/CT/SLICE_14429 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.244ns

 Physical Path Details:

      Data path TDC/Tdc/fb35/Cf/SLICE_4866 to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R23C113C.CLK to    R23C113C.Q0 TDC/Tdc/fb35/Cf/SLICE_4866 (from TestLED_c[4])
ROUTE         1     6.509    R23C113C.Q0 to    R113C39D.D0 TDC/Tdc/Q_11[31]
CTOF_DEL    ---     0.147    R113C39D.D0 to    R113C39D.F0 TDC/Tdc/fb9/SLICE_17675
ROUTE         1     0.725    R113C39D.F0 to    R113C40D.B1 TDC/Tdc/fb9/DataOut_33_10[31]
CTOF_DEL    ---     0.147    R113C40D.B1 to    R113C40D.F1 TDC/Tdc/fb9/SLICE_15663
ROUTE         1     0.360    R113C40D.F1 to    R113C40D.A0 TDC/Tdc/fb9/DataOut_33_13[31]
CTOF_DEL    ---     0.147    R113C40D.A0 to    R113C40D.F0 TDC/Tdc/fb9/SLICE_15663
ROUTE         1     6.244    R113C40D.F0 to    R32C113D.D0 TDC/Tdc/DataOut_33[31]
CTOF_DEL    ---     0.147    R32C113D.D0 to    R32C113D.F0 TDC/Tdc/fb37/PionW/SLICE_15108
ROUTE         1     1.409    R32C113D.F0 to     R40C94B.D0 TDC/N_5
CTOF_DEL    ---     0.147     R40C94B.D0 to     R40C94B.F0 TDC/SLICE_14956
ROUTE         1     2.102     R40C94B.F0 to     R58C68D.D0 TDC/RData0_0_i_a2_a_a_43
CTOF_DEL    ---     0.147     R58C68D.D0 to     R58C68D.F0 TDC/SLICE_15828
ROUTE         1     0.803     R58C68D.F0 to     R64C64B.D0 TDC/RData0_0_i_a2_a_a_51
CTOF_DEL    ---     0.147     R64C64B.D0 to     R64C64B.F0 TDC/SLICE_18800
ROUTE         1     0.341     R64C64B.F0 to     R65C64A.D1 TDC/RData0_0_i_a2_a_a_55
CTOF_DEL    ---     0.147     R65C64A.D1 to     R65C64A.F1 TDC/CT/SLICE_14429
ROUTE         1     0.000     R65C64A.F1 to    R65C64A.DI1 TDC/CT/N_393_i (to clk[2])
                  --------
                   19.920   (7.2% logic, 92.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb35/Cf/SLICE_4866:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R23C113C.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C64A.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.217ns (weighted slack = -217.736ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb35/MuonW/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[31]  (to clk[2] +)

   Delay:              19.906ns  (7.2% logic, 92.8% route), 9 logic levels.

 Constraint Details:

     19.906ns physical path delay TDC/Tdc/fb35/MuonW/SLICE_4532_ppo_0 to TDC/CT/SLICE_14429 exceeds
      2.500ns delay constraint less
      9.750ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.311ns) by 27.217ns

 Physical Path Details:

      Data path TDC/Tdc/fb35/MuonW/SLICE_4532_ppo_0 to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R30C102C.CLK to    R30C102C.Q1 TDC/Tdc/fb35/MuonW/SLICE_4532_ppo_0 (from TestLED_c[4])
ROUTE         2     6.879    R30C102C.Q1 to    R113C42A.C1 TDC/Tdc/MW_9[31]
CTOF_DEL    ---     0.147    R113C42A.C1 to    R113C42A.F1 TDC/Tdc/fb9/Cf/SLICE_17592
ROUTE         1     0.562    R113C42A.F1 to    R113C40B.A0 TDC/Tdc/fb9/DataOut_33_5[31]
CTOF_DEL    ---     0.147    R113C40B.A0 to    R113C40B.F0 TDC/Tdc/fb9/SLICE_15670
ROUTE         1     0.139    R113C40B.F0 to    R113C40D.D0 TDC/Tdc/fb9/DataOut_33_12[31]
CTOF_DEL    ---     0.147    R113C40D.D0 to    R113C40D.F0 TDC/Tdc/fb9/SLICE_15663
ROUTE         1     6.244    R113C40D.F0 to    R32C113D.D0 TDC/Tdc/DataOut_33[31]
CTOF_DEL    ---     0.147    R32C113D.D0 to    R32C113D.F0 TDC/Tdc/fb37/PionW/SLICE_15108
ROUTE         1     1.409    R32C113D.F0 to     R40C94B.D0 TDC/N_5
CTOF_DEL    ---     0.147     R40C94B.D0 to     R40C94B.F0 TDC/SLICE_14956
ROUTE         1     2.102     R40C94B.F0 to     R58C68D.D0 TDC/RData0_0_i_a2_a_a_43
CTOF_DEL    ---     0.147     R58C68D.D0 to     R58C68D.F0 TDC/SLICE_15828
ROUTE         1     0.803     R58C68D.F0 to     R64C64B.D0 TDC/RData0_0_i_a2_a_a_51
CTOF_DEL    ---     0.147     R64C64B.D0 to     R64C64B.F0 TDC/SLICE_18800
ROUTE         1     0.341     R64C64B.F0 to     R65C64A.D1 TDC/RData0_0_i_a2_a_a_55
CTOF_DEL    ---     0.147     R65C64A.D1 to     R65C64A.F1 TDC/CT/SLICE_14429
ROUTE         1     0.000     R65C64A.F1 to    R65C64A.DI1 TDC/CT/N_393_i (to clk[2])
                  --------
                   19.906   (7.2% logic, 92.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb35/MuonW/SLICE_4532_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.355      R59C3A.F0 to   R30C102C.CLK TestLED_c[4]
                  --------
                   12.072   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C64A.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.217ns (weighted slack = -217.736ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb35/Cf/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.906ns  (6.4% logic, 93.6% route), 8 logic levels.

 Constraint Details:

     19.906ns physical path delay TDC/Tdc/fb35/Cf/SLICE_5014 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.750ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.311ns) by 27.217ns

 Physical Path Details:

      Data path TDC/Tdc/fb35/Cf/SLICE_5014 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R23C103C.CLK to    R23C103C.Q0 TDC/Tdc/fb35/Cf/SLICE_5014 (from TestLED_c[4])
ROUTE         1     6.706    R23C103C.Q0 to    R112C41D.D1 TDC/Tdc/Q_8[25]
CTOF_DEL    ---     0.147    R112C41D.D1 to    R112C41D.F1 TDC/Tdc/fb9/Cf/SLICE_17637
ROUTE         1     0.826    R112C41D.F1 to    R112C41C.C0 TDC/Tdc/fb9/DataOut_33_10[25]
CTOF_DEL    ---     0.147    R112C41C.C0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.906   (6.4% logic, 93.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb35/Cf/SLICE_5014:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.355      R59C3A.F0 to   R23C103C.CLK TestLED_c[4]
                  --------
                   12.072   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.201ns (weighted slack = -217.608ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb32/Cf/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.877ns  (7.2% logic, 92.8% route), 9 logic levels.

 Constraint Details:

     19.877ns physical path delay TDC/Tdc/fb37/PionW/SLICE_17306 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.201ns

 Physical Path Details:

      Data path TDC/Tdc/fb37/PionW/SLICE_17306 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R33C119A.CLK to    R33C119A.Q1 TDC/Tdc/fb37/PionW/SLICE_17306 (from TestLED_c[4])
ROUTE         1     0.435    R33C119A.Q1 to    R33C119A.C1 TDC/Tdc/fb32/Cf/Q[25]
CTOF_DEL    ---     0.147    R33C119A.C1 to    R33C119A.F1 TDC/Tdc/fb37/PionW/SLICE_17306
ROUTE         1     6.407    R33C119A.F1 to    R112C41A.D0 TDC/Tdc/N_8175
CTOF_DEL    ---     0.147    R112C41A.D0 to    R112C41A.F0 TDC/Tdc/fb9/SLICE_15677
ROUTE         1     0.514    R112C41A.F0 to    R112C41C.B0 TDC/Tdc/fb9/DataOut_33_7[25]
CTOF_DEL    ---     0.147    R112C41C.B0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.877   (7.2% logic, 92.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb37/PionW/SLICE_17306:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R33C119A.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.144ns (weighted slack = -217.152ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb35/MuonW/Q[4]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[4]  (to clk[2] +)

   Delay:              19.807ns  (6.5% logic, 93.5% route), 8 logic levels.

 Constraint Details:

     19.807ns physical path delay TDC/Tdc/fb35/MuonW/SLICE_4519 to TDC/SLICE_14416 exceeds
      2.500ns delay constraint less
      9.776ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.337ns) by 27.144ns

 Physical Path Details:

      Data path TDC/Tdc/fb35/MuonW/SLICE_4519 to TDC/SLICE_14416:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R22C109C.CLK to    R22C109C.Q0 TDC/Tdc/fb35/MuonW/SLICE_4519 (from TestLED_c[4])
ROUTE         2     8.207    R22C109C.Q0 to    R110C38D.C1 TDC/Tdc/MW_7[4]
CTOF_DEL    ---     0.147    R110C38D.C1 to    R110C38D.F1 TDC/Tdc/fb9/SLICE_15676
ROUTE         1     0.360    R110C38D.F1 to    R110C38D.A0 TDC/Tdc/fb9/DataOut_33_5[4]
CTOF_DEL    ---     0.147    R110C38D.A0 to    R110C38D.F0 TDC/Tdc/fb9/SLICE_15676
ROUTE         1     0.365    R110C38D.F0 to    R110C37B.D0 TDC/Tdc/fb9/DataOut_33_9[4]
CTOF_DEL    ---     0.147    R110C37B.D0 to    R110C37B.F0 TDC/Tdc/fb9/SLICE_15661
ROUTE         1     6.427    R110C37B.F0 to    R31C111D.D0 TDC/Tdc/DataOut_33[4]
CTOF_DEL    ---     0.147    R31C111D.D0 to    R31C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15107
ROUTE         1     1.899    R31C111D.F0 to     R44C85A.D0 TDC/N_10097
CTOF_DEL    ---     0.147     R44C85A.D0 to     R44C85A.F0 TDC/SLICE_14873
ROUTE         1     0.928     R44C85A.F0 to     R56C85C.C0 TDC/RData0_0_0_a_343_a_40
CTOF_DEL    ---     0.147     R56C85C.C0 to     R56C85C.F0 TDC/SLICE_18849
ROUTE         1     0.341     R56C85C.F0 to     R57C85C.D0 TDC/RData0_0_0_a_343_a_47
CTOF_DEL    ---     0.147     R57C85C.D0 to     R57C85C.F0 TDC/SLICE_14416
ROUTE         1     0.000     R57C85C.F0 to    R57C85C.DI0 TDC/RData0[4] (to clk[2])
                  --------
                   19.807   (6.5% logic, 93.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb35/MuonW/SLICE_4519:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R22C109C.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_14416:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.103 *L_R79C5.CLKOP to    R57C85C.CLK clk[2]
                  --------
                    2.309   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.120ns (weighted slack = -216.960ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb34/ElectW/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.796ns  (7.2% logic, 92.8% route), 9 logic levels.

 Constraint Details:

     19.796ns physical path delay TDC/Tdc/fb34/ElectW/SLICE_3853 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.120ns

 Physical Path Details:

      Data path TDC/Tdc/fb34/ElectW/SLICE_3853 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R35C120B.CLK to    R35C120B.Q0 TDC/Tdc/fb34/ElectW/SLICE_3853 (from TestLED_c[4])
ROUTE         2     6.375    R35C120B.Q0 to    R112C42B.D0 TDC/Tdc/EW_11[25]
CTOF_DEL    ---     0.147    R112C42B.D0 to    R112C42B.F0 TDC/Tdc/fb9/SLICE_17669
ROUTE         1     0.540    R112C42B.F0 to    R112C41C.A1 TDC/Tdc/fb9/DataOut_33_3[25]
CTOF_DEL    ---     0.147    R112C41C.A1 to    R112C41C.F1 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     0.360    R112C41C.F1 to    R112C41C.A0 TDC/Tdc/fb9/DataOut_33_12[25]
CTOF_DEL    ---     0.147    R112C41C.A0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.796   (7.2% logic, 92.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb34/ElectW/SLICE_3853:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R35C120B.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.092ns (weighted slack = -216.736ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb33/MuonW/Q[31]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[31]  (to clk[2] +)

   Delay:              19.768ns  (7.2% logic, 92.8% route), 9 logic levels.

 Constraint Details:

     19.768ns physical path delay TDC/Tdc/fb33/MuonW/SLICE_9403 to TDC/CT/SLICE_14429 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.092ns

 Physical Path Details:

      Data path TDC/Tdc/fb33/MuonW/SLICE_9403 to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R15C110A.CLK to    R15C110A.Q0 TDC/Tdc/fb33/MuonW/SLICE_9403 (from TestLED_c[4])
ROUTE         2     0.145    R15C110A.Q0 to    R15C110A.D0 TDC/Tdc/fb33/MW[31]
CTOF_DEL    ---     0.147    R15C110A.D0 to    R15C110A.F0 TDC/Tdc/fb33/MuonW/SLICE_9403
ROUTE         1     7.158    R15C110A.F0 to    R113C40B.D0 TDC/Tdc/N_5227
CTOF_DEL    ---     0.147    R113C40B.D0 to    R113C40B.F0 TDC/Tdc/fb9/SLICE_15670
ROUTE         1     0.139    R113C40B.F0 to    R113C40D.D0 TDC/Tdc/fb9/DataOut_33_12[31]
CTOF_DEL    ---     0.147    R113C40D.D0 to    R113C40D.F0 TDC/Tdc/fb9/SLICE_15663
ROUTE         1     6.244    R113C40D.F0 to    R32C113D.D0 TDC/Tdc/DataOut_33[31]
CTOF_DEL    ---     0.147    R32C113D.D0 to    R32C113D.F0 TDC/Tdc/fb37/PionW/SLICE_15108
ROUTE         1     1.409    R32C113D.F0 to     R40C94B.D0 TDC/N_5
CTOF_DEL    ---     0.147     R40C94B.D0 to     R40C94B.F0 TDC/SLICE_14956
ROUTE         1     2.102     R40C94B.F0 to     R58C68D.D0 TDC/RData0_0_i_a2_a_a_43
CTOF_DEL    ---     0.147     R58C68D.D0 to     R58C68D.F0 TDC/SLICE_15828
ROUTE         1     0.803     R58C68D.F0 to     R64C64B.D0 TDC/RData0_0_i_a2_a_a_51
CTOF_DEL    ---     0.147     R64C64B.D0 to     R64C64B.F0 TDC/SLICE_18800
ROUTE         1     0.341     R64C64B.F0 to     R65C64A.D1 TDC/RData0_0_i_a2_a_a_55
CTOF_DEL    ---     0.147     R65C64A.D1 to     R65C64A.F1 TDC/CT/SLICE_14429
ROUTE         1     0.000     R65C64A.F1 to    R65C64A.DI1 TDC/CT/N_393_i (to clk[2])
                  --------
                   19.768   (7.2% logic, 92.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb33/MuonW/SLICE_9403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R15C110A.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/CT/SLICE_14429:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R65C64A.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.081ns (weighted slack = -216.648ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb33/Cf/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.770ns  (6.5% logic, 93.5% route), 8 logic levels.

 Constraint Details:

     19.770ns physical path delay TDC/Tdc/fb33/Cf/SLICE_5019 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.750ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.311ns) by 27.081ns

 Physical Path Details:

      Data path TDC/Tdc/fb33/Cf/SLICE_5019 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R21C101A.CLK to    R21C101A.Q0 TDC/Tdc/fb33/Cf/SLICE_5019 (from TestLED_c[4])
ROUTE         1     6.570    R21C101A.Q0 to    R112C41D.C1 TDC/Tdc/Q_9[25]
CTOF_DEL    ---     0.147    R112C41D.C1 to    R112C41D.F1 TDC/Tdc/fb9/Cf/SLICE_17637
ROUTE         1     0.826    R112C41D.F1 to    R112C41C.C0 TDC/Tdc/fb9/DataOut_33_10[25]
CTOF_DEL    ---     0.147    R112C41C.C0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.770   (6.5% logic, 93.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb33/Cf/SLICE_5019:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.355      R59C3A.F0 to   R21C101A.CLK TestLED_c[4]
                  --------
                   12.072   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.028ns (weighted slack = -216.224ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb32/ElectW/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.704ns  (6.5% logic, 93.5% route), 8 logic levels.

 Constraint Details:

     19.704ns physical path delay TDC/Tdc/fb32/ElectW/SLICE_3847 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.028ns

 Physical Path Details:

      Data path TDC/Tdc/fb32/ElectW/SLICE_3847 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R44C136B.CLK to    R44C136B.Q0 TDC/Tdc/fb32/ElectW/SLICE_3847 (from TestLED_c[4])
ROUTE         2     6.816    R44C136B.Q0 to    R112C41A.C0 TDC/Tdc/EW_10[25]
CTOF_DEL    ---     0.147    R112C41A.C0 to    R112C41A.F0 TDC/Tdc/fb9/SLICE_15677
ROUTE         1     0.514    R112C41A.F0 to    R112C41C.B0 TDC/Tdc/fb9/DataOut_33_7[25]
CTOF_DEL    ---     0.147    R112C41C.B0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.704   (6.5% logic, 93.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb32/ElectW/SLICE_3847:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R44C136B.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 27.006ns (weighted slack = -216.048ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb35/MuonW/Q[25]  (from TestLED_c[4] -)
   Destination:    FF         Data in        TDC/CT/rdata[25]  (to clk[2] +)

   Delay:              19.682ns  (7.3% logic, 92.7% route), 9 logic levels.

 Constraint Details:

     19.682ns physical path delay TDC/Tdc/fb35/MuonW/SLICE_4532 to TDC/SLICE_17939 exceeds
      2.500ns delay constraint less
      9.763ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling -7.324ns) by 27.006ns

 Physical Path Details:

      Data path TDC/Tdc/fb35/MuonW/SLICE_4532 to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251   R32C109C.CLK to    R32C109C.Q0 TDC/Tdc/fb35/MuonW/SLICE_4532 (from TestLED_c[4])
ROUTE         2     6.344    R32C109C.Q0 to    R111C41A.C0 TDC/Tdc/MW_9[25]
CTOF_DEL    ---     0.147    R111C41A.C0 to    R111C41A.F0 TDC/Tdc/fb9/SLICE_17671
ROUTE         1     0.457    R111C41A.F0 to    R112C41C.C1 TDC/Tdc/fb9/DataOut_33_5[25]
CTOF_DEL    ---     0.147    R112C41C.C1 to    R112C41C.F1 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     0.360    R112C41C.F1 to    R112C41C.A0 TDC/Tdc/fb9/DataOut_33_12[25]
CTOF_DEL    ---     0.147    R112C41C.A0 to    R112C41C.F0 TDC/Tdc/fb9/SLICE_15662
ROUTE         1     6.593    R112C41C.F0 to    R30C111D.D0 TDC/Tdc/DataOut_33[25]
CTOF_DEL    ---     0.147    R30C111D.D0 to    R30C111D.F0 TDC/Tdc/fb37/PionW/SLICE_15109
ROUTE         1     1.631    R30C111D.F0 to     R39C90C.D0 TDC/N_7709
CTOF_DEL    ---     0.147     R39C90C.D0 to     R39C90C.F0 TDC/SLICE_14734
ROUTE         1     1.211     R39C90C.F0 to     R45C72C.D0 TDC/RData0_0_i_a2_a_197_a_29
CTOF_DEL    ---     0.147     R45C72C.D0 to     R45C72C.F0 TDC/SLICE_14868
ROUTE         1     1.004     R45C72C.F0 to     R59C72C.D0 TDC/RData0_0_i_a2_a_197_a_52
CTOF_DEL    ---     0.147     R59C72C.D0 to     R59C72C.F0 TDC/SLICE_15823
ROUTE         1     0.655     R59C72C.F0 to     R60C74B.C1 TDC/RData0_0_i_a2_a_197_a_56
CTOF_DEL    ---     0.147     R60C74B.C1 to     R60C74B.F1 TDC/SLICE_17939
ROUTE         1     0.000     R60C74B.F1 to    R60C74B.DI1 TDC/CT/N_399_i (to clk[2])
                  --------
                   19.682   (7.3% logic, 92.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb35/MuonW/SLICE_4532:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.120 *L_R79C5.CLKOP to    R33C75A.CLK clk[2]
REG_DEL     ---     0.243    R33C75A.CLK to     R33C75A.Q0 TDC/SLICE_14326
ROUTE       290     6.001     R33C75A.Q0 to      R59C3A.A0 TDC/rw
CTOF_DEL    ---     0.147      R59C3A.A0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to   R32C109C.CLK TestLED_c[4]
                  --------
                   12.085   (6.7% logic, 93.3% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/SLICE_17939:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to    R60C74B.CLK clk[2]
                  --------
                    2.322   (18.2% logic, 81.8% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

Warning:   4.203MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TDC/clk[1]" 200.000000 MHz ;
            768 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.041ns (weighted slack = 2.082ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb6/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb6/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.328ns  (18.3% logic, 81.7% route), 1 logic levels.

 Constraint Details:

      1.328ns physical path delay TDC/Tdc/fb6/Deg90/SLICE_12135 to TDC/Tdc/fb6/Deg270/SLICE_12143 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.041ns

 Physical Path Details:

      Data path TDC/Tdc/fb6/Deg90/SLICE_12135 to TDC/Tdc/fb6/Deg270/SLICE_12143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R37C133A.CLK to    R37C133A.Q0 TDC/Tdc/fb6/Deg90/SLICE_12135 (from TDC/clk[1])
ROUTE         3     1.085    R37C133A.Q0 to    R36C134A.M0 TDC/Tdc/fb6/c2[0] (to TDC/clk[1])
                  --------
                    1.328   (18.3% logic, 81.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb6/Deg90/SLICE_12135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R37C133A.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb6/Deg270/SLICE_12143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R36C134A.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb47/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb47/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb47/Deg90/SLICE_11829 to TDC/Tdc/fb47/Deg270/SLICE_11837 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb47/Deg90/SLICE_11829 to TDC/Tdc/fb47/Deg270/SLICE_11837:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R87C133C.CLK to    R87C133C.Q0 TDC/Tdc/fb47/Deg90/SLICE_11829 (from TDC/clk[1])
ROUTE         3     0.908    R87C133C.Q0 to    R86C134A.M0 TDC/Tdc/fb47/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb47/Deg90/SLICE_11829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R87C133C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb47/Deg270/SLICE_11837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R86C134A.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb12/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb12/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb12/Deg90/SLICE_5818 to TDC/Tdc/fb12/Deg270/SLICE_5826 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb12/Deg90/SLICE_5818 to TDC/Tdc/fb12/Deg270/SLICE_5826:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R28C51C.CLK to     R28C51C.Q0 TDC/Tdc/fb12/Deg90/SLICE_5818 (from TDC/clk[1])
ROUTE         3     0.908     R28C51C.Q0 to     R27C52B.M0 TDC/Tdc/fb12/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb12/Deg90/SLICE_5818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R28C51C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb12/Deg270/SLICE_5826:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R27C52B.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb16/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb16/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb16/Deg90/SLICE_6465 to TDC/Tdc/fb16/Deg270/SLICE_6473 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb16/Deg90/SLICE_6465 to TDC/Tdc/fb16/Deg270/SLICE_6473:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R64C133C.CLK to    R64C133C.Q0 TDC/Tdc/fb16/Deg90/SLICE_6465 (from TDC/clk[1])
ROUTE         3     0.908    R64C133C.Q0 to    R63C134C.M0 TDC/Tdc/fb16/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb16/Deg90/SLICE_6465:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R64C133C.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb16/Deg270/SLICE_6473:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R63C134C.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb31/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb31/Deg90/SLICE_9206 to TDC/Tdc/fb31/Deg270/SLICE_9214 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb31/Deg90/SLICE_9206 to TDC/Tdc/fb31/Deg270/SLICE_9214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R10C51B.CLK to     R10C51B.Q0 TDC/Tdc/fb31/Deg90/SLICE_9206 (from TDC/clk[1])
ROUTE         3     0.908     R10C51B.Q0 to      R9C52C.M0 TDC/Tdc/fb31/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb31/Deg90/SLICE_9206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R10C51B.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb31/Deg270/SLICE_9214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to     R9C52C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb14/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb14/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb14/Deg90/SLICE_6154 to TDC/Tdc/fb14/Deg270/SLICE_6162 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb14/Deg90/SLICE_6154 to TDC/Tdc/fb14/Deg270/SLICE_6162:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R37C51C.CLK to     R37C51C.Q0 TDC/Tdc/fb14/Deg90/SLICE_6154 (from TDC/clk[1])
ROUTE         3     0.908     R37C51C.Q0 to     R36C52B.M0 TDC/Tdc/fb14/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb14/Deg90/SLICE_6154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R37C51C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb14/Deg270/SLICE_6162:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R36C52B.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb21/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb21/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb21/Deg90/SLICE_7385 to TDC/Tdc/fb21/Deg270/SLICE_7393 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb21/Deg90/SLICE_7385 to TDC/Tdc/fb21/Deg270/SLICE_7393:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R69C133C.CLK to    R69C133C.Q0 TDC/Tdc/fb21/Deg90/SLICE_7385 (from TDC/clk[1])
ROUTE         3     0.908    R69C133C.Q0 to    R68C134A.M0 TDC/Tdc/fb21/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb21/Deg90/SLICE_7385:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R69C133C.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb21/Deg270/SLICE_7393:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R68C134A.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb9/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb9/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb9/Deg90/SLICE_12646 to TDC/Tdc/fb9/Deg270/SLICE_12654 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb9/Deg90/SLICE_12646 to TDC/Tdc/fb9/Deg270/SLICE_12654:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R114C51C.CLK to    R114C51C.Q0 TDC/Tdc/fb9/Deg90/SLICE_12646 (from TDC/clk[1])
ROUTE         3     0.908    R114C51C.Q0 to    R113C52A.M0 TDC/Tdc/fb9/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb9/Deg90/SLICE_12646:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R114C51C.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb9/Deg270/SLICE_12654:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.165 *L_R97C5.CLKOS to   R113C52A.CLK TDC/clk[1]
                  --------
                    1.165   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.218ns (weighted slack = 2.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb39/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb39/Deg270/d0  (to TDC/clk[1] -)

   Delay:               1.151ns  (21.1% logic, 78.9% route), 1 logic levels.

 Constraint Details:

      1.151ns physical path delay TDC/Tdc/fb39/Deg90/SLICE_10455 to TDC/Tdc/fb39/Deg270/SLICE_10463 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb39/Deg90/SLICE_10455 to TDC/Tdc/fb39/Deg270/SLICE_10463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R96C133C.CLK to    R96C133C.Q0 TDC/Tdc/fb39/Deg90/SLICE_10455 (from TDC/clk[1])
ROUTE         3     0.908    R96C133C.Q0 to    R95C134C.M0 TDC/Tdc/fb39/c2[0] (to TDC/clk[1])
                  --------
                    1.151   (21.1% logic, 78.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb39/Deg90/SLICE_10455:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R96C133C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb39/Deg270/SLICE_10463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to   R95C134C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.446ns (weighted slack = 2.892ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb0/Deg90/d0  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb0/Deg270/d0  (to TDC/clk[1] -)

   Delay:               0.923ns  (26.3% logic, 73.7% route), 1 logic levels.

 Constraint Details:

      0.923ns physical path delay TDC/Tdc/fb0/Deg90/SLICE_5142 to TDC/Tdc/fb0/Deg270/SLICE_5150 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.446ns

 Physical Path Details:

      Data path TDC/Tdc/fb0/Deg90/SLICE_5142 to TDC/Tdc/fb0/Deg270/SLICE_5150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R46C51C.CLK to     R46C51C.Q0 TDC/Tdc/fb0/Deg90/SLICE_5142 (from TDC/clk[1])
ROUTE         3     0.680     R46C51C.Q0 to     R45C52B.M0 TDC/Tdc/fb0/c2[0] (to TDC/clk[1])
                  --------
                    0.923   (26.3% logic, 73.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg90/SLICE_5142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R46C51C.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg270/SLICE_5150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     1.169 *L_R97C5.CLKOS to    R45C52B.CLK TDC/clk[1]
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

Report:  342.700MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;
            768 items scored, 5 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.323ns (weighted slack = -0.646ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[44].t[44]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[44]  (to TDC/clk[0] -)

   Delay:               2.807ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

      2.807ns physical path delay TDC/DataInReg/SLICE_610 to TDC/DataInReg/SLICE_564 exceeds
      2.500ns delay constraint less
      0.049ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 0.323ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_610 to TDC/DataInReg/SLICE_564:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610 (from clk[3])
ROUTE         3     2.417    R67C128C.Q0 to    R65C174A.A0 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.147    R65C174A.A0 to    R65C174A.F0 TDC/DataInReg/SLICE_564
ROUTE         1     0.000    R65C174A.F0 to   R65C174A.DI0 TDC/DataInReg/Q_i_1_44_rep1 (to TDC/clk[0])
                  --------
                    2.807   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_564:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.165 *L_R97C5.CLKOP to   R65C174A.CLK TDC/clk[0]
                  --------
                    3.605   (11.7% logic, 88.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Error: The following path exceeds requirements by 0.218ns (weighted slack = -0.436ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[37].t[37]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[37]  (to TDC/clk[0] -)

   Delay:               2.706ns  (14.4% logic, 85.6% route), 2 logic levels.

 Constraint Details:

      2.706ns physical path delay TDC/DataInReg/SLICE_603 to TDC/DataInReg/SLICE_560 exceeds
      2.500ns delay constraint less
      0.045ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.488ns) by 0.218ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_603 to TDC/DataInReg/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R55C107C.CLK to    R55C107C.Q0 TDC/DataInReg/SLICE_603 (from clk[3])
ROUTE         3     2.316    R55C107C.Q0 to     R51C95C.B1 TDC/DataInReg/t[37]
CTOF_DEL    ---     0.147     R51C95C.B1 to     R51C95C.F1 TDC/DataInReg/SLICE_560
ROUTE         1     0.000     R51C95C.F1 to    R51C95C.DI1 TDC/DataInReg/Q_i_1_37_rep1 (to TDC/clk[0])
                  --------
                    2.706   (14.4% logic, 85.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.201 *_R106C5.CLKOS to   R55C107C.CLK clk[3]
                  --------
                    3.641   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_560:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.156 *L_R97C5.CLKOP to    R51C95C.CLK TDC/clk[0]
                  --------
                    3.596   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Error: The following path exceeds requirements by 0.156ns (weighted slack = -0.312ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[47].t[47]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[47]  (to TDC/clk[0] -)

   Delay:               2.627ns  (14.8% logic, 85.2% route), 2 logic levels.

 Constraint Details:

      2.627ns physical path delay TDC/DataInReg/SLICE_613 to TDC/DataInReg/SLICE_565 exceeds
      2.500ns delay constraint less
      0.062ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.471ns) by 0.156ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_613 to TDC/DataInReg/SLICE_565:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R81C66B.CLK to     R81C66B.Q0 TDC/DataInReg/SLICE_613 (from clk[3])
ROUTE         3     2.237     R81C66B.Q0 to     R73C84B.A1 TDC/DataInReg/t[47]
CTOF_DEL    ---     0.147     R73C84B.A1 to     R73C84B.F1 TDC/DataInReg/SLICE_565
ROUTE         1     0.000     R73C84B.F1 to    R73C84B.DI1 TDC/DataInReg/Q_i_1_47_rep1 (to TDC/clk[0])
                  --------
                    2.627   (14.8% logic, 85.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_613:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.218 *_R106C5.CLKOS to    R81C66B.CLK clk[3]
                  --------
                    3.658   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_565:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.156 *L_R97C5.CLKOP to    R73C84B.CLK TDC/clk[0]
                  --------
                    3.596   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Error: The following path exceeds requirements by 0.149ns (weighted slack = -0.298ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[42].t[42]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[42]  (to TDC/clk[0] -)

   Delay:               2.620ns  (14.9% logic, 85.1% route), 2 logic levels.

 Constraint Details:

      2.620ns physical path delay TDC/DataInReg/SLICE_608 to TDC/DataInReg/SLICE_563 exceeds
      2.500ns delay constraint less
      0.062ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.471ns) by 0.149ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_608 to TDC/DataInReg/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R67C122B.CLK to    R67C122B.Q0 TDC/DataInReg/SLICE_608 (from clk[3])
ROUTE         3     2.230    R67C122B.Q0 to     R59C95B.D0 TDC/DataInReg/t[42]
CTOF_DEL    ---     0.147     R59C95B.D0 to     R59C95B.F0 TDC/DataInReg/SLICE_563
ROUTE         1     0.000     R59C95B.F0 to    R59C95B.DI0 TDC/DataInReg/Q_i_1_42_rep1 (to TDC/clk[0])
                  --------
                    2.620   (14.9% logic, 85.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R67C122B.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_563:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.152 *L_R97C5.CLKOP to    R59C95B.CLK TDC/clk[0]
                  --------
                    3.592   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Error: The following path exceeds requirements by 0.042ns (weighted slack = -0.084ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[32].t[32]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[32]  (to TDC/clk[0] -)

   Delay:               2.526ns  (15.4% logic, 84.6% route), 2 logic levels.

 Constraint Details:

      2.526ns physical path delay TDC/DataInReg/SLICE_598 to TDC/DataInReg/SLICE_558 exceeds
      2.500ns delay constraint less
      0.049ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 0.042ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_598 to TDC/DataInReg/SLICE_558:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R47C108A.CLK to    R47C108A.Q0 TDC/DataInReg/SLICE_598 (from clk[3])
ROUTE         3     2.136    R47C108A.Q0 to    R20C108C.D0 TDC/DataInReg/t[32]
CTOF_DEL    ---     0.147    R20C108C.D0 to    R20C108C.F0 TDC/DataInReg/SLICE_558
ROUTE         1     0.000    R20C108C.F0 to   R20C108C.DI0 TDC/DataInReg/Q_i_1_32_rep1 (to TDC/clk[0])
                  --------
                    2.526   (15.4% logic, 84.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_598:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.205 *_R106C5.CLKOS to   R47C108A.CLK clk[3]
                  --------
                    3.645   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_558:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.156 *L_R97C5.CLKOP to   R20C108C.CLK TDC/clk[0]
                  --------
                    3.596   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Passed: The following path meets requirements by 0.072ns (weighted slack = 0.144ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[45].t[45]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[45]  (to TDC/clk[0] -)

   Delay:               2.412ns  (16.2% logic, 83.8% route), 2 logic levels.

 Constraint Details:

      2.412ns physical path delay TDC/DataInReg/SLICE_611 to TDC/DataInReg/SLICE_564_ppo_0 meets
      2.500ns delay constraint less
      0.049ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 0.072ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_611 to TDC/DataInReg/SLICE_564_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R64C116C.CLK to    R64C116C.Q0 TDC/DataInReg/SLICE_611 (from clk[3])
ROUTE         3     2.022    R64C116C.Q0 to    R64C160B.A1 TDC/DataInReg/t[45]
CTOF_DEL    ---     0.147    R64C160B.A1 to    R64C160B.F1 TDC/DataInReg/SLICE_564_ppo_0
ROUTE         1     0.000    R64C160B.F1 to   R64C160B.DI1 TDC/DataInReg/Q_i_1_45_rep1 (to TDC/clk[0])
                  --------
                    2.412   (16.2% logic, 83.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.214 *_R106C5.CLKOS to   R64C116C.CLK clk[3]
                  --------
                    3.654   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_564_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.165 *L_R97C5.CLKOP to   R64C160B.CLK TDC/clk[0]
                  --------
                    3.605   (11.7% logic, 88.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Passed: The following path meets requirements by 0.108ns (weighted slack = 0.216ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[40].t[40]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[40]  (to TDC/clk[0] -)

   Delay:               2.380ns  (16.4% logic, 83.6% route), 2 logic levels.

 Constraint Details:

      2.380ns physical path delay TDC/DataInReg/SLICE_606 to TDC/DataInReg/SLICE_562 meets
      2.500ns delay constraint less
      0.045ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.488ns) by 0.108ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_606 to TDC/DataInReg/SLICE_562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R53C91A.CLK to     R53C91A.Q0 TDC/DataInReg/SLICE_606 (from clk[3])
ROUTE         3     1.990     R53C91A.Q0 to     R21C91B.B0 TDC/DataInReg/t[40]
CTOF_DEL    ---     0.147     R21C91B.B0 to     R21C91B.F0 TDC/DataInReg/SLICE_562
ROUTE         1     0.000     R21C91B.F0 to    R21C91B.DI0 TDC/DataInReg/Q_i_1_40_rep1 (to TDC/clk[0])
                  --------
                    2.380   (16.4% logic, 83.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_606:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.201 *_R106C5.CLKOS to    R53C91A.CLK clk[3]
                  --------
                    3.641   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.156 *L_R97C5.CLKOP to    R21C91B.CLK TDC/clk[0]
                  --------
                    3.596   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Passed: The following path meets requirements by 0.202ns (weighted slack = 0.404ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[34].t[34]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[34]  (to TDC/clk[0] -)

   Delay:               2.278ns  (17.1% logic, 82.9% route), 2 logic levels.

 Constraint Details:

      2.278ns physical path delay TDC/DataInReg/SLICE_600 to TDC/DataInReg/SLICE_559 meets
      2.500ns delay constraint less
      0.053ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.480ns) by 0.202ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_600 to TDC/DataInReg/SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R71C82C.CLK to     R71C82C.Q0 TDC/DataInReg/SLICE_600 (from clk[3])
ROUTE         3     1.888     R71C82C.Q0 to     R54C87C.A0 TDC/DataInReg/t[34]
CTOF_DEL    ---     0.147     R54C87C.A0 to     R54C87C.F0 TDC/DataInReg/SLICE_559
ROUTE         1     0.000     R54C87C.F0 to    R54C87C.DI0 TDC/DataInReg/Q_i_1_34_rep1 (to TDC/clk[0])
                  --------
                    2.278   (17.1% logic, 82.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.205 *_R106C5.CLKOS to    R71C82C.CLK clk[3]
                  --------
                    3.645   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_559:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.152 *L_R97C5.CLKOP to    R54C87C.CLK TDC/clk[0]
                  --------
                    3.592   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Passed: The following path meets requirements by 0.304ns (weighted slack = 0.608ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[1].t[1]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[1]  (to TDC/clk[0] -)

   Delay:               2.193ns  (17.8% logic, 82.2% route), 2 logic levels.

 Constraint Details:

      2.193ns physical path delay TDC/DataInReg/SLICE_567 to TDC/DataInReg/SLICE_542 meets
      2.500ns delay constraint less
      0.036ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.497ns) by 0.304ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_567 to TDC/DataInReg/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R62C86B.CLK to     R62C86B.Q0 TDC/DataInReg/SLICE_567 (from clk[3])
ROUTE         3     1.803     R62C86B.Q0 to     R62C50B.D1 TDC/DataInReg/t[1]
CTOF_DEL    ---     0.147     R62C50B.D1 to     R62C50B.F1 TDC/DataInReg/SLICE_542
ROUTE         1     0.000     R62C50B.F1 to    R62C50B.DI1 TDC/DataInReg/Q_i_1_1_rep1 (to TDC/clk[0])
                  --------
                    2.193   (17.8% logic, 82.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_567:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.201 *_R106C5.CLKOS to    R62C86B.CLK clk[3]
                  --------
                    3.641   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_542:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.165 *L_R97C5.CLKOP to    R62C50B.CLK TDC/clk[0]
                  --------
                    3.605   (11.7% logic, 88.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 


Passed: The following path meets requirements by 0.307ns (weighted slack = 0.614ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[19].t[19]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/rst[19]  (to TDC/clk[0] -)

   Delay:               2.177ns  (17.9% logic, 82.1% route), 2 logic levels.

 Constraint Details:

      2.177ns physical path delay TDC/DataInReg/SLICE_585 to TDC/DataInReg/SLICE_551 meets
      2.500ns delay constraint less
      0.049ns skew and
     -0.049ns feedback compensation and
      0.016ns DIN_SET requirement (totaling 2.484ns) by 0.307ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_585 to TDC/DataInReg/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R64C75B.CLK to     R64C75B.Q0 TDC/DataInReg/SLICE_585 (from clk[3])
ROUTE         3     1.787     R64C75B.Q0 to    R64C108A.A1 TDC/DataInReg/t[19]
CTOF_DEL    ---     0.147    R64C108A.A1 to    R64C108A.F1 TDC/DataInReg/SLICE_551
ROUTE         1     0.000    R64C108A.F1 to   R64C108A.DI1 TDC/DataInReg/Q_i_1_19_rep1 (to TDC/clk[0])
                  --------
                    2.177   (17.9% logic, 82.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/DataInReg/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     1.201 *_R106C5.CLKOS to    R64C75B.CLK clk[3]
                  --------
                    3.641   (11.6% logic, 88.4% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     1.332 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    1.332   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/DataInReg/SLICE_551:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.152 *L_R97C5.CLKOP to   R64C108A.CLK TDC/clk[0]
                  --------
                    3.592   (11.8% logic, 88.2% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     1.283 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    1.283   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

Warning: 177.117MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "TDC/CG/P2Clk/CLKOP" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "MCLK" 200.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 23.576ns (weighted slack = -47.152ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[0]  (to TestLED_c[4] -)

   Delay:              29.729ns  (2.3% logic, 97.7% route), 4 logic levels.

 Constraint Details:

     29.729ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9066 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 23.576ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9066:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.869     R12C72D.F0 to     R12C63C.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.729   (2.3% logic, 97.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_9066:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R12C63C.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 23.366ns (weighted slack = -46.732ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[1]  (to TestLED_c[4] -)

   Delay:              29.506ns  (2.3% logic, 97.7% route), 4 logic levels.

 Constraint Details:

     29.506ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1189 exceeds
      2.500ns delay constraint less
     -3.893ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.140ns) by 23.366ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.646     R12C72D.F0 to      R9C74C.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.506   (2.3% logic, 97.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_1189:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.355      R59C3A.F0 to     R9C74C.CLK TestLED_c[4]
                  --------
                    6.206   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 23.094ns (weighted slack = -46.188ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[13]  (to TestLED_c[4] -)
                   FF                        TDC/Tdc/fb31/ElectW/Q[12]

   Delay:              29.247ns  (2.3% logic, 97.7% route), 4 logic levels.

 Constraint Details:

     29.247ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9065 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 23.094ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9065:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.387     R12C72D.F0 to     R13C65B.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.247   (2.3% logic, 97.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_9065:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R13C65B.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.896ns (weighted slack = -45.792ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[9]  (to TestLED_c[4] -)
                   FF                        TDC/Tdc/fb31/ElectW/Q[8]

   Delay:              29.049ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     29.049ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9063 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.896ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9063:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.189     R12C72D.F0 to     R12C64B.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.049   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_9063:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R12C64B.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.891ns (weighted slack = -45.782ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[6]  (to TestLED_c[4] -)

   Delay:              29.044ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     29.044ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_990 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.891ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.184     R12C72D.F0 to     R13C69C.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.044   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_990:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R13C69C.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.885ns (weighted slack = -45.770ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[14]  (to TestLED_c[4] -)

   Delay:              29.038ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     29.038ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9068 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.885ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_9068:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.178     R12C72D.F0 to     R13C63B.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   29.038   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_9068:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R13C63B.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.751ns (weighted slack = -45.502ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[29]  (to TestLED_c[4] -)

   Delay:              28.904ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     28.904ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1079 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.751ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1079:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.044     R12C72D.F0 to      R8C72C.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   28.904   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_1079:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to     R8C72C.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.745ns (weighted slack = -45.490ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[24]  (to TestLED_c[4] -)
                   FF                        TDC/Tdc/fb31/ElectW/Q[23]

   Delay:              28.898ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     28.898ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_655 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.745ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_655:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     2.038     R12C72D.F0 to      R9C70C.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   28.898   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_655:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to     R9C70C.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.687ns (weighted slack = -45.374ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb31/ElectW/Q[5]  (to TestLED_c[4] -)

   Delay:              28.840ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     28.840ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1026 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.687ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb31/ElectW/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.551    R107C71D.F1 to     R12C72D.A0 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R12C72D.A0 to     R12C72D.F0 TDC/Tdc/fb31/ElectW/SLICE_17395
ROUTE        37     1.980     R12C72D.F0 to     R14C65B.CE TDC/Q1165 (to TestLED_c[4])
                  --------
                   28.840   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb31/ElectW/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R14C65B.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 


Error: The following path exceeds requirements by 22.686ns (weighted slack = -45.372ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/CT/Address[3]  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb15/ElectW/Q[12]  (to TestLED_c[4] -)

   Delay:              28.839ns  (2.4% logic, 97.6% route), 4 logic levels.

 Constraint Details:

     28.839ns physical path delay TDC/SLICE_387 to TDC/Tdc/fb15/ElectW/SLICE_971 exceeds
      2.500ns delay constraint less
     -3.906ns skew and
      0.000ns feedback compensation and
      0.253ns CE_SET requirement (totaling 6.153ns) by 22.686ns

 Physical Path Details:

      Data path TDC/SLICE_387 to TDC/Tdc/fb15/ElectW/SLICE_971:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R48C108C.CLK to    R48C108C.Q0 TDC/SLICE_387 (from clk[2])
ROUTE        62     8.150    R48C108C.Q0 to     R41C72D.A0 TDC/Address[3]
CTOF_DEL    ---     0.147     R41C72D.A0 to     R41C72D.F0 TDC/Tdc/fb14/Cf/SLICE_17555
ROUTE        41    10.475     R41C72D.F0 to    R107C71D.D1 TDC/Tdc/N_11855
CTOF_DEL    ---     0.147    R107C71D.D1 to    R107C71D.F1 TDC/Tdc/fb7/SLICE_16646
ROUTE        16     7.210    R107C71D.F1 to     R41C45D.B1 TDC/Tdc/Q301_5
CTOF_DEL    ---     0.147     R41C45D.B1 to     R41C45D.F1 TDC/Tdc/fb15/ElectW/SLICE_16620
ROUTE        32     2.320     R41C45D.F1 to     R35C44B.CE TDC/Q589 (to TestLED_c[4])
                  --------
                   28.839   (2.4% logic, 97.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/SLICE_387:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.107 *L_R79C5.CLKOP to   R48C108C.CLK clk[2]
                  --------
                    2.313   (18.3% logic, 81.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb15/ElectW/SLICE_971:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.783       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.116 *L_R79C5.CLKOP to     R59C3A.CLK clk[2]
REG_DEL     ---     0.243     R59C3A.CLK to      R59C3A.Q0 SLICE_14430
ROUTE         1     0.139      R59C3A.Q0 to      R59C3A.D0 wr
CTOF_DEL    ---     0.147      R59C3A.D0 to      R59C3A.F0 SLICE_14430
ROUTE       999     3.368      R59C3A.F0 to    R35C44B.CLK TestLED_c[4]
                  --------
                    6.219   (13.1% logic, 86.9% route), 4 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     1.234 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    1.234   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

Warning:  19.175MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MCLK_c" 50.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[3]" 25.000000 MHz ;  |   25.000 MHz|    4.497 MHz|   2 *
                                        |             |             |
FREQUENCY NET "clk[2]" 50.000000 MHz ;  |   50.000 MHz|    4.203 MHz|   9 *
                                        |             |             |
FREQUENCY NET "TDC/clk[1]" 200.000000   |             |             |
MHz ;                                   |  200.000 MHz|  342.700 MHz|   1  
                                        |             |             |
FREQUENCY NET "TDC/clk[0]" 200.000000   |             |             |
MHz ;                                   |  200.000 MHz|  177.117 MHz|   2 *
                                        |             |             |
FREQUENCY NET "TDC/CG/P2Clk/CLKOP"      |             |             |
25.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "MCLK" 200.000000 MHz ;  |  200.000 MHz|   19.175 MHz|   4 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
TDC/Address[3]                          |      62|    1065|     12.90%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 205 clocks:

Clock Domain: TDC/CG/P2Clk/CLKOP   Source: TDC/CG/P2Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: INP_c[10]   Source: INP[10].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[11]   Source: INP[11].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[12]   Source: INP[12].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[13]   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[14]   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[15]   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[16]   Source: INP[16].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[17]   Source: INP[17].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[18]   Source: INP[18].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[19]   Source: INP[19].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[1]   Source: INP[1].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[20]   Source: INP[20].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[21]   Source: INP[21].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[22]   Source: INP[22].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[23]   Source: INP[23].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[24]   Source: INP[24].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[25]   Source: INP[25].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[26]   Source: INP[26].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[27]   Source: INP[27].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[28]   Source: INP[28].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[29]   Source: INP[29].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[2]   Source: INP[2].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[30]   Source: INP[30].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[31]   Source: INP[31].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[32]   Source: INP[32].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[33]   Source: INP[33].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[34]   Source: INP[34].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[35]   Source: INP[35].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[36]   Source: INP[36].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[37]   Source: INP[37].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[38]   Source: INP[38].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[39]   Source: INP[39].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[3]   Source: INP[3].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[40]   Source: INP[40].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[41]   Source: INP[41].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[42]   Source: INP[42].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[43]   Source: INP[43].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[44]   Source: INP[44].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[45]   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[46]   Source: INP[46].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[47]   Source: INP[47].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[4]   Source: INP[4].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[5]   Source: INP[5].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[6]   Source: INP[6].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[7]   Source: INP[7].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[8]   Source: INP[8].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[9]   Source: INP[9].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[0]   Source: INP[0].PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: clk[3]   Source: TDC/CG/P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 48

Clock Domain: SClA.Q_i   Source: SLICE_380.Q0   Loads: 68
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: SDa   Source: SDaA/SLICE_383.Q0
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 34

Clock Domain: SDa   Source: SDaA/SLICE_383.Q0   Loads: 4
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0   Loads: 4451
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 40

Clock Domain: INP_c[10]   Source: INP[10].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[12]   Source: INP[12].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[13]   Source: INP[13].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[15]   Source: INP[15].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[16]   Source: INP[16].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[17]   Source: INP[17].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[18]   Source: INP[18].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[19]   Source: INP[19].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[1]   Source: INP[1].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[20]   Source: INP[20].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[21]   Source: INP[21].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[22]   Source: INP[22].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[23]   Source: INP[23].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[24]   Source: INP[24].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[25]   Source: INP[25].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[26]   Source: INP[26].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[27]   Source: INP[27].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[28]   Source: INP[28].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[29]   Source: INP[29].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[2]   Source: INP[2].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[30]   Source: INP[30].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[31]   Source: INP[31].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[32]   Source: INP[32].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[33]   Source: INP[33].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[34]   Source: INP[34].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[35]   Source: INP[35].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[36]   Source: INP[36].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[37]   Source: INP[37].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[38]   Source: INP[38].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[39]   Source: INP[39].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[3]   Source: INP[3].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[40]   Source: INP[40].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[41]   Source: INP[41].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[42]   Source: INP[42].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[43]   Source: INP[43].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[44]   Source: INP[44].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[45]   Source: INP[45].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[46]   Source: INP[46].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[47]   Source: INP[47].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[4]   Source: INP[4].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[5]   Source: INP[5].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[6]   Source: INP[6].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[7]   Source: INP[7].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[0]   Source: INP[0].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP   Loads: 6445
   Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 11

   Clock Domain: SClA.Q_i   Source: SLICE_380.Q0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 41

   Clock Domain: SDa   Source: SDaA/SLICE_383.Q0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 6272

Clock Domain: clk[3]   Source: TDC/CG/P2Clk/PLLInst_0.CLKOS   Loads: 69
   Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 9

   Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

Clock Domain: MCLK_c   Source: MCLK.PAD   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 8253  Score: 676609978
Cumulative negative slack: 676609978

Constraints cover 154229 paths, 106 nets, and 76602 connections (91.68% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.9.0.99.2
Wed May 31 10:13:47 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o TrigTDC_TrigTDC.twr -gui -msgset D:/bartz/Documents/Lattice/TrigTDC/promote.xml TrigTDC_TrigTDC.ncd TrigTDC_TrigTDC.prf 
Design file:     trigtdc_trigtdc.ncd
Preference file: trigtdc_trigtdc.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "MCLK_c" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk[3]" 25.000000 MHz ;
            675 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[4].t[4]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[4].t[4]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_570 to TDC/DataInReg/SLICE_570 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_570 to TDC/DataInReg/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C43C.CLK to     R67C43C.Q0 TDC/DataInReg/SLICE_570 (from clk[3])
ROUTE         3     0.071     R67C43C.Q0 to     R67C43C.C0 TDC/DataInReg/t[4]
CTOF_DEL    ---     0.058     R67C43C.C0 to     R67C43C.F0 TDC/DataInReg/SLICE_570
ROUTE         1     0.000     R67C43C.F0 to    R67C43C.DI0 TDC/DataInReg/N_60731_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R67C43C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R67C43C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[23].t[23]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[23].t[23]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_589 to TDC/DataInReg/SLICE_589 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_589 to TDC/DataInReg/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R73C59C.CLK to     R73C59C.Q0 TDC/DataInReg/SLICE_589 (from clk[3])
ROUTE         3     0.071     R73C59C.Q0 to     R73C59C.C0 TDC/DataInReg/t[23]
CTOF_DEL    ---     0.058     R73C59C.C0 to     R73C59C.F0 TDC/DataInReg/SLICE_589
ROUTE         1     0.000     R73C59C.F0 to    R73C59C.DI0 TDC/DataInReg/N_60750_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.540 *_R106C5.CLKOS to    R73C59C.CLK clk[3]
                  --------
                    0.540   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.540 *_R106C5.CLKOS to    R73C59C.CLK clk[3]
                  --------
                    0.540   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[30].t[30]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[30].t[30]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_596 to TDC/DataInReg/SLICE_596 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_596 to TDC/DataInReg/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R58C85C.CLK to     R58C85C.Q0 TDC/DataInReg/SLICE_596 (from clk[3])
ROUTE         3     0.071     R58C85C.Q0 to     R58C85C.C0 TDC/DataInReg/t[30]
CTOF_DEL    ---     0.058     R58C85C.C0 to     R58C85C.F0 TDC/DataInReg/SLICE_596
ROUTE         1     0.000     R58C85C.F0 to    R58C85C.DI0 TDC/DataInReg/N_60757_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.533 *_R106C5.CLKOS to    R58C85C.CLK clk[3]
                  --------
                    0.533   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_596:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.533 *_R106C5.CLKOS to    R58C85C.CLK clk[3]
                  --------
                    0.533   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[46].t[46]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[46].t[46]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_612 to TDC/DataInReg/SLICE_612 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_612 to TDC/DataInReg/SLICE_612:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R73C87C.CLK to     R73C87C.Q0 TDC/DataInReg/SLICE_612 (from clk[3])
ROUTE         3     0.071     R73C87C.Q0 to     R73C87C.C0 TDC/DataInReg/t[46]
CTOF_DEL    ---     0.058     R73C87C.C0 to     R73C87C.F0 TDC/DataInReg/SLICE_612
ROUTE         1     0.000     R73C87C.F0 to    R73C87C.DI0 TDC/DataInReg/N_60773_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R73C87C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R73C87C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[44].t[44]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[44].t[44]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_610 to TDC/DataInReg/SLICE_610 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_610 to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610 (from clk[3])
ROUTE         3     0.071    R67C128C.Q0 to    R67C128C.C0 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.058    R67C128C.C0 to    R67C128C.F0 TDC/DataInReg/SLICE_610
ROUTE         1     0.000    R67C128C.F0 to   R67C128C.DI0 TDC/DataInReg/N_60771_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_610:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[22].t[22]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[22].t[22]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_588 to TDC/DataInReg/SLICE_588 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_588 to TDC/DataInReg/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R67C57C.CLK to     R67C57C.Q0 TDC/DataInReg/SLICE_588 (from clk[3])
ROUTE         3     0.071     R67C57C.Q0 to     R67C57C.C0 TDC/DataInReg/t[22]
CTOF_DEL    ---     0.058     R67C57C.C0 to     R67C57C.F0 TDC/DataInReg/SLICE_588
ROUTE         1     0.000     R67C57C.F0 to    R67C57C.DI0 TDC/DataInReg/N_60749_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R67C57C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R67C57C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[24].t[24]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[24].t[24]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_590 to TDC/DataInReg/SLICE_590 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_590 to TDC/DataInReg/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R74C77C.CLK to     R74C77C.Q0 TDC/DataInReg/SLICE_590 (from clk[3])
ROUTE         3     0.071     R74C77C.Q0 to     R74C77C.C0 TDC/DataInReg/t[24]
CTOF_DEL    ---     0.058     R74C77C.C0 to     R74C77C.F0 TDC/DataInReg/SLICE_590
ROUTE         1     0.000     R74C77C.F0 to    R74C77C.DI0 TDC/DataInReg/N_60751_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R74C77C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_590:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R74C77C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[45].t[45]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[45].t[45]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_611 to TDC/DataInReg/SLICE_611 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_611 to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R64C116C.CLK to    R64C116C.Q0 TDC/DataInReg/SLICE_611 (from clk[3])
ROUTE         3     0.071    R64C116C.Q0 to    R64C116C.C0 TDC/DataInReg/t[45]
CTOF_DEL    ---     0.058    R64C116C.C0 to    R64C116C.F0 TDC/DataInReg/SLICE_611
ROUTE         1     0.000    R64C116C.F0 to   R64C116C.DI0 TDC/DataInReg/N_60772_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to   R64C116C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_611:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to   R64C116C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.236ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[34].t[34]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[34].t[34]  (to clk[3] +)

   Delay:               0.225ns  (68.4% logic, 31.6% route), 2 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/DataInReg/SLICE_600 to TDC/DataInReg/SLICE_600 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.236ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_600 to TDC/DataInReg/SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R71C82C.CLK to     R71C82C.Q0 TDC/DataInReg/SLICE_600 (from clk[3])
ROUTE         3     0.071     R71C82C.Q0 to     R71C82C.C0 TDC/DataInReg/t[34]
CTOF_DEL    ---     0.058     R71C82C.C0 to     R71C82C.F0 TDC/DataInReg/SLICE_600
ROUTE         1     0.000     R71C82C.F0 to    R71C82C.DI0 TDC/DataInReg/N_60761_0 (to clk[3])
                  --------
                    0.225   (68.4% logic, 31.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R71C82C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.534 *_R106C5.CLKOS to    R71C82C.CLK clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/DataInReg/genblk2[0].t[0]  (from clk[3] +)
   Destination:    FF         Data in        TDC/DataInReg/genblk2[0].t[0]  (to clk[3] +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay TDC/DataInReg/SLICE_566 to TDC/DataInReg/SLICE_566 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path TDC/DataInReg/SLICE_566 to TDC/DataInReg/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R62C50C.CLK to     R62C50C.Q0 TDC/DataInReg/SLICE_566 (from clk[3])
ROUTE         3     0.072     R62C50C.Q0 to     R62C50C.C0 TDC/DataInReg/t[0]
CTOF_DEL    ---     0.058     R62C50C.C0 to     R62C50C.F0 TDC/DataInReg/SLICE_566
ROUTE         1     0.000     R62C50C.F0 to    R62C50C.DI0 TDC/DataInReg/N_60727_0 (to clk[3])
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R62C50C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P2Clk/PLLInst_0 to TDC/DataInReg/SLICE_566:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        69     0.539 *_R106C5.CLKOS to    R62C50C.CLK clk[3]
                  --------
                    0.539   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk[2]" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/ts/rfif/FF_26  (from clk[2] -)
   Destination:    FF         Data in        TDC/ts/rfif/FF_14  (to clk[2] -)

   Delay:               0.189ns  (52.4% logic, 47.6% route), 1 logic levels.

 Constraint Details:

      0.189ns physical path delay TDC/ts/rfif/SLICE_14368 to TDC/ts/rfif/SLICE_14371 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.196ns

 Physical Path Details:

      Data path TDC/ts/rfif/SLICE_14368 to TDC/ts/rfif/SLICE_14371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R42C86B.CLK to     R42C86B.Q1 TDC/ts/rfif/SLICE_14368 (from clk[2])
ROUTE         1     0.090     R42C86B.Q1 to     R42C86C.M1 TDC/ts/rfif/r_gcount_w5 (to clk[2])
                  --------
                    0.189   (52.4% logic, 47.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/ts/rfif/SLICE_14368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C86B.CLK clk[2]
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/ts/rfif/SLICE_14371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C86C.CLK clk[2]
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/ts/rfif/FF_27  (from clk[2] -)
   Destination:    FF         Data in        TDC/ts/rfif/FF_15  (to clk[2] -)

   Delay:               0.189ns  (52.4% logic, 47.6% route), 1 logic levels.

 Constraint Details:

      0.189ns physical path delay TDC/ts/rfif/SLICE_14368 to TDC/ts/rfif/SLICE_14371 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.196ns

 Physical Path Details:

      Data path TDC/ts/rfif/SLICE_14368 to TDC/ts/rfif/SLICE_14371:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R42C86B.CLK to     R42C86B.Q0 TDC/ts/rfif/SLICE_14368 (from clk[2])
ROUTE         1     0.090     R42C86B.Q0 to     R42C86C.M0 TDC/ts/rfif/r_gcount_w4 (to clk[2])
                  --------
                    0.189   (52.4% logic, 47.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/ts/rfif/SLICE_14368:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C86B.CLK clk[2]
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/ts/rfif/SLICE_14371:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.489 *L_R79C5.CLKOP to    R42C86C.CLK clk[2]
                  --------
                    0.489   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb19/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb19/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb19/SLICE_6955 to TDC/Tdc/fb19/SLICE_6955 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb19/SLICE_6955 to TDC/Tdc/fb19/SLICE_6955:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R53C114B.CLK to    R53C114B.Q0 TDC/Tdc/fb19/SLICE_6955 (from clk[2])
ROUTE         4     0.042    R53C114B.Q0 to    R53C114B.D0 TDC/Tdc/fb19/switch
CTOF_DEL    ---     0.058    R53C114B.D0 to    R53C114B.F0 TDC/Tdc/fb19/SLICE_6955
ROUTE         1     0.000    R53C114B.F0 to   R53C114B.DI0 TDC/Tdc/fb19/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb19/SLICE_6955:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R53C114B.CLK clk[2]
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb19/SLICE_6955:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R53C114B.CLK clk[2]
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb14/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb14/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb14/SLICE_6182 to TDC/Tdc/fb14/SLICE_6182 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb14/SLICE_6182 to TDC/Tdc/fb14/SLICE_6182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R41C66A.CLK to     R41C66A.Q0 TDC/Tdc/fb14/SLICE_6182 (from clk[2])
ROUTE         4     0.042     R41C66A.Q0 to     R41C66A.D0 TDC/Tdc/fb14/switch
CTOF_DEL    ---     0.058     R41C66A.D0 to     R41C66A.F0 TDC/Tdc/fb14/SLICE_6182
ROUTE         1     0.000     R41C66A.F0 to    R41C66A.DI0 TDC/Tdc/fb14/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb14/SLICE_6182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R41C66A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb14/SLICE_6182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R41C66A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb22/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb22/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb22/SLICE_7565 to TDC/Tdc/fb22/SLICE_7565 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb22/SLICE_7565 to TDC/Tdc/fb22/SLICE_7565:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R96C68A.CLK to     R96C68A.Q0 TDC/Tdc/fb22/SLICE_7565 (from clk[2])
ROUTE         4     0.042     R96C68A.Q0 to     R96C68A.D0 TDC/Tdc/fb22/switch
CTOF_DEL    ---     0.058     R96C68A.D0 to     R96C68A.F0 TDC/Tdc/fb22/SLICE_7565
ROUTE         1     0.000     R96C68A.F0 to    R96C68A.DI0 TDC/Tdc/fb22/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb22/SLICE_7565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R96C68A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb22/SLICE_7565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R96C68A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb0/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb0/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb0/SLICE_5170 to TDC/Tdc/fb0/SLICE_5170 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb0/SLICE_5170 to TDC/Tdc/fb0/SLICE_5170:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C68A.CLK to     R44C68A.Q0 TDC/Tdc/fb0/SLICE_5170 (from clk[2])
ROUTE         4     0.042     R44C68A.Q0 to     R44C68A.D0 TDC/Tdc/fb0/switch
CTOF_DEL    ---     0.058     R44C68A.D0 to     R44C68A.F0 TDC/Tdc/fb0/SLICE_5170
ROUTE         1     0.000     R44C68A.F0 to    R44C68A.DI0 TDC/Tdc/fb0/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb0/SLICE_5170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R44C68A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb0/SLICE_5170:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R44C68A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb15/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb15/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb15/SLICE_6338 to TDC/Tdc/fb15/SLICE_6338 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb15/SLICE_6338 to TDC/Tdc/fb15/SLICE_6338:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R35C38B.CLK to     R35C38B.Q0 TDC/Tdc/fb15/SLICE_6338 (from clk[2])
ROUTE         4     0.042     R35C38B.Q0 to     R35C38B.D0 TDC/Tdc/fb15/switch
CTOF_DEL    ---     0.058     R35C38B.D0 to     R35C38B.F0 TDC/Tdc/fb15/SLICE_6338
ROUTE         1     0.000     R35C38B.F0 to    R35C38B.DI0 TDC/Tdc/fb15/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb15/SLICE_6338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R35C38B.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb15/SLICE_6338:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to    R35C38B.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb17/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb17/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb17/SLICE_6648 to TDC/Tdc/fb17/SLICE_6648 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb17/SLICE_6648 to TDC/Tdc/fb17/SLICE_6648:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R50C115B.CLK to    R50C115B.Q0 TDC/Tdc/fb17/SLICE_6648 (from clk[2])
ROUTE         4     0.042    R50C115B.Q0 to    R50C115B.D0 TDC/Tdc/fb17/switch
CTOF_DEL    ---     0.058    R50C115B.D0 to    R50C115B.F0 TDC/Tdc/fb17/SLICE_6648
ROUTE         1     0.000    R50C115B.F0 to   R50C115B.DI0 TDC/Tdc/fb17/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb17/SLICE_6648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R50C115B.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb17/SLICE_6648:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R50C115B.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb11/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb11/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb11/SLICE_5677 to TDC/Tdc/fb11/SLICE_5677 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb11/SLICE_5677 to TDC/Tdc/fb11/SLICE_5677:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R105C37A.CLK to    R105C37A.Q0 TDC/Tdc/fb11/SLICE_5677 (from clk[2])
ROUTE         4     0.042    R105C37A.Q0 to    R105C37A.D0 TDC/Tdc/fb11/switch
CTOF_DEL    ---     0.058    R105C37A.D0 to    R105C37A.F0 TDC/Tdc/fb11/SLICE_5677
ROUTE         1     0.000    R105C37A.F0 to   R105C37A.DI0 TDC/Tdc/fb11/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb11/SLICE_5677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R105C37A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb11/SLICE_5677:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.495 *L_R79C5.CLKOP to   R105C37A.CLK clk[2]
                  --------
                    0.495   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.207ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb16/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb16/switch  (to clk[2] +)

   Delay:               0.196ns  (78.6% logic, 21.4% route), 2 logic levels.

 Constraint Details:

      0.196ns physical path delay TDC/Tdc/fb16/SLICE_6493 to TDC/Tdc/fb16/SLICE_6493 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.207ns

 Physical Path Details:

      Data path TDC/Tdc/fb16/SLICE_6493 to TDC/Tdc/fb16/SLICE_6493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R62C145A.CLK to    R62C145A.Q0 TDC/Tdc/fb16/SLICE_6493 (from clk[2])
ROUTE         4     0.042    R62C145A.Q0 to    R62C145A.D0 TDC/Tdc/fb16/switch
CTOF_DEL    ---     0.058    R62C145A.D0 to    R62C145A.F0 TDC/Tdc/fb16/SLICE_6493
ROUTE         1     0.000    R62C145A.F0 to   R62C145A.DI0 TDC/Tdc/fb16/switch_i (to clk[2])
                  --------
                    0.196   (78.6% logic, 21.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb16/SLICE_6493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R62C145A.CLK clk[2]
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/PClk/PLLInst_0 to TDC/Tdc/fb16/SLICE_6493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.494 *L_R79C5.CLKOP to   R62C145A.CLK clk[2]
                  --------
                    0.494   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TDC/clk[1]" 200.000000 MHz ;
            768 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb18/Deg270/d5  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb18/Deg270/d6  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb18/Deg270/SLICE_6783 to TDC/Tdc/fb18/Deg270/SLICE_6784 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb18/Deg270/SLICE_6783 to TDC/Tdc/fb18/Deg270/SLICE_6784:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R55C134A.CLK to    R55C134A.Q1 TDC/Tdc/fb18/Deg270/SLICE_6783 (from TDC/clk[1])
ROUTE         2     0.092    R55C134A.Q1 to    R55C134B.M0 TDC/Tdc/fb18/c4[5] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb18/Deg270/SLICE_6783:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.519 *L_R97C5.CLKOS to   R55C134A.CLK TDC/clk[1]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb18/Deg270/SLICE_6784:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.519 *L_R97C5.CLKOS to   R55C134B.CLK TDC/clk[1]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb11/Deg270/d3  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb11/Deg270/d4  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb11/Deg270/SLICE_5658 to TDC/Tdc/fb11/Deg270/SLICE_5659 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb11/Deg270/SLICE_5658 to TDC/Tdc/fb11/Deg270/SLICE_5659:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R105C52C.CLK to    R105C52C.Q1 TDC/Tdc/fb11/Deg270/SLICE_5658 (from TDC/clk[1])
ROUTE         2     0.092    R105C52C.Q1 to    R105C52B.M0 TDC/Tdc/fb11/c4[3] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb11/Deg270/SLICE_5658:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R105C52C.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb11/Deg270/SLICE_5659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R105C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb12/Deg270/d3  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb12/Deg270/d4  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb12/Deg270/SLICE_5827 to TDC/Tdc/fb12/Deg270/SLICE_5828 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb12/Deg270/SLICE_5827 to TDC/Tdc/fb12/Deg270/SLICE_5828:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R28C52A.CLK to     R28C52A.Q1 TDC/Tdc/fb12/Deg270/SLICE_5827 (from TDC/clk[1])
ROUTE         2     0.092     R28C52A.Q1 to     R28C52B.M0 TDC/Tdc/fb12/c4[3] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb12/Deg270/SLICE_5827:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R28C52A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb12/Deg270/SLICE_5828:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R28C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb0/Deg270/d5  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb0/Deg270/d6  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb0/Deg270/SLICE_5152 to TDC/Tdc/fb0/Deg270/SLICE_5153 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb0/Deg270/SLICE_5152 to TDC/Tdc/fb0/Deg270/SLICE_5153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R46C52C.CLK to     R46C52C.Q1 TDC/Tdc/fb0/Deg270/SLICE_5152 (from TDC/clk[1])
ROUTE         2     0.092     R46C52C.Q1 to     R46C52B.M0 TDC/Tdc/fb0/c4[5] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg270/SLICE_5152:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R46C52C.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg270/SLICE_5153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R46C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb1/Deg270/d3  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb1/Deg270/d4  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb1/Deg270/SLICE_5307 to TDC/Tdc/fb1/Deg270/SLICE_5308 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb1/Deg270/SLICE_5307 to TDC/Tdc/fb1/Deg270/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R64C52A.CLK to     R64C52A.Q1 TDC/Tdc/fb1/Deg270/SLICE_5307 (from TDC/clk[1])
ROUTE         2     0.092     R64C52A.Q1 to     R64C52B.M0 TDC/Tdc/fb1/c4[3] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb1/Deg270/SLICE_5307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.519 *L_R97C5.CLKOS to    R64C52A.CLK TDC/clk[1]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb1/Deg270/SLICE_5308:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.519 *L_R97C5.CLKOS to    R64C52B.CLK TDC/clk[1]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb11/Deg270/d5  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb11/Deg270/d6  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb11/Deg270/SLICE_5659 to TDC/Tdc/fb11/Deg270/SLICE_5660 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb11/Deg270/SLICE_5659 to TDC/Tdc/fb11/Deg270/SLICE_5660:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R105C52B.CLK to    R105C52B.Q1 TDC/Tdc/fb11/Deg270/SLICE_5659 (from TDC/clk[1])
ROUTE         2     0.092    R105C52B.Q1 to    R105C52A.M0 TDC/Tdc/fb11/c4[5] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb11/Deg270/SLICE_5659:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R105C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb11/Deg270/SLICE_5660:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R105C52A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb14/Deg270/d3  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb14/Deg270/d4  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb14/Deg270/SLICE_6163 to TDC/Tdc/fb14/Deg270/SLICE_6164 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb14/Deg270/SLICE_6163 to TDC/Tdc/fb14/Deg270/SLICE_6164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R37C52B.CLK to     R37C52B.Q1 TDC/Tdc/fb14/Deg270/SLICE_6163 (from TDC/clk[1])
ROUTE         2     0.092     R37C52B.Q1 to     R37C52A.M0 TDC/Tdc/fb14/c4[3] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb14/Deg270/SLICE_6163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R37C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb14/Deg270/SLICE_6164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R37C52A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb15/Deg270/d5  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb15/Deg270/d6  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb15/Deg270/SLICE_6320 to TDC/Tdc/fb15/Deg270/SLICE_6321 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb15/Deg270/SLICE_6320 to TDC/Tdc/fb15/Deg270/SLICE_6321:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R42C52B.CLK to     R42C52B.Q1 TDC/Tdc/fb15/Deg270/SLICE_6320 (from TDC/clk[1])
ROUTE         2     0.092     R42C52B.Q1 to     R42C52A.M0 TDC/Tdc/fb15/c4[5] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb15/Deg270/SLICE_6320:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R42C52B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb15/Deg270/SLICE_6321:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to    R42C52A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb17/Deg270/d3  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb17/Deg270/d4  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb17/Deg270/SLICE_6629 to TDC/Tdc/fb17/Deg270/SLICE_6630 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb17/Deg270/SLICE_6629 to TDC/Tdc/fb17/Deg270/SLICE_6630:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R51C134A.CLK to    R51C134A.Q1 TDC/Tdc/fb17/Deg270/SLICE_6629 (from TDC/clk[1])
ROUTE         2     0.092    R51C134A.Q1 to    R51C134B.M0 TDC/Tdc/fb17/c4[3] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb17/Deg270/SLICE_6629:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R51C134A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb17/Deg270/SLICE_6630:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R51C134B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb10/Deg270/d5  (from TDC/clk[1] -)
   Destination:    FF         Data in        TDC/Tdc/fb10/Deg270/d6  (to TDC/clk[1] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb10/Deg270/SLICE_5485 to TDC/Tdc/fb10/Deg270/SLICE_5486 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb10/Deg270/SLICE_5485 to TDC/Tdc/fb10/Deg270/SLICE_5486:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R42C134B.CLK to    R42C134B.Q1 TDC/Tdc/fb10/Deg270/SLICE_5485 (from TDC/clk[1])
ROUTE         2     0.092    R42C134B.Q1 to    R42C134A.M0 TDC/Tdc/fb10/c4[5] (to TDC/clk[1])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb10/Deg270/SLICE_5485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R42C134B.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb10/Deg270/SLICE_5486:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       384     0.520 *L_R97C5.CLKOS to   R42C134A.CLK TDC/clk[1]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;
            768 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb24/Deg180/d5  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb24/Deg180/d6  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb24/Deg180/SLICE_7859 to TDC/Tdc/fb24/Deg180/SLICE_7860 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb24/Deg180/SLICE_7859 to TDC/Tdc/fb24/Deg180/SLICE_7860:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R73C49C.CLK to     R73C49C.Q1 TDC/Tdc/fb24/Deg180/SLICE_7859 (from TDC/clk[0])
ROUTE         2     0.092     R73C49C.Q1 to     R73C49A.M0 TDC/Tdc/fb24/c3[5] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb24/Deg180/SLICE_7859:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R73C49C.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb24/Deg180/SLICE_7860:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R73C49A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb1/Deg180/d3  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb1/Deg180/d4  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb1/Deg180/SLICE_5303 to TDC/Tdc/fb1/Deg180/SLICE_5304 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb1/Deg180/SLICE_5303 to TDC/Tdc/fb1/Deg180/SLICE_5304:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R64C49A.CLK to     R64C49A.Q1 TDC/Tdc/fb1/Deg180/SLICE_5303 (from TDC/clk[0])
ROUTE         2     0.092     R64C49A.Q1 to     R64C49B.M0 TDC/Tdc/fb1/c3[3] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb1/Deg180/SLICE_5303:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to    R64C49A.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb1/Deg180/SLICE_5304:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to    R64C49B.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb16/Deg180/d3  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb16/Deg180/d4  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb16/Deg180/SLICE_6470 to TDC/Tdc/fb16/Deg180/SLICE_6471 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb16/Deg180/SLICE_6470 to TDC/Tdc/fb16/Deg180/SLICE_6471:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R64C131B.CLK to    R64C131B.Q1 TDC/Tdc/fb16/Deg180/SLICE_6470 (from TDC/clk[0])
ROUTE         2     0.092    R64C131B.Q1 to    R64C131A.M0 TDC/Tdc/fb16/c3[3] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb16/Deg180/SLICE_6470:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to   R64C131B.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb16/Deg180/SLICE_6471:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to   R64C131A.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb19/Deg180/d5  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb19/Deg180/d6  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb19/Deg180/SLICE_6933 to TDC/Tdc/fb19/Deg180/SLICE_6934 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb19/Deg180/SLICE_6933 to TDC/Tdc/fb19/Deg180/SLICE_6934:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R60C131B.CLK to    R60C131B.Q1 TDC/Tdc/fb19/Deg180/SLICE_6933 (from TDC/clk[0])
ROUTE         2     0.092    R60C131B.Q1 to    R60C131A.M0 TDC/Tdc/fb19/c3[5] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb19/Deg180/SLICE_6933:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to   R60C131B.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb19/Deg180/SLICE_6934:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.519 *L_R97C5.CLKOP to   R60C131A.CLK TDC/clk[0]
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb20/Deg180/d5  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb20/Deg180/d6  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb20/Deg180/SLICE_7237 to TDC/Tdc/fb20/Deg180/SLICE_7238 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb20/Deg180/SLICE_7237 to TDC/Tdc/fb20/Deg180/SLICE_7238:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R46C131C.CLK to    R46C131C.Q1 TDC/Tdc/fb20/Deg180/SLICE_7237 (from TDC/clk[0])
ROUTE         2     0.092    R46C131C.Q1 to    R46C131A.M0 TDC/Tdc/fb20/c3[5] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb20/Deg180/SLICE_7237:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to   R46C131C.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb20/Deg180/SLICE_7238:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to   R46C131A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb23/Deg180/d3  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb23/Deg180/d4  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb23/Deg180/SLICE_7694 to TDC/Tdc/fb23/Deg180/SLICE_7695 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb23/Deg180/SLICE_7694 to TDC/Tdc/fb23/Deg180/SLICE_7695:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R82C49C.CLK to     R82C49C.Q1 TDC/Tdc/fb23/Deg180/SLICE_7694 (from TDC/clk[0])
ROUTE         2     0.092     R82C49C.Q1 to     R82C49A.M0 TDC/Tdc/fb23/c3[3] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb23/Deg180/SLICE_7694:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R82C49C.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb23/Deg180/SLICE_7695:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R82C49A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb13/Deg180/d3  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb13/Deg180/d4  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb13/Deg180/SLICE_5996 to TDC/Tdc/fb13/Deg180/SLICE_5997 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb13/Deg180/SLICE_5996 to TDC/Tdc/fb13/Deg180/SLICE_5997:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R33C49C.CLK to     R33C49C.Q1 TDC/Tdc/fb13/Deg180/SLICE_5996 (from TDC/clk[0])
ROUTE         2     0.092     R33C49C.Q1 to     R33C49A.M0 TDC/Tdc/fb13/c3[3] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb13/Deg180/SLICE_5996:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R33C49C.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb13/Deg180/SLICE_5997:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R33C49A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb10/Deg180/d1  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb10/Deg180/d2  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb10/Deg180/SLICE_5479 to TDC/Tdc/fb10/Deg180/SLICE_5480 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb10/Deg180/SLICE_5479 to TDC/Tdc/fb10/Deg180/SLICE_5480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099   R42C131B.CLK to    R42C131B.Q1 TDC/Tdc/fb10/Deg180/SLICE_5479 (from TDC/clk[0])
ROUTE         2     0.092    R42C131B.Q1 to    R42C131A.M0 TDC/Tdc/fb10/c3[1] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb10/Deg180/SLICE_5479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to   R42C131B.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb10/Deg180/SLICE_5480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to   R42C131A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb0/Deg180/d3  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb0/Deg180/d4  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb0/Deg180/SLICE_5147 to TDC/Tdc/fb0/Deg180/SLICE_5148 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb0/Deg180/SLICE_5147 to TDC/Tdc/fb0/Deg180/SLICE_5148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R46C49C.CLK to     R46C49C.Q1 TDC/Tdc/fb0/Deg180/SLICE_5147 (from TDC/clk[0])
ROUTE         2     0.092     R46C49C.Q1 to     R46C49A.M0 TDC/Tdc/fb0/c3[3] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg180/SLICE_5147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R46C49C.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb0/Deg180/SLICE_5148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R46C49A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb15/Deg180/d5  (from TDC/clk[0] -)
   Destination:    FF         Data in        TDC/Tdc/fb15/Deg180/d6  (to TDC/clk[0] -)

   Delay:               0.191ns  (51.8% logic, 48.2% route), 1 logic levels.

 Constraint Details:

      0.191ns physical path delay TDC/Tdc/fb15/Deg180/SLICE_6316 to TDC/Tdc/fb15/Deg180/SLICE_6317 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.198ns

 Physical Path Details:

      Data path TDC/Tdc/fb15/Deg180/SLICE_6316 to TDC/Tdc/fb15/Deg180/SLICE_6317:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.099    R42C49B.CLK to     R42C49B.Q1 TDC/Tdc/fb15/Deg180/SLICE_6316 (from TDC/clk[0])
ROUTE         2     0.092     R42C49B.Q1 to     R42C49A.M0 TDC/Tdc/fb15/c3[5] (to TDC/clk[0])
                  --------
                    0.191   (51.8% logic, 48.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb15/Deg180/SLICE_6316:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R42C49B.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path TDC/CG/P1Clk/PLLInst_0 to TDC/Tdc/fb15/Deg180/SLICE_6317:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       412     0.520 *L_R97C5.CLKOP to    R42C49A.CLK TDC/clk[0]
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "TDC/CG/P2Clk/CLKOP" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY PORT "MCLK" 200.000000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 4.257ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg90/d6  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[25]  (to TDC/DIn1[44] +)

   Delay:               0.225ns  (42.7% logic, 57.3% route), 1 logic levels.

 Constraint Details:

      0.225ns physical path delay TDC/Tdc/fb44/Deg90/SLICE_11377 to TDC/Tdc/fb44/SLICE_11343 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.257ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg90/SLICE_11377 to TDC/Tdc/fb44/SLICE_11343:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C133A.CLK to    R77C133A.Q0 TDC/Tdc/fb44/Deg90/SLICE_11377 (from TDC/clk[1])
ROUTE         2     0.129    R77C133A.Q0 to    R77C136B.M1 TDC/Tdc/fb44/c2[6] (to TDC/DIn1[44])
                  --------
                    0.225   (42.7% logic, 57.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg90/SLICE_11377:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOS TDC/CG/P1Clk/PLLInst_0
ROUTE       384     0.520 *L_R97C5.CLKOS to   R77C133A.CLK TDC/clk[1]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11343:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C136B.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg90/d5  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[21]  (to TDC/DIn1[44] +)

   Delay:               0.256ns  (37.5% logic, 62.5% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay TDC/Tdc/fb44/Deg90/SLICE_11376 to TDC/Tdc/fb44/SLICE_11351 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.226ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg90/SLICE_11376 to TDC/Tdc/fb44/SLICE_11351:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C133B.CLK to    R77C133B.Q1 TDC/Tdc/fb44/Deg90/SLICE_11376 (from TDC/clk[1])
ROUTE         2     0.160    R77C133B.Q1 to    R77C135B.M1 TDC/Tdc/fb44/c2[5] (to TDC/DIn1[44])
                  --------
                    0.256   (37.5% logic, 62.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg90/SLICE_11376:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOS TDC/CG/P1Clk/PLLInst_0
ROUTE       384     0.520 *L_R97C5.CLKOS to   R77C133B.CLK TDC/clk[1]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11351:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C135B.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.226ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg90/d4  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[17]  (to TDC/DIn1[44] +)

   Delay:               0.256ns  (37.5% logic, 62.5% route), 1 logic levels.

 Constraint Details:

      0.256ns physical path delay TDC/Tdc/fb44/Deg90/SLICE_11376 to TDC/Tdc/fb44/SLICE_11355 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.226ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg90/SLICE_11376 to TDC/Tdc/fb44/SLICE_11355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C133B.CLK to    R77C133B.Q0 TDC/Tdc/fb44/Deg90/SLICE_11376 (from TDC/clk[1])
ROUTE         2     0.160    R77C133B.Q0 to    R77C135A.M0 TDC/Tdc/fb44/c2[4] (to TDC/DIn1[44])
                  --------
                    0.256   (37.5% logic, 62.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg90/SLICE_11376:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOS TDC/CG/P1Clk/PLLInst_0
ROUTE       384     0.520 *L_R97C5.CLKOS to   R77C133B.CLK TDC/clk[1]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11355:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C135A.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.225ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg0/d4  (from TDC/clk[0] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[16]  (to TDC/DIn1[44] +)

   Delay:               0.257ns  (37.4% logic, 62.6% route), 1 logic levels.

 Constraint Details:

      0.257ns physical path delay TDC/Tdc/fb44/Deg0/SLICE_11372 to TDC/Tdc/fb44/SLICE_11354 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.225ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg0/SLICE_11372 to TDC/Tdc/fb44/SLICE_11354:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C132A.CLK to    R77C132A.Q0 TDC/Tdc/fb44/Deg0/SLICE_11372 (from TDC/clk[0])
ROUTE         2     0.161    R77C132A.Q0 to    R77C130B.M0 TDC/Tdc/fb44/c1[4] (to TDC/DIn1[44])
                  --------
                    0.257   (37.4% logic, 62.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg0/SLICE_11372:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.520 *L_R97C5.CLKOP to   R77C132A.CLK TDC/clk[0]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11354:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C130B.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.218ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/switch  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/vd2a  (to TDC/DIn1[44] +)

   Delay:               0.302ns  (51.0% logic, 49.0% route), 2 logic levels.

 Constraint Details:

      0.302ns physical path delay TDC/Tdc/fb44/SLICE_11402 to TDC/Tdc/fb44/SLICE_11405 exceeds
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
     -5.130ns skew less
      0.599ns feedback compensation requirement (totaling 4.520ns) by 4.218ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/SLICE_11402 to TDC/Tdc/fb44/SLICE_11405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R75C115A.CLK to    R75C115A.Q0 TDC/Tdc/fb44/SLICE_11402 (from clk[2])
ROUTE         4     0.148    R75C115A.Q0 to    R76C115C.C0 TDC/Tdc/fb44/switch
CTOF_DEL    ---     0.058    R76C115C.C0 to    R76C115C.F0 TDC/Tdc/fb44/SLICE_11405
ROUTE         1     0.000    R76C115C.F0 to   R76C115C.DI0 TDC/Tdc/fb44/N_66495_0 (to TDC/DIn1[44])
                  --------
                    0.302   (51.0% logic, 49.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/SLICE_11402:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R75C115A.CLK clk[2]
                  --------
                    1.115   (22.3% logic, 77.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11405:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R76C115C.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/vd1  (from clk[2] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/vd1a  (to TDC/DIn1[44] +)

   Delay:               0.230ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.230ns physical path delay TDC/Tdc/fb44/SLICE_11403 to TDC/Tdc/fb44/SLICE_11404 exceeds
     -0.105ns LSRREC_HLD and
      0.000ns delay constraint less
     -5.130ns skew less
      0.599ns feedback compensation requirement (totaling 4.426ns) by 4.196ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/SLICE_11403 to TDC/Tdc/fb44/SLICE_11404:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C115A.CLK to    R77C115A.Q0 TDC/Tdc/fb44/SLICE_11403 (from clk[2])
ROUTE         2     0.134    R77C115A.Q0 to   R77C114C.LSR TDC/Tdc/fb44/vd1 (to TDC/DIn1[44])
                  --------
                    0.230   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/SLICE_11403:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.495 *L_R79C5.CLKOP to   R77C115A.CLK clk[2]
                  --------
                    1.115   (22.3% logic, 77.7% route), 2 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11404:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C114C.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg0/d7  (from TDC/clk[0] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[28]  (to TDC/DIn1[44] +)

   Delay:               0.289ns  (33.2% logic, 66.8% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay TDC/Tdc/fb44/Deg0/SLICE_11373 to TDC/Tdc/fb44/SLICE_11366 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.193ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg0/SLICE_11373 to TDC/Tdc/fb44/SLICE_11366:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C132C.CLK to    R77C132C.Q1 TDC/Tdc/fb44/Deg0/SLICE_11373 (from TDC/clk[0])
ROUTE         1     0.193    R77C132C.Q1 to    R77C130C.M0 TDC/Tdc/fb44/c1[7] (to TDC/DIn1[44])
                  --------
                    0.289   (33.2% logic, 66.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg0/SLICE_11373:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.520 *L_R97C5.CLKOP to   R77C132C.CLK TDC/clk[0]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11366:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C130C.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg90/d2  (from TDC/clk[1] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[9]  (to TDC/DIn1[44] +)

   Delay:               0.291ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.291ns physical path delay TDC/Tdc/fb44/Deg90/SLICE_11375 to TDC/Tdc/fb44/SLICE_11347 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.191ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg90/SLICE_11375 to TDC/Tdc/fb44/SLICE_11347:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C133C.CLK to    R77C133C.Q0 TDC/Tdc/fb44/Deg90/SLICE_11375 (from TDC/clk[1])
ROUTE         2     0.195    R77C133C.Q0 to    R77C136C.M0 TDC/Tdc/fb44/c2[2] (to TDC/DIn1[44])
                  --------
                    0.291   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg90/SLICE_11375:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOS TDC/CG/P1Clk/PLLInst_0
ROUTE       384     0.520 *L_R97C5.CLKOS to   R77C133C.CLK TDC/clk[1]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOS attributes: PHASEADJ=0.0

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11347:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C136C.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg0/d3  (from TDC/clk[0] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[12]  (to TDC/DIn1[44] +)

   Delay:               0.291ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.291ns physical path delay TDC/Tdc/fb44/Deg0/SLICE_11371 to TDC/Tdc/fb44/SLICE_11342 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.191ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg0/SLICE_11371 to TDC/Tdc/fb44/SLICE_11342:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C132B.CLK to    R77C132B.Q1 TDC/Tdc/fb44/Deg0/SLICE_11371 (from TDC/clk[0])
ROUTE         2     0.195    R77C132B.Q1 to    R77C129B.M1 TDC/Tdc/fb44/c1[3] (to TDC/DIn1[44])
                  --------
                    0.291   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg0/SLICE_11371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.520 *L_R97C5.CLKOP to   R77C132B.CLK TDC/clk[0]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11342:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C129B.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 


Error: The following path exceeds requirements by 4.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TDC/Tdc/fb44/Deg0/d2  (from TDC/clk[0] +)
   Destination:    FF         Data in        TDC/Tdc/fb44/TimeLtch[8]  (to TDC/DIn1[44] +)

   Delay:               0.291ns  (33.0% logic, 67.0% route), 1 logic levels.

 Constraint Details:

      0.291ns physical path delay TDC/Tdc/fb44/Deg0/SLICE_11371 to TDC/Tdc/fb44/SLICE_11346 exceeds
     -0.049ns M_HLD and
      0.000ns delay constraint less
     -4.551ns skew less
      0.020ns feedback compensation requirement (totaling 4.482ns) by 4.191ns

 Physical Path Details:

      Data path TDC/Tdc/fb44/Deg0/SLICE_11371 to TDC/Tdc/fb44/SLICE_11346:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R77C132B.CLK to    R77C132B.Q0 TDC/Tdc/fb44/Deg0/SLICE_11371 (from TDC/clk[0])
ROUTE         2     0.195    R77C132B.Q0 to    R77C130A.M0 TDC/Tdc/fb44/c1[2] (to TDC/DIn1[44])
                  --------
                    0.291   (33.0% logic, 67.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path MCLK to TDC/Tdc/fb44/Deg0/SLICE_11371:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to PLL_R97C5.CLKI clk[2]
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.520 *L_R97C5.CLKOP to   R77C132B.CLK TDC/clk[0]
                  --------
                    1.694   (14.7% logic, 85.3% route), 3 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R97C5.CLKFB to *L_R97C5.CLKOP TDC/CG/P1Clk/PLLInst_0
ROUTE       412     0.579 *L_R97C5.CLKOP to *L_R97C5.CLKFB TDC/clk[0]
                  --------
                    0.579   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock Path MCLK to TDC/Tdc/fb44/SLICE_11346:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI MCLK
ROUTE         2     0.371       W1.PADDI to PLL_R79C5.CLKI MCLK_c
CLKI2OP_DE  ---     0.000 PLL_R79C5.CLKI to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R106C5.CLKI clk[2]
CLKI2OS_DE  ---     0.000 *L_R106C5.CLKI to *_R106C5.CLKOS TDC/CG/P2Clk/PLLInst_0
ROUTE        69     0.539 *_R106C5.CLKOS to   R67C128C.CLK clk[3]
REG_DEL     ---     0.106   R67C128C.CLK to    R67C128C.Q0 TDC/DataInReg/SLICE_610
ROUTE         3     1.358    R67C128C.Q0 to    R64C179C.D1 TDC/DataInReg/t[44]
CTOF_DEL    ---     0.069    R64C179C.D1 to    R64C179C.F1 TDC/DataInReg/SLICE_538
ROUTE        26     2.999    R64C179C.F1 to   R77C130A.CLK TDC/DIn1[44]
                  --------
                    6.245   (6.8% logic, 93.2% route), 5 logic levels.

PLL_R79C5.CLKOP attributes: 

PLL_R106C5.CLKOS attributes: PHASEADJ=0.0

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *L_R79C5.CLKFB to *L_R79C5.CLKOP TDC/CG/PClk/PLLInst_0
ROUTE       999     0.554 *L_R79C5.CLKOP to *L_R79C5.CLKFB clk[2]
                  --------
                    0.554   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R79C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2OP_D  ---     0.000 *_R106C5.CLKFB to *_R106C5.CLKOP TDC/CG/P2Clk/PLLInst_0
ROUTE         1     0.599 *_R106C5.CLKOP to *_R106C5.CLKFB TDC/CG/P2Clk/CLKOP
                  --------
                    0.599   (0.0% logic, 100.0% route), 1 logic levels.

PLL_R106C5.CLKOP attributes: 

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "MCLK_c" 50.000000 MHz ;  |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk[3]" 25.000000 MHz ;  |     0.000 ns|     0.236 ns|   2  
                                        |             |             |
FREQUENCY NET "clk[2]" 50.000000 MHz ;  |     0.000 ns|     0.196 ns|   1  
                                        |             |             |
FREQUENCY NET "TDC/clk[1]" 200.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.198 ns|   1  
                                        |             |             |
FREQUENCY NET "TDC/clk[0]" 200.000000   |             |             |
MHz ;                                   |     0.000 ns|     0.198 ns|   1  
                                        |             |             |
FREQUENCY NET "TDC/CG/P2Clk/CLKOP"      |             |             |
25.000000 MHz ;                         |            -|            -|   0  
                                        |             |             |
FREQUENCY PORT "MCLK" 200.000000 MHz ;  |            -|            -|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

No net is responsible for more than 10% of the timing errors.


Clock Domains Analysis
------------------------

Found 205 clocks:

Clock Domain: TDC/CG/P2Clk/CLKOP   Source: TDC/CG/P2Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1   Loads: 29
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1   Loads: 25
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1   Loads: 30
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1   Loads: 26
   No transfer within this clock domain is found

Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 3

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: INP_c[10]   Source: INP[10].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[11]   Source: INP[11].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[12]   Source: INP[12].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[13]   Source: INP[13].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[14]   Source: INP[14].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[15]   Source: INP[15].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[16]   Source: INP[16].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[17]   Source: INP[17].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[18]   Source: INP[18].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[19]   Source: INP[19].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[1]   Source: INP[1].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[20]   Source: INP[20].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[21]   Source: INP[21].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[22]   Source: INP[22].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[23]   Source: INP[23].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[24]   Source: INP[24].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[25]   Source: INP[25].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[26]   Source: INP[26].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[27]   Source: INP[27].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[28]   Source: INP[28].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[29]   Source: INP[29].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[2]   Source: INP[2].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[30]   Source: INP[30].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[31]   Source: INP[31].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[32]   Source: INP[32].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[33]   Source: INP[33].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[34]   Source: INP[34].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[35]   Source: INP[35].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[36]   Source: INP[36].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[37]   Source: INP[37].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[38]   Source: INP[38].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[39]   Source: INP[39].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[3]   Source: INP[3].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[40]   Source: INP[40].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[41]   Source: INP[41].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[42]   Source: INP[42].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[43]   Source: INP[43].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[44]   Source: INP[44].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[45]   Source: INP[45].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[46]   Source: INP[46].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[47]   Source: INP[47].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[4]   Source: INP[4].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[5]   Source: INP[5].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[6]   Source: INP[6].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[7]   Source: INP[7].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[8]   Source: INP[8].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[9]   Source: INP[9].PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: INP_c[0]   Source: INP[0].PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP   Loads: 412
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

Clock Domain: TDC/clk[1]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOS   Loads: 384
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 1

   Clock Domain: clk[3]   Source: TDC/CG/P2Clk/PLLInst_0.CLKOS
      Covered under: FREQUENCY NET "TDC/clk[0]" 200.000000 MHz ;   Transfers: 48

Clock Domain: SClA.Q_i   Source: SLICE_380.Q0   Loads: 68
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: SDa   Source: SDaA/SLICE_383.Q0
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 34

Clock Domain: SDa   Source: SDaA/SLICE_383.Q0   Loads: 4
   Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;

   Data transfers from:
   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 2

Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0   Loads: 4451
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP
      Covered under: FREQUENCY PORT "MCLK" 200.000000 MHz ;   Transfers: 40

Clock Domain: INP_c[10]   Source: INP[10].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[11]   Source: INP[11].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[12]   Source: INP[12].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[13]   Source: INP[13].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[14]   Source: INP[14].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[15]   Source: INP[15].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[16]   Source: INP[16].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[17]   Source: INP[17].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[18]   Source: INP[18].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[19]   Source: INP[19].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[1]   Source: INP[1].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[20]   Source: INP[20].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[21]   Source: INP[21].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[22]   Source: INP[22].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[23]   Source: INP[23].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[24]   Source: INP[24].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[25]   Source: INP[25].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[26]   Source: INP[26].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[27]   Source: INP[27].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[28]   Source: INP[28].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[29]   Source: INP[29].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[2]   Source: INP[2].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[30]   Source: INP[30].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[31]   Source: INP[31].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[32]   Source: INP[32].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[33]   Source: INP[33].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[34]   Source: INP[34].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[35]   Source: INP[35].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[36]   Source: INP[36].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[37]   Source: INP[37].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[38]   Source: INP[38].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[39]   Source: INP[39].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[3]   Source: INP[3].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[40]   Source: INP[40].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[41]   Source: INP[41].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[42]   Source: INP[42].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[43]   Source: INP[43].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[44]   Source: INP[44].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[45]   Source: INP[45].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[46]   Source: INP[46].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[47]   Source: INP[47].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[4]   Source: INP[4].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[5]   Source: INP[5].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[6]   Source: INP[6].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[7]   Source: INP[7].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[8]   Source: INP[8].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[9]   Source: INP[9].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: INP_c[0]   Source: INP[0].PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk[2]   Source: TDC/CG/PClk/PLLInst_0.CLKOP   Loads: 6445
   Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[10]   Source: TDC/DataInReg/SLICE_504.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[11]   Source: TDC/DataInReg/SLICE_505.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[12]   Source: TDC/DataInReg/SLICE_506.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[13]   Source: TDC/DataInReg/SLICE_507.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[14]   Source: TDC/DataInReg/SLICE_508.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[15]   Source: TDC/DataInReg/SLICE_509.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[16]   Source: TDC/DataInReg/SLICE_510.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[17]   Source: TDC/DataInReg/SLICE_511.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[19]   Source: TDC/DataInReg/SLICE_513.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[2]   Source: TDC/DataInReg/SLICE_496.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[21]   Source: TDC/DataInReg/SLICE_515.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[22]   Source: TDC/DataInReg/SLICE_516.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[23]   Source: TDC/DataInReg/SLICE_517.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[24]   Source: TDC/DataInReg/SLICE_518.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[25]   Source: TDC/DataInReg/SLICE_519.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[26]   Source: TDC/DataInReg/SLICE_520.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[27]   Source: TDC/DataInReg/SLICE_521.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[28]   Source: TDC/DataInReg/SLICE_522.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[29]   Source: TDC/DataInReg/SLICE_523.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[3]   Source: TDC/DataInReg/SLICE_497.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[30]   Source: TDC/DataInReg/SLICE_524.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[31]   Source: TDC/DataInReg/SLICE_525.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[32]   Source: TDC/DataInReg/SLICE_526.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[34]   Source: TDC/DataInReg/SLICE_528.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[35]   Source: TDC/DataInReg/SLICE_529.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[36]   Source: TDC/DataInReg/SLICE_530.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[38]   Source: TDC/DataInReg/SLICE_532.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[41]   Source: TDC/DataInReg/SLICE_535.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[42]   Source: TDC/DataInReg/SLICE_536.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[43]   Source: TDC/DataInReg/SLICE_537.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[44]   Source: TDC/DataInReg/SLICE_538.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[47]   Source: TDC/DataInReg/SLICE_541.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[5]   Source: TDC/DataInReg/SLICE_499.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[6]   Source: TDC/DataInReg/SLICE_500.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[7]   Source: TDC/DataInReg/SLICE_501.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[8]   Source: TDC/DataInReg/SLICE_502.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[18]   Source: TDC/DataInReg/SLICE_512.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[20]   Source: TDC/DataInReg/SLICE_514.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[33]   Source: TDC/DataInReg/SLICE_527.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[39]   Source: TDC/DataInReg/SLICE_533.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[9]   Source: TDC/DataInReg/SLICE_503.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[1]   Source: TDC/DataInReg/SLICE_495.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[0]   Source: TDC/DataInReg/SLICE_494.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[37]   Source: TDC/DataInReg/SLICE_531.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[4]   Source: TDC/DataInReg/SLICE_498.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[45]   Source: TDC/DataInReg/SLICE_539.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[40]   Source: TDC/DataInReg/SLICE_534.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/DIn1[46]   Source: TDC/DataInReg/SLICE_540.F1
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 11

   Clock Domain: SClA.Q_i   Source: SLICE_380.Q0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 41

   Clock Domain: SDa   Source: SDaA/SLICE_383.Q0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 1

   Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0
      Covered under: FREQUENCY NET "clk[2]" 50.000000 MHz ;   Transfers: 6272

Clock Domain: clk[3]   Source: TDC/CG/P2Clk/PLLInst_0.CLKOS   Loads: 69
   Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;

   Data transfers from:
   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 2

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

   Clock Domain: TDC/clk[0]   Source: TDC/CG/P1Clk/PLLInst_0.CLKOP
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 9

   Clock Domain: TestLED_c[4]   Source: SLICE_14430.F0
      Covered under: FREQUENCY NET "clk[3]" 25.000000 MHz ;   Transfers: 1

Clock Domain: MCLK_c   Source: MCLK.PAD   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 4096  Score: 5497277
Cumulative negative slack: 5497277

Constraints cover 154229 paths, 106 nets, and 76602 connections (91.68% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 8253 (setup), 4096 (hold)
Score: 676609978 (setup), 5497277 (hold)
Cumulative negative slack: 682107255 (676609978+5497277)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

