// Seed: 4241727877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    access
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_13;
  assign id_7 = id_5;
  supply0 module_0 = 1 ? 1 : id_4;
  wire id_14;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri id_4,
    input logic id_5,
    output supply0 id_6,
    input tri id_7,
    input supply0 id_8,
    output supply1 id_9,
    output wor id_10,
    input wire id_11
    , id_18,
    output tri0 id_12,
    output tri1 id_13,
    input supply1 id_14,
    output logic id_15,
    output tri id_16
);
  always id_15 = @(1'b0) id_5;
  module_0(
      id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18, id_18
  );
endmodule
