// Seed: 4125631477
module module_0;
  assign id_1 = id_1;
  assign id_1 = id_1;
  always @(id_1[1]) force id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input tri1 id_1,
    output wor id_2,
    output wor id_3,
    input tri0 id_4,
    input wor id_5,
    input uwire id_6,
    output uwire id_7,
    output supply0 id_8,
    input wand id_9
    , id_17,
    input tri0 id_10,
    output wor id_11,
    input tri0 id_12,
    input uwire id_13,
    output tri id_14,
    output tri0 id_15
);
  assign id_17 = id_4 > ~1;
  module_0 modCall_1 ();
endmodule
