{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739442436974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739442436975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 13 13:27:16 2025 " "Processing started: Thu Feb 13 13:27:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739442436975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1739442436975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FrThisTime -c FrThisTime --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off FrThisTime -c FrThisTime --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1739442436975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1739442437348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/SignExtender.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReservationStation_Arithmetic.v(90) " "Verilog HDL information at ReservationStation_Arithmetic.v(90): always construct contains both blocking and non-blocking assignments" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 90 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1739442443657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reservationstation_arithmetic.v 1 1 " "Found 1 design units, including 1 entities, in source file reservationstation_arithmetic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReservationStation_Arithmetic " "Found entity 1: ReservationStation_Arithmetic" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443658 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "registerFile.v(26) " "Verilog HDL information at registerFile.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/registerFile.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1739442443659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/registerFile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rat.v 1 1 " "Found 1 design units, including 1 entities, in source file rat.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAT " "Found entity 1: RAT" {  } { { "RAT.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/RAT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.v 1 1 " "Found 1 design units, including 1 entities, in source file rob.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROB " "Found entity 1: ROB" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/instructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(169) " "Verilog HDL warning at processor.v(169): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 169 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1739442443672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(183) " "Verilog HDL warning at processor.v(183): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1739442443672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(197) " "Verilog HDL warning at processor.v(197): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1739442443672 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(211) " "Verilog HDL warning at processor.v(211): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 211 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1739442443673 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc processor.v(1) " "Verilog HDL Declaration information at processor.v(1): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1739442443673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file priority_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/priority_encoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jaddress2 processor.v(65) " "Verilog HDL Implicit Net warning at processor.v(65): created implicit net for \"jaddress2\"" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1739442443675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1739442443723 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.v(12) " "Verilog HDL warning at testbench.v(12): ignoring unsupported system task" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/testbench.v" 12 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1739442443724 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.v(15) " "Verilog HDL warning at testbench.v(15): assignments to clk create a combinational loop" {  } { { "testbench.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/testbench.v" 15 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1739442443724 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:uut " "Elaborating entity \"processor\" for hierarchy \"processor:uut\"" {  } { { "testbench.v" "uut" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/testbench.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443724 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jaddress2 processor.v(65) " "Verilog HDL or VHDL warning at processor.v(65): object \"jaddress2\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443725 "|testbench|processor:uut"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jaddress processor.v(5) " "Verilog HDL or VHDL warning at processor.v(5): object \"jaddress\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443725 "|testbench|processor:uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 processor.v(65) " "Verilog HDL assignment warning at processor.v(65): truncated value with size 10 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1739442443727 "|testbench|processor:uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter processor:uut\|programCounter:pc " "Elaborating entity \"programCounter\" for hierarchy \"processor:uut\|programCounter:pc\"" {  } { { "processor.v" "pc" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory processor:uut\|instructionMemory:IM " "Elaborating entity \"instructionMemory\" for hierarchy \"processor:uut\|instructionMemory:IM\"" {  } { { "processor.v" "IM" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "altsyncram_component" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/instructionMemory.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\"" {  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/instructionMemory.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructionMemoryInitializationFile.mif " "Parameter \"init_file\" = \"instructionMemoryInitializationFile.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443819 ""}  } { { "instructionMemory.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/instructionMemory.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1739442443819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7o72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7o72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7o72 " "Found entity 1: altsyncram_7o72" {  } { { "db/altsyncram_7o72.tdf" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/db/altsyncram_7o72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739442443865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1739442443865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7o72 processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_7o72:auto_generated " "Elaborating entity \"altsyncram_7o72\" for hierarchy \"processor:uut\|instructionMemory:IM\|altsyncram:altsyncram_component\|altsyncram_7o72:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit processor:uut\|controlUnit:CU1 " "Elaborating entity \"controlUnit\" for hierarchy \"processor:uut\|controlUnit:CU1\"" {  } { { "processor.v" "CU1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender processor:uut\|SignExtender:se1 " "Elaborating entity \"SignExtender\" for hierarchy \"processor:uut\|SignExtender:se1\"" {  } { { "processor.v" "se1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile processor:uut\|registerFile:rf " "Elaborating entity \"registerFile\" for hierarchy \"processor:uut\|registerFile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAT processor:uut\|RAT:rat " "Elaborating entity \"RAT\" for hierarchy \"processor:uut\|RAT:rat\"" {  } { { "processor.v" "rat" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROB processor:uut\|ROB:rob " "Elaborating entity \"ROB\" for hierarchy \"processor:uut\|ROB:rob\"" {  } { { "processor.v" "rob" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443935 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ghr_C1 ROB.v(10) " "Output port \"ghr_C1\" at ROB.v(10) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ghr_C2 ROB.v(10) " "Output port \"ghr_C2\" at ROB.v(10) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "next_addr_C1 ROB.v(11) " "Output port \"next_addr_C1\" at ROB.v(11) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "next_addr_C2 ROB.v(11) " "Output port \"next_addr_C2\" at ROB.v(11) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b_addr_C1 ROB.v(12) " "Output port \"b_addr_C1\" at ROB.v(12) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b_addr_C2 ROB.v(12) " "Output port \"b_addr_C2\" at ROB.v(12) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "update_signal_C1 ROB.v(9) " "Output port \"update_signal_C1\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "update_signal_C2 ROB.v(9) " "Output port \"update_signal_C2\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "prediction_C1 ROB.v(9) " "Output port \"prediction_C1\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443962 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "prediction_C2 ROB.v(9) " "Output port \"prediction_C2\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443963 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "actual_outcome_C1 ROB.v(9) " "Output port \"actual_outcome_C1\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443963 "|testbench|processor:uut|ROB:rob"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "actual_outcome_C2 ROB.v(9) " "Output port \"actual_outcome_C2\" at ROB.v(9) has no driver" {  } { { "ROB.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ROB.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1739442443963 "|testbench|processor:uut|ROB:rob"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ReservationStation_Arithmetic processor:uut\|ReservationStation_Arithmetic:RS_arith " "Elaborating entity \"ReservationStation_Arithmetic\" for hierarchy \"processor:uut\|ReservationStation_Arithmetic:RS_arith\"" {  } { { "processor.v" "RS_arith" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442443964 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue1 ReservationStation_Arithmetic.v(37) " "Verilog HDL or VHDL warning at ReservationStation_Arithmetic.v(37): object \"issue1\" assigned a value but never read" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443965 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "issue2 ReservationStation_Arithmetic.v(37) " "Verilog HDL or VHDL warning at ReservationStation_Arithmetic.v(37): object \"issue2\" assigned a value but never read" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443965 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i1 ReservationStation_Arithmetic.v(96) " "Verilog HDL or VHDL warning at ReservationStation_Arithmetic.v(96): object \"i1\" assigned a value but never read" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443965 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2 ReservationStation_Arithmetic.v(96) " "Verilog HDL or VHDL warning at ReservationStation_Arithmetic.v(96): object \"i2\" assigned a value but never read" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1739442443965 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ReservationStation_Arithmetic.v(199) " "Verilog HDL assignment warning at ReservationStation_Arithmetic.v(199): truncated value with size 32 to match size of target (3)" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1739442443977 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 ReservationStation_Arithmetic.v(202) " "Verilog HDL assignment warning at ReservationStation_Arithmetic.v(202): truncated value with size 32 to match size of target (3)" {  } { { "ReservationStation_Arithmetic.v" "" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1739442443978 "|testbench|processor:uut|ReservationStation_Arithmetic:RS_arith"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_encoder processor:uut\|ReservationStation_Arithmetic:RS_arith\|priority_encoder:pe1 " "Elaborating entity \"priority_encoder\" for hierarchy \"processor:uut\|ReservationStation_Arithmetic:RS_arith\|priority_encoder:pe1\"" {  } { { "ReservationStation_Arithmetic.v" "pe1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/ReservationStation_Arithmetic.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442444136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor:uut\|ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"processor:uut\|ALU:alu1\"" {  } { { "processor.v" "alu1" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/processor.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1739442444138 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.v" "clk" { Text "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/testbench.v" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1739442444407 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1739442444407 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1739442444657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/output_files/FrThisTime.map.smsg " "Generated suppressed messages file C:/Users/firas/Developement/josdc/josdc/Innovation Phase/OO attempt 3/output_files/FrThisTime.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1739442444695 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739442444709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 13 13:27:24 2025 " "Processing ended: Thu Feb 13 13:27:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739442444709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739442444709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739442444709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1739442444709 ""}
