# Test circuit that shows the DOT-OR behavior.
# The output of the TFC will be high if either of the -S RESET A/B
# signals goes low.

part: 2128940
ec: 404750C
title: UNIT TEST PAGE
num: 00.00.00.00
pdf: 00

blocks:
# CEYB (emitter follower) 
# Output G
  - gate: 01BA
    loc: 2H17
    typ: CEYB
    cir: 01
    coo: 4B
    inp:
      B: [ "-S RESET A" ]
# CEYB (emitter follower) 
# Output P
  - gate: 01BA
    loc: 2H17
    typ: CEYB
    cir: 02
    coo: 4C
    inp:
      C: [ "-S RESET B" ]
# Simple inverter.  Output pin is D which we expect to be the OR of the two CEYBs
  - gate: 01BA
    loc: 2H18
    typ: TFC
    cir: 01
    coo: 4C
    inp:
      P: [ 4B.G, 4C.P ]
