Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Oct 28 10:01:24 2016
| Host         : ECE400-F6N3KB2 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mx_rcvr_control_sets_placed.rpt
| Design       : mx_rcvr
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              26 |           11 |
| Yes          | No                    | No                     |              29 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             382 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------+-------------------------------------------------+------------------+----------------+
|  Clock Signal  |         Enable Signal         |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+----------------+-------------------------------+-------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | U_FSM/U_DATA/ferr_reg         | reset_IBUF                                      |                1 |              1 |
|  clk_IBUF_BUFG |                               | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              4 |
|  clk_IBUF_BUFG |                               |                                                 |                3 |              5 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/update_final_time | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/update_max_time   | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/update_min_time   | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              6 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/q_reg[5][0]       | U_FSM/U_DETECT/SR[0]                            |                2 |              6 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/update_max_corr   | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                3 |              7 |
|  clk_IBUF_BUFG | U_FSM/U_PLL/update_min_corr   | U_FSM/U_DETECT/FSM_sequential_state_reg[0]_0[0] |                2 |              7 |
|  clk_IBUF_BUFG | U_SLOW_SAMPLE/sample_slow     | U_FSM/U_DETECT/q_reg[0][0]                      |                2 |              7 |
|  clk_IBUF_BUFG | U_FSM/U_DATA/buffer_reg[7]    | U_FSM/U_DATA/buffer_reg[0]                      |                1 |              8 |
|  clk_IBUF_BUFG | U_FSM/U_DATA/E[0]             | U_FSM/U_DATA/data_reg[0][0]                     |                2 |              8 |
|  clk_IBUF_BUFG | U_SAMPLE/E[0]                 |                                                 |                7 |             14 |
|  clk_IBUF_BUFG | U_SLOW_SAMPLE/sample_slow     |                                                 |                5 |             15 |
|  clk_IBUF_BUFG |                               | reset_IBUF                                      |                8 |             22 |
|  clk_IBUF_BUFG | U_SAMPLE/E[0]                 | reset_IBUF                                      |               22 |             64 |
|  clk_IBUF_BUFG | U_SLOW_SAMPLE/sample_slow     | reset_IBUF                                      |               85 |            256 |
+----------------+-------------------------------+-------------------------------------------------+------------------+----------------+


