verilog xil_defaultlib --include "../../../../project_6final.gen/sources_1/bd/mb_block/ipshared/ec67/hdl" --include "../../../../project_6final.gen/sources_1/bd/mb_block/ipshared/7698" \
"../../../bd/mb_block/ip/mb_block_lmb_bram_0/sim/mb_block_lmb_bram_0.v" \
"../../../bd/mb_block/ip/mb_block_xbar_0/sim/mb_block_xbar_0.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/mb_block/ip/mb_block_clk_wiz_1_0/mb_block_clk_wiz_1_0.v" \
"../../../bd/mb_block/ip/mb_block_xlconcat_0_0/sim/mb_block_xlconcat_0_0.v" \
"../../../bd/mb_block/sim/mb_block.v" \

verilog xil_defaultlib "glbl.v"

nosort
