{
  "namespaces": {
    "global": {
      "modules": {
        "DesignTop": {
          "connections": [
            [
              "self.in.0",
              "lb_padded_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "self.in.0",
              "lb_padded_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "self.in.0",
              "add_928_930.in1"
            ],
            [
              "self.in.0",
              "add_831_833.in1"
            ],
            [
              "ult_1126_1111.out",
              "and_1127_1128.in0"
            ],
            [
              "ult_1126_1111.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_1.out"
            ],
            [
              "ult_1126_1111.in0",
              "smax_1124_1125.out"
            ],
            [
              "ult_1104_1089.out",
              "and_1105_1106.in0"
            ],
            [
              "ult_1104_1089.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_2.out"
            ],
            [
              "ult_1104_1089.in0",
              "smax_1102_1103.out"
            ],
            [
              "ule100_1111.out",
              "and_1127_1128.in1"
            ],
            [
              "ule100_1111.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_1.out"
            ],
            [
              "ule100_1111.in0",
              "const100_$1.out"
            ],
            [
              "ule100_1089.out",
              "and_1105_1106.in1"
            ],
            [
              "ule100_1089.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_2.out"
            ],
            [
              "ule100_1089.in0",
              "const100_.out"
            ],
            [
              "sub_931_933.out",
              "mul_941_943.in1"
            ],
            [
              "sub_931_933.out",
              "mul_1003_1003.in1"
            ],
            [
              "sub_931_933.out",
              "mul_1003_1003.in0"
            ],
            [
              "sub_931_933.in1",
              "lb_padded_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "sub_931_933.in0",
              "add_928_930.out"
            ],
            [
              "sub_924_927.out",
              "add_928_930.in0"
            ],
            [
              "sub_924_927.in1",
              "mul_926_922.out"
            ],
            [
              "sub_924_927.in0",
              "add_919_923.out"
            ],
            [
              "sub_916_918.out",
              "add_919_923.in0"
            ],
            [
              "sub_916_918.in1",
              "lb_padded_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "sub_916_918.in0",
              "lb_padded_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "sub_911_913.out",
              "mul_936_938.in1"
            ],
            [
              "sub_911_913.out",
              "mul_1000_1000.in1"
            ],
            [
              "sub_911_913.out",
              "mul_1000_1000.in0"
            ],
            [
              "sub_911_913.in1",
              "lb_padded_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "sub_911_913.in0",
              "add_908_910.out"
            ],
            [
              "sub_904_907.out",
              "add_908_910.in0"
            ],
            [
              "sub_904_907.in1",
              "mul_906_902.out"
            ],
            [
              "sub_904_907.in0",
              "add_899_903.out"
            ],
            [
              "sub_896_898.out",
              "add_899_903.in0"
            ],
            [
              "sub_896_898.in1",
              "lb_padded_2_stencil_update_stream$reg_2_3.out"
            ],
            [
              "sub_896_898.in0",
              "lb_padded_2_stencil_update_stream$reg_0_3.out"
            ],
            [
              "sub_828_830.out",
              "add_831_833.in0"
            ],
            [
              "sub_828_830.in1",
              "lb_padded_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "sub_828_830.in0",
              "add_824_827.out"
            ],
            [
              "sub_819_823.out",
              "add_824_827.in0"
            ],
            [
              "sub_819_823.in1",
              "mul_821_822.out"
            ],
            [
              "sub_819_823.in0",
              "sub_816_818.out"
            ],
            [
              "sub_816_818.in1",
              "lb_padded_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "sub_816_818.in0",
              "lb_padded_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "sub_808_810.out",
              "add_811_813.in0"
            ],
            [
              "sub_808_810.in1",
              "lb_padded_2_stencil_update_stream$reg_0_3.out"
            ],
            [
              "sub_808_810.in0",
              "add_804_807.out"
            ],
            [
              "sub_799_803.out",
              "add_804_807.in0"
            ],
            [
              "sub_799_803.in1",
              "mul_801_802.out"
            ],
            [
              "sub_799_803.in0",
              "sub_796_798.out"
            ],
            [
              "sub_796_798.in1",
              "lb_padded_2_stencil_update_stream$reg_2_3.out"
            ],
            [
              "sub_796_798.in0",
              "lb_padded_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "sub_1084_1087.out",
              "smax_1112_1113.in0"
            ],
            [
              "sub_1084_1087.out",
              "smax_1090_1091.in1"
            ],
            [
              "sub_1084_1087.in1",
              "dashr_1085_1086.out"
            ],
            [
              "sub_1084_1087.in0",
              "sub_1081_1083.out"
            ],
            [
              "sub_1081_1083.in1",
              "mul_1082_1082.out"
            ],
            [
              "sub_1081_1083.in0",
              "mul_1078_1079.out"
            ],
            [
              "sub_1069_1072.out",
              "smax_1124_1125.in1"
            ],
            [
              "sub_1069_1072.out",
              "smax_1090_1091.in0"
            ],
            [
              "sub_1069_1072.out",
              "lb_p3_cim_stencil_update_stream$reg_0_1.in"
            ],
            [
              "sub_1069_1072.out",
              "lb_p3_cim_stencil_update_stream$mem_1.wdata"
            ],
            [
              "sub_1069_1072.in1",
              "dashr_1070_1071.out"
            ],
            [
              "sub_1069_1072.in0",
              "sub_1066_1068.out"
            ],
            [
              "sub_1066_1068.in1",
              "mul_1067_1067.out"
            ],
            [
              "sub_1066_1068.in0",
              "mul_1063_1064.out"
            ],
            [
              "smax_1124_1125.in0",
              "smax_1122_1123.out"
            ],
            [
              "smax_1122_1123.in1",
              "lb_p3_cim_stencil_update_stream$reg_0_1.out"
            ],
            [
              "smax_1122_1123.in0",
              "smax_1120_1121.out"
            ],
            [
              "smax_1120_1121.in1",
              "lb_p3_cim_stencil_update_stream$reg_0_2.out"
            ],
            [
              "smax_1120_1121.in0",
              "smax_1118_1119.out"
            ],
            [
              "smax_1118_1119.in1",
              "lb_p3_cim_stencil_update_stream$mem_1.rdata"
            ],
            [
              "smax_1118_1119.in0",
              "smax_1116_1117.out"
            ],
            [
              "smax_1116_1117.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_2.out"
            ],
            [
              "smax_1116_1117.in0",
              "smax_1114_1115.out"
            ],
            [
              "smax_1114_1115.in1",
              "lb_p3_cim_stencil_update_stream$mem_2.rdata"
            ],
            [
              "smax_1114_1115.in0",
              "smax_1112_1113.out"
            ],
            [
              "smax_1112_1113.in1",
              "lb_p3_cim_stencil_update_stream$reg_2_1.out"
            ],
            [
              "smax_1102_1103.in1",
              "lb_p3_cim_stencil_update_stream$reg_0_1.out"
            ],
            [
              "smax_1102_1103.in0",
              "smax_1100_1101.out"
            ],
            [
              "smax_1100_1101.in1",
              "lb_p3_cim_stencil_update_stream$reg_0_2.out"
            ],
            [
              "smax_1100_1101.in0",
              "smax_1098_1099.out"
            ],
            [
              "smax_1098_1099.in1",
              "lb_p3_cim_stencil_update_stream$reg_0_3.out"
            ],
            [
              "smax_1098_1099.in0",
              "smax_1096_1097.out"
            ],
            [
              "smax_1096_1097.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_1.out"
            ],
            [
              "smax_1096_1097.in0",
              "smax_1094_1095.out"
            ],
            [
              "smax_1094_1095.in1",
              "lb_p3_cim_stencil_update_stream$reg_1_3.out"
            ],
            [
              "smax_1094_1095.in0",
              "smax_1092_1093.out"
            ],
            [
              "smax_1092_1093.in1",
              "lb_p3_cim_stencil_update_stream$reg_2_1.out"
            ],
            [
              "smax_1092_1093.in0",
              "smax_1090_1091.out"
            ],
            [
              "mux_1129_1130_1131.sel",
              "and_1127_1128.out"
            ],
            [
              "mux_1129_1130_1131.in1",
              "const0_$7.out"
            ],
            [
              "mux_1129_1130_1131.in0",
              "const255_$1.out"
            ],
            [
              "mux_1107_1108_1109.sel",
              "and_1105_1106.out"
            ],
            [
              "mux_1107_1108_1109.in1",
              "const0_$6.out"
            ],
            [
              "mux_1107_1108_1109.in0",
              "const255_.out"
            ],
            [
              "mul_941_943.out",
              "add_972_973.in1"
            ],
            [
              "mul_941_943.out",
              "add_948_949.in1"
            ],
            [
              "mul_941_943.in0",
              "add_831_833.out"
            ],
            [
              "mul_936_938.out",
              "lb_grad_xy_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "mul_936_938.out",
              "lb_grad_xy_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "mul_936_938.out",
              "add_996_997.in1"
            ],
            [
              "mul_936_938.out",
              "add_945_946.in1"
            ],
            [
              "mul_936_938.in0",
              "add_811_813.out"
            ],
            [
              "mul_926_922.in1",
              "const2_$7.out"
            ],
            [
              "mul_926_922.in0",
              "lb_padded_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "mul_921_922.out",
              "add_919_923.in1"
            ],
            [
              "mul_921_922.in1",
              "const2_$6.out"
            ],
            [
              "mul_921_922.in0",
              "lb_padded_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "mul_906_902.in1",
              "const2_$5.out"
            ],
            [
              "mul_906_902.in0",
              "lb_padded_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "mul_901_902.out",
              "add_899_903.in1"
            ],
            [
              "mul_901_902.in1",
              "const2_$4.out"
            ],
            [
              "mul_901_902.in0",
              "lb_padded_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "mul_839_839.out",
              "add_868_869.in1"
            ],
            [
              "mul_839_839.out",
              "add_844_845.in1"
            ],
            [
              "mul_839_839.in1",
              "add_831_833.out"
            ],
            [
              "mul_839_839.in0",
              "add_831_833.out"
            ],
            [
              "mul_836_836.out",
              "lb_grad_xx_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "mul_836_836.out",
              "lb_grad_xx_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "mul_836_836.out",
              "add_892_893.in1"
            ],
            [
              "mul_836_836.out",
              "add_841_842.in1"
            ],
            [
              "mul_836_836.in1",
              "add_811_813.out"
            ],
            [
              "mul_836_836.in0",
              "add_811_813.out"
            ],
            [
              "mul_826_822.out",
              "add_824_827.in1"
            ],
            [
              "mul_826_822.in1",
              "const2_$3.out"
            ],
            [
              "mul_826_822.in0",
              "lb_padded_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "mul_821_822.in1",
              "const2_$2.out"
            ],
            [
              "mul_821_822.in0",
              "lb_padded_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "mul_806_802.out",
              "add_804_807.in1"
            ],
            [
              "mul_806_802.in1",
              "const2_$1.out"
            ],
            [
              "mul_806_802.in0",
              "lb_padded_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "mul_801_802.in1",
              "const2_.out"
            ],
            [
              "mul_801_802.in0",
              "lb_padded_2_stencil_update_stream$reg_1_3.out"
            ],
            [
              "mul_1082_1082.in1",
              "dashr_1076_1077.out"
            ],
            [
              "mul_1082_1082.in0",
              "dashr_1076_1077.out"
            ],
            [
              "mul_1080_1080.out",
              "dashr_1085_1086.in0"
            ],
            [
              "mul_1080_1080.in1",
              "add_1078_1079.out"
            ],
            [
              "mul_1080_1080.in0",
              "add_1078_1079.out"
            ],
            [
              "mul_1078_1079.in1",
              "dashr_1075_1077.out"
            ],
            [
              "mul_1078_1079.in0",
              "dashr_1074_1077.out"
            ],
            [
              "mul_1067_1067.in1",
              "dashr_1061_1062.out"
            ],
            [
              "mul_1067_1067.in0",
              "dashr_1061_1062.out"
            ],
            [
              "mul_1065_1065.out",
              "dashr_1070_1071.in0"
            ],
            [
              "mul_1065_1065.in1",
              "add_1063_1064.out"
            ],
            [
              "mul_1065_1065.in0",
              "add_1063_1064.out"
            ],
            [
              "mul_1063_1064.in1",
              "dashr_1060_1062.out"
            ],
            [
              "mul_1063_1064.in0",
              "dashr_1059_1062.out"
            ],
            [
              "mul_1003_1003.out",
              "add_1032_1033.in1"
            ],
            [
              "mul_1003_1003.out",
              "add_1008_1009.in1"
            ],
            [
              "mul_1000_1000.out",
              "lb_grad_yy_2_stencil_update_stream$reg_0_1.in"
            ],
            [
              "mul_1000_1000.out",
              "lb_grad_yy_2_stencil_update_stream$mem_1.wdata"
            ],
            [
              "mul_1000_1000.out",
              "add_1056_1057.in1"
            ],
            [
              "mul_1000_1000.out",
              "add_1005_1006.in1"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_2_3.in",
              "lb_padded_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_2_2.in",
              "lb_padded_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_2_1.in",
              "lb_padded_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_1_3.in",
              "lb_padded_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_1_2.in",
              "lb_padded_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_1_1.in",
              "lb_padded_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_0_3.in",
              "lb_padded_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_0_2.in",
              "lb_padded_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_0_1.out",
              "add_908_910.in1"
            ],
            [
              "lb_padded_2_stencil_update_stream$reg_0_1.out",
              "add_811_813.in1"
            ],
            [
              "lb_padded_2_stencil_update_stream$mem_2.wdata",
              "lb_padded_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_2_3.in",
              "lb_p3_cim_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_2_2.in",
              "lb_p3_cim_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_2_1.in",
              "lb_p3_cim_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_1_3.in",
              "lb_p3_cim_stencil_update_stream$reg_1_2.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_1_2.in",
              "lb_p3_cim_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_1_1.in",
              "lb_p3_cim_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_0_3.in",
              "lb_p3_cim_stencil_update_stream$reg_0_2.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$reg_0_2.in",
              "lb_p3_cim_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_p3_cim_stencil_update_stream$mem_2.wdata",
              "lb_p3_cim_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_2_3.in",
              "lb_grad_yy_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_2_2.in",
              "lb_grad_yy_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_2_1.out",
              "add_1035_1036.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_2_1.out",
              "add_1011_1012.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_2_1.in",
              "lb_grad_yy_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_3.out",
              "add_1014_1015.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_3.in",
              "lb_grad_yy_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_2.out",
              "add_1041_1042.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_2.out",
              "add_1017_1018.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_2.in",
              "lb_grad_yy_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_1.out",
              "add_1044_1045.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_1.out",
              "add_1020_1021.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_1_1.in",
              "lb_grad_yy_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_3.out",
              "add_1023_1024.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_3.in",
              "lb_grad_yy_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_2.out",
              "add_1050_1051.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_2.out",
              "add_1026_1027.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_2.in",
              "lb_grad_yy_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_1.out",
              "add_1053_1054.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$reg_0_1.out",
              "add_1029_1030.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$mem_2.wdata",
              "lb_grad_yy_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$mem_2.rdata",
              "add_1038_1039.in1"
            ],
            [
              "lb_grad_yy_2_stencil_update_stream$mem_1.rdata",
              "add_1047_1048.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_2_3.in",
              "lb_grad_xy_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_2_2.in",
              "lb_grad_xy_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_2_1.out",
              "add_975_976.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_2_1.out",
              "add_951_952.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_2_1.in",
              "lb_grad_xy_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_3.out",
              "add_954_955.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_3.in",
              "lb_grad_xy_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_2.out",
              "add_981_982.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_2.out",
              "add_957_958.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_2.in",
              "lb_grad_xy_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_1.out",
              "add_984_985.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_1.out",
              "add_960_961.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_1_1.in",
              "lb_grad_xy_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_3.out",
              "add_963_964.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_3.in",
              "lb_grad_xy_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_2.out",
              "add_990_991.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_2.out",
              "add_966_967.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_2.in",
              "lb_grad_xy_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_1.out",
              "add_993_994.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$reg_0_1.out",
              "add_969_970.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$mem_2.wdata",
              "lb_grad_xy_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$mem_2.rdata",
              "add_978_979.in1"
            ],
            [
              "lb_grad_xy_2_stencil_update_stream$mem_1.rdata",
              "add_987_988.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_2_3.in",
              "lb_grad_xx_2_stencil_update_stream$reg_2_2.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_2_2.in",
              "lb_grad_xx_2_stencil_update_stream$reg_2_1.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_2_1.out",
              "add_871_872.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_2_1.out",
              "add_847_848.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_2_1.in",
              "lb_grad_xx_2_stencil_update_stream$mem_2.rdata"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_3.out",
              "add_850_851.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_3.in",
              "lb_grad_xx_2_stencil_update_stream$reg_1_2.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_2.out",
              "add_877_878.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_2.out",
              "add_853_854.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_2.in",
              "lb_grad_xx_2_stencil_update_stream$reg_1_1.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_1.out",
              "add_880_881.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_1.out",
              "add_856_857.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_1_1.in",
              "lb_grad_xx_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_3.out",
              "add_859_860.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_3.in",
              "lb_grad_xx_2_stencil_update_stream$reg_0_2.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_2.out",
              "add_886_887.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_2.out",
              "add_862_863.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_2.in",
              "lb_grad_xx_2_stencil_update_stream$reg_0_1.out"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_1.out",
              "add_889_890.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$reg_0_1.out",
              "add_865_866.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$mem_2.wdata",
              "lb_grad_xx_2_stencil_update_stream$mem_1.rdata"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$mem_2.rdata",
              "add_874_875.in1"
            ],
            [
              "lb_grad_xx_2_stencil_update_stream$mem_1.rdata",
              "add_883_884.in1"
            ],
            [
              "dashr_1085_1086.in1",
              "const4_$1.out"
            ],
            [
              "dashr_1076_1077.in1",
              "const7_$10.out"
            ],
            [
              "dashr_1076_1077.in0",
              "add_996_997.out"
            ],
            [
              "dashr_1075_1077.out",
              "add_1078_1079.in1"
            ],
            [
              "dashr_1075_1077.in1",
              "const7_$7.out"
            ],
            [
              "dashr_1075_1077.in0",
              "add_1056_1057.out"
            ],
            [
              "dashr_1074_1077.out",
              "add_1078_1079.in0"
            ],
            [
              "dashr_1074_1077.in1",
              "const7_$6.out"
            ],
            [
              "dashr_1074_1077.in0",
              "add_892_893.out"
            ],
            [
              "dashr_1070_1071.in1",
              "const4_.out"
            ],
            [
              "dashr_1061_1062.in1",
              "const7_$4.out"
            ],
            [
              "dashr_1061_1062.in0",
              "add_969_970.out"
            ],
            [
              "dashr_1060_1062.out",
              "add_1063_1064.in1"
            ],
            [
              "dashr_1060_1062.in1",
              "const7_$1.out"
            ],
            [
              "dashr_1060_1062.in0",
              "add_1029_1030.out"
            ],
            [
              "dashr_1059_1062.out",
              "add_1063_1064.in0"
            ],
            [
              "dashr_1059_1062.in1",
              "const7_.out"
            ],
            [
              "dashr_1059_1062.in0",
              "add_865_866.out"
            ],
            [
              "const0_$5.out",
              "add_1032_1033.in0"
            ],
            [
              "const0_$4.out",
              "add_1005_1006.in0"
            ],
            [
              "const0_$3.out",
              "add_972_973.in0"
            ],
            [
              "const0_$2.out",
              "add_945_946.in0"
            ],
            [
              "const0_$1.out",
              "add_868_869.in0"
            ],
            [
              "const0_.out",
              "add_841_842.in0"
            ],
            [
              "add_996_997.in0",
              "add_993_994.out"
            ],
            [
              "add_993_994.in0",
              "add_990_991.out"
            ],
            [
              "add_990_991.in0",
              "add_987_988.out"
            ],
            [
              "add_987_988.in0",
              "add_984_985.out"
            ],
            [
              "add_984_985.in0",
              "add_981_982.out"
            ],
            [
              "add_981_982.in0",
              "add_978_979.out"
            ],
            [
              "add_978_979.in0",
              "add_975_976.out"
            ],
            [
              "add_975_976.in0",
              "add_972_973.out"
            ],
            [
              "add_969_970.in0",
              "add_966_967.out"
            ],
            [
              "add_966_967.in0",
              "add_963_964.out"
            ],
            [
              "add_963_964.in0",
              "add_960_961.out"
            ],
            [
              "add_960_961.in0",
              "add_957_958.out"
            ],
            [
              "add_957_958.in0",
              "add_954_955.out"
            ],
            [
              "add_954_955.in0",
              "add_951_952.out"
            ],
            [
              "add_951_952.in0",
              "add_948_949.out"
            ],
            [
              "add_948_949.in0",
              "add_945_946.out"
            ],
            [
              "add_892_893.in0",
              "add_889_890.out"
            ],
            [
              "add_889_890.in0",
              "add_886_887.out"
            ],
            [
              "add_886_887.in0",
              "add_883_884.out"
            ],
            [
              "add_883_884.in0",
              "add_880_881.out"
            ],
            [
              "add_880_881.in0",
              "add_877_878.out"
            ],
            [
              "add_877_878.in0",
              "add_874_875.out"
            ],
            [
              "add_874_875.in0",
              "add_871_872.out"
            ],
            [
              "add_871_872.in0",
              "add_868_869.out"
            ],
            [
              "add_865_866.in0",
              "add_862_863.out"
            ],
            [
              "add_862_863.in0",
              "add_859_860.out"
            ],
            [
              "add_859_860.in0",
              "add_856_857.out"
            ],
            [
              "add_856_857.in0",
              "add_853_854.out"
            ],
            [
              "add_853_854.in0",
              "add_850_851.out"
            ],
            [
              "add_850_851.in0",
              "add_847_848.out"
            ],
            [
              "add_847_848.in0",
              "add_844_845.out"
            ],
            [
              "add_844_845.in0",
              "add_841_842.out"
            ],
            [
              "add_1056_1057.in0",
              "add_1053_1054.out"
            ],
            [
              "add_1053_1054.in0",
              "add_1050_1051.out"
            ],
            [
              "add_1050_1051.in0",
              "add_1047_1048.out"
            ],
            [
              "add_1047_1048.in0",
              "add_1044_1045.out"
            ],
            [
              "add_1044_1045.in0",
              "add_1041_1042.out"
            ],
            [
              "add_1041_1042.in0",
              "add_1038_1039.out"
            ],
            [
              "add_1038_1039.in0",
              "add_1035_1036.out"
            ],
            [
              "add_1035_1036.in0",
              "add_1032_1033.out"
            ],
            [
              "add_1029_1030.in0",
              "add_1026_1027.out"
            ],
            [
              "add_1026_1027.in0",
              "add_1023_1024.out"
            ],
            [
              "add_1023_1024.in0",
              "add_1020_1021.out"
            ],
            [
              "add_1020_1021.in0",
              "add_1017_1018.out"
            ],
            [
              "add_1017_1018.in0",
              "add_1014_1015.out"
            ],
            [
              "add_1014_1015.in0",
              "add_1011_1012.out"
            ],
            [
              "add_1011_1012.in0",
              "add_1008_1009.out"
            ],
            [
              "add_1008_1009.in0",
              "add_1005_1006.out"
            ]
          ],
          "instances": {
            "add_1005_1006": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1008_1009": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1011_1012": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1014_1015": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1017_1018": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1020_1021": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1023_1024": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1026_1027": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1029_1030": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1032_1033": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1035_1036": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1038_1039": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1041_1042": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1044_1045": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1047_1048": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1050_1051": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1053_1054": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1056_1057": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1063_1064": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_1078_1079": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_804_807": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_811_813": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_824_827": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_831_833": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_841_842": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_844_845": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_847_848": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_850_851": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_853_854": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_856_857": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_859_860": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_862_863": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_865_866": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_868_869": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_871_872": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_874_875": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_877_878": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_880_881": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_883_884": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_886_887": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_889_890": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_892_893": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_899_903": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_908_910": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_919_923": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_928_930": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_945_946": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_948_949": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_951_952": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_954_955": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_957_958": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_960_961": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_963_964": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_966_967": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_969_970": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_972_973": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_975_976": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_978_979": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_981_982": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_984_985": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_987_988": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_990_991": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_993_994": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "add_996_997": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.add"
            },
            "and_1105_1106": {
              "genargs": {
                "width": 1
              },
              "genref": "coreir.and"
            },
            "and_1127_1128": {
              "genargs": {
                "width": 1
              },
              "genref": "coreir.and"
            },
            "const0_": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$1": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$2": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$3": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$4": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$5": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$6": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const0_$7": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const100_": {
              "configargs": {
                "value": 100
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const100_$1": {
              "configargs": {
                "value": 100
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const255_": {
              "configargs": {
                "value": 255
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const255_$1": {
              "configargs": {
                "value": 255
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$1": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$2": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$3": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$4": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$5": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$6": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const2_$7": {
              "configargs": {
                "value": 2
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const4_": {
              "configargs": {
                "value": 4
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const4_$1": {
              "configargs": {
                "value": 4
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$1": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$10": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$11": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$2": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$3": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$4": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$5": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$6": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$7": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$8": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "const7_$9": {
              "configargs": {
                "value": 7
              },
              "genargs": {
                "width": 16
              },
              "genref": "coreir.const"
            },
            "dashr_1059_1062": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1060_1062": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1061_1062": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1070_1071": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1074_1077": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1075_1077": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1076_1077": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "dashr_1085_1086": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.dashr"
            },
            "lb_grad_xx_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_xx_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xx_2_stencil_update_stream$reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_xy_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_xy_2_stencil_update_stream$reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_yy_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_grad_yy_2_stencil_update_stream$reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 482,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_p3_cim_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 482,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_p3_cim_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_p3_cim_stencil_update_stream$reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 486,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_padded_2_stencil_update_stream$mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 486,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "lb_padded_2_stencil_update_stream$reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "lb_padded_2_stencil_update_stream$reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "mul_1000_1000": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1003_1003": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1063_1064": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1065_1065": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1067_1067": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1078_1079": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1080_1080": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_1082_1082": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_801_802": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_806_802": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_821_822": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_826_822": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_836_836": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_839_839": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_901_902": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_906_902": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_921_922": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_926_922": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_936_938": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mul_941_943": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mul"
            },
            "mux_1107_1108_1109": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mux"
            },
            "mux_1129_1130_1131": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.mux"
            },
            "smax_1090_1091": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1092_1093": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1094_1095": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1096_1097": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1098_1099": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1100_1101": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1102_1103": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1112_1113": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1114_1115": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1116_1117": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1118_1119": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1120_1121": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1122_1123": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "smax_1124_1125": {
              "genargs": {
                "width": 16
              },
              "genref": "commonlib.smax"
            },
            "sub_1066_1068": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_1069_1072": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_1081_1083": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_1084_1087": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_796_798": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_799_803": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_808_810": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_816_818": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_819_823": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_828_830": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_896_898": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_904_907": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_911_913": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_916_918": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_924_927": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "sub_931_933": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.sub"
            },
            "ule100_1089": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.ule"
            },
            "ule100_1111": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.ule"
            },
            "ult_1104_1089": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.ult"
            },
            "ult_1126_1111": {
              "genargs": {
                "width": 16
              },
              "genref": "coreir.ult"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                1,
                [
                  "Array",
                  16,
                  "BitIn"
                ]
              ],
              "out": [
                "Array",
                16,
                "Bit"
              ]
            }
          ]
        },
        "Linebuffer_U0": {
          "connections": [
            [
              "self.out.2.3",
              "self.in"
            ],
            [
              "self.out.2.2",
              "reg_0_1.out"
            ],
            [
              "self.out.2.1",
              "reg_0_2.out"
            ],
            [
              "self.out.2.0",
              "reg_0_3.out"
            ],
            [
              "self.out.1.3",
              "mem_1.rdata"
            ],
            [
              "self.out.1.2",
              "reg_1_1.out"
            ],
            [
              "self.out.1.1",
              "reg_1_2.out"
            ],
            [
              "self.out.1.0",
              "reg_1_3.out"
            ],
            [
              "self.out.0.3",
              "mem_2.rdata"
            ],
            [
              "self.out.0.2",
              "reg_2_1.out"
            ],
            [
              "self.out.0.1",
              "reg_2_2.out"
            ],
            [
              "self.out.0.0",
              "reg_2_3.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_3.in",
              "reg_2_2.out"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_3.in",
              "reg_1_2.out"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_3.in",
              "reg_0_2.out"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 482,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 482,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  4,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        },
        "Linebuffer_U1": {
          "connections": [
            [
              "self.out.2.3",
              "self.in"
            ],
            [
              "self.out.2.2",
              "reg_0_1.out"
            ],
            [
              "self.out.2.1",
              "reg_0_2.out"
            ],
            [
              "self.out.2.0",
              "reg_0_3.out"
            ],
            [
              "self.out.1.3",
              "mem_1.rdata"
            ],
            [
              "self.out.1.2",
              "reg_1_1.out"
            ],
            [
              "self.out.1.1",
              "reg_1_2.out"
            ],
            [
              "self.out.1.0",
              "reg_1_3.out"
            ],
            [
              "self.out.0.3",
              "mem_2.rdata"
            ],
            [
              "self.out.0.2",
              "reg_2_1.out"
            ],
            [
              "self.out.0.1",
              "reg_2_2.out"
            ],
            [
              "self.out.0.0",
              "reg_2_3.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_3.in",
              "reg_2_2.out"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_3.in",
              "reg_1_2.out"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_3.in",
              "reg_0_2.out"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 484,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  4,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        },
        "Linebuffer_U2": {
          "connections": [
            [
              "self.out.2.3",
              "self.in"
            ],
            [
              "self.out.2.2",
              "reg_0_1.out"
            ],
            [
              "self.out.2.1",
              "reg_0_2.out"
            ],
            [
              "self.out.2.0",
              "reg_0_3.out"
            ],
            [
              "self.out.1.3",
              "mem_1.rdata"
            ],
            [
              "self.out.1.2",
              "reg_1_1.out"
            ],
            [
              "self.out.1.1",
              "reg_1_2.out"
            ],
            [
              "self.out.1.0",
              "reg_1_3.out"
            ],
            [
              "self.out.0.3",
              "mem_2.rdata"
            ],
            [
              "self.out.0.2",
              "reg_2_1.out"
            ],
            [
              "self.out.0.1",
              "reg_2_2.out"
            ],
            [
              "self.out.0.0",
              "reg_2_3.out"
            ],
            [
              "self.in",
              "reg_0_1.in"
            ],
            [
              "self.in",
              "mem_1.wdata"
            ],
            [
              "reg_2_3.in",
              "reg_2_2.out"
            ],
            [
              "reg_2_2.in",
              "reg_2_1.out"
            ],
            [
              "reg_2_1.in",
              "mem_2.rdata"
            ],
            [
              "reg_1_3.in",
              "reg_1_2.out"
            ],
            [
              "reg_1_2.in",
              "reg_1_1.out"
            ],
            [
              "reg_1_1.in",
              "mem_1.rdata"
            ],
            [
              "reg_0_3.in",
              "reg_0_2.out"
            ],
            [
              "reg_0_2.in",
              "reg_0_1.out"
            ],
            [
              "mem_2.wdata",
              "mem_1.rdata"
            ]
          ],
          "instances": {
            "mem_1": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 486,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "mem_2": {
              "configargs": {
                "mode": "linebuffer"
              },
              "genargs": {
                "depth": 486,
                "width": 16
              },
              "genref": "cgralib.Mem"
            },
            "reg_0_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_0_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_1_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_1": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_2": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            },
            "reg_2_3": {
              "genargs": {
                "width": 16
              },
              "genref": "cgralib.Reg"
            }
          },
          "type": [
            "Record",
            {
              "in": [
                "Array",
                16,
                "BitIn"
              ],
              "out": [
                "Array",
                3,
                [
                  "Array",
                  4,
                  [
                    "Array",
                    16,
                    "Bit"
                  ]
                ]
              ]
            }
          ]
        }
      }
    }
  },
  "top": "global.DesignTop"
}