<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/spi7.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">spi7.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="spi7_8h__dep__incl.svg" width="756" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="spi7_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1d08dafe8734f770220a387d429880eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a1d08dafe8734f770220a387d429880eb">REG_SPI7_CR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034400U)</td></tr>
<tr class="memdesc:a1d08dafe8734f770220a387d429880eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Control Register  <a href="#a1d08dafe8734f770220a387d429880eb">More...</a><br /></td></tr>
<tr class="separator:a1d08dafe8734f770220a387d429880eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7056b6f2ae3b45e73334cbee10df8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a9e7056b6f2ae3b45e73334cbee10df8d">REG_SPI7_MR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034404U)</td></tr>
<tr class="memdesc:a9e7056b6f2ae3b45e73334cbee10df8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Mode Register  <a href="#a9e7056b6f2ae3b45e73334cbee10df8d">More...</a><br /></td></tr>
<tr class="separator:a9e7056b6f2ae3b45e73334cbee10df8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae248d9473b54a5e5d6f48c167e46583c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#ae248d9473b54a5e5d6f48c167e46583c">REG_SPI7_RDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034408U)</td></tr>
<tr class="memdesc:ae248d9473b54a5e5d6f48c167e46583c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Receive Data Register  <a href="#ae248d9473b54a5e5d6f48c167e46583c">More...</a><br /></td></tr>
<tr class="separator:ae248d9473b54a5e5d6f48c167e46583c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7125a1f8676a9524187bbe735eec052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#aa7125a1f8676a9524187bbe735eec052">REG_SPI7_TDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003440CU)</td></tr>
<tr class="memdesc:aa7125a1f8676a9524187bbe735eec052"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Transmit Data Register  <a href="#aa7125a1f8676a9524187bbe735eec052">More...</a><br /></td></tr>
<tr class="separator:aa7125a1f8676a9524187bbe735eec052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad59cae6949882a09400dc5a16714d157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#ad59cae6949882a09400dc5a16714d157">REG_SPI7_SR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034410U)</td></tr>
<tr class="memdesc:ad59cae6949882a09400dc5a16714d157"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Status Register  <a href="#ad59cae6949882a09400dc5a16714d157">More...</a><br /></td></tr>
<tr class="separator:ad59cae6949882a09400dc5a16714d157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8371fe9e75bb393e88b94d1c631608e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#af8371fe9e75bb393e88b94d1c631608e">REG_SPI7_IER</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034414U)</td></tr>
<tr class="memdesc:af8371fe9e75bb393e88b94d1c631608e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Interrupt Enable Register  <a href="#af8371fe9e75bb393e88b94d1c631608e">More...</a><br /></td></tr>
<tr class="separator:af8371fe9e75bb393e88b94d1c631608e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bc94fec1e3eef33e15dd55d6413a92c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a9bc94fec1e3eef33e15dd55d6413a92c">REG_SPI7_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034418U)</td></tr>
<tr class="memdesc:a9bc94fec1e3eef33e15dd55d6413a92c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Interrupt Disable Register  <a href="#a9bc94fec1e3eef33e15dd55d6413a92c">More...</a><br /></td></tr>
<tr class="separator:a9bc94fec1e3eef33e15dd55d6413a92c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac930f6611119adfae3db0e17a3c7749d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#ac930f6611119adfae3db0e17a3c7749d">REG_SPI7_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003441CU)</td></tr>
<tr class="memdesc:ac930f6611119adfae3db0e17a3c7749d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Interrupt Mask Register  <a href="#ac930f6611119adfae3db0e17a3c7749d">More...</a><br /></td></tr>
<tr class="separator:ac930f6611119adfae3db0e17a3c7749d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33911d49bf2c4fc5e9e9fe93e18d52f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a33911d49bf2c4fc5e9e9fe93e18d52f5">REG_SPI7_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034430U)</td></tr>
<tr class="memdesc:a33911d49bf2c4fc5e9e9fe93e18d52f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Chip Select Register  <a href="#a33911d49bf2c4fc5e9e9fe93e18d52f5">More...</a><br /></td></tr>
<tr class="separator:a33911d49bf2c4fc5e9e9fe93e18d52f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9be61c3c93cf55e70ec54d5971f62b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a9be61c3c93cf55e70ec54d5971f62b5d">REG_SPI7_CMPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034448U)</td></tr>
<tr class="memdesc:a9be61c3c93cf55e70ec54d5971f62b5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Comparison Register  <a href="#a9be61c3c93cf55e70ec54d5971f62b5d">More...</a><br /></td></tr>
<tr class="separator:a9be61c3c93cf55e70ec54d5971f62b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d1223d16e27a3e313e0dfd3a784b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a78d1223d16e27a3e313e0dfd3a784b3f">REG_SPI7_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400344E4U)</td></tr>
<tr class="memdesc:a78d1223d16e27a3e313e0dfd3a784b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Write Protection Mode Register  <a href="#a78d1223d16e27a3e313e0dfd3a784b3f">More...</a><br /></td></tr>
<tr class="separator:a78d1223d16e27a3e313e0dfd3a784b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896d24d72dc6212400bd6f05cf2f9947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a896d24d72dc6212400bd6f05cf2f9947">REG_SPI7_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400344E8U)</td></tr>
<tr class="memdesc:a896d24d72dc6212400bd6f05cf2f9947"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) SPI Write Protection Status Register  <a href="#a896d24d72dc6212400bd6f05cf2f9947">More...</a><br /></td></tr>
<tr class="separator:a896d24d72dc6212400bd6f05cf2f9947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5159167435145286f9c4e68bac69dd9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a5159167435145286f9c4e68bac69dd9f">REG_SPI7_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034500U)</td></tr>
<tr class="memdesc:a5159167435145286f9c4e68bac69dd9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Receive Pointer Register  <a href="#a5159167435145286f9c4e68bac69dd9f">More...</a><br /></td></tr>
<tr class="separator:a5159167435145286f9c4e68bac69dd9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a084895083486893e8032743b62cdb2e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a084895083486893e8032743b62cdb2e1">REG_SPI7_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034504U)</td></tr>
<tr class="memdesc:a084895083486893e8032743b62cdb2e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Receive Counter Register  <a href="#a084895083486893e8032743b62cdb2e1">More...</a><br /></td></tr>
<tr class="separator:a084895083486893e8032743b62cdb2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee260472bf109ddfe4ea74e963d1d9e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#aee260472bf109ddfe4ea74e963d1d9e9">REG_SPI7_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034508U)</td></tr>
<tr class="memdesc:aee260472bf109ddfe4ea74e963d1d9e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transmit Pointer Register  <a href="#aee260472bf109ddfe4ea74e963d1d9e9">More...</a><br /></td></tr>
<tr class="separator:aee260472bf109ddfe4ea74e963d1d9e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f1b707fc9672d845a80b6697f30a812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a3f1b707fc9672d845a80b6697f30a812">REG_SPI7_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003450CU)</td></tr>
<tr class="memdesc:a3f1b707fc9672d845a80b6697f30a812"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transmit Counter Register  <a href="#a3f1b707fc9672d845a80b6697f30a812">More...</a><br /></td></tr>
<tr class="separator:a3f1b707fc9672d845a80b6697f30a812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ea07164bdecf69bb7f11914178186c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a0ea07164bdecf69bb7f11914178186c9">REG_SPI7_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034510U)</td></tr>
<tr class="memdesc:a0ea07164bdecf69bb7f11914178186c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Receive Next Pointer Register  <a href="#a0ea07164bdecf69bb7f11914178186c9">More...</a><br /></td></tr>
<tr class="separator:a0ea07164bdecf69bb7f11914178186c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1a7fdcacc7d19ae14fa42ddc168c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a2c1a7fdcacc7d19ae14fa42ddc168c63">REG_SPI7_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034514U)</td></tr>
<tr class="memdesc:a2c1a7fdcacc7d19ae14fa42ddc168c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Receive Next Counter Register  <a href="#a2c1a7fdcacc7d19ae14fa42ddc168c63">More...</a><br /></td></tr>
<tr class="separator:a2c1a7fdcacc7d19ae14fa42ddc168c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17541b470d4ce0d6203c0f2dbb8e8033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a17541b470d4ce0d6203c0f2dbb8e8033">REG_SPI7_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034518U)</td></tr>
<tr class="memdesc:a17541b470d4ce0d6203c0f2dbb8e8033"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transmit Next Pointer Register  <a href="#a17541b470d4ce0d6203c0f2dbb8e8033">More...</a><br /></td></tr>
<tr class="separator:a17541b470d4ce0d6203c0f2dbb8e8033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7853fd0dc7e0015b2176d30a0d8efc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#aa7853fd0dc7e0015b2176d30a0d8efc0">REG_SPI7_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003451CU)</td></tr>
<tr class="memdesc:aa7853fd0dc7e0015b2176d30a0d8efc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transmit Next Counter Register  <a href="#aa7853fd0dc7e0015b2176d30a0d8efc0">More...</a><br /></td></tr>
<tr class="separator:aa7853fd0dc7e0015b2176d30a0d8efc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5259b3303511bbb3c8094409791b6a5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#a5259b3303511bbb3c8094409791b6a5b">REG_SPI7_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034520U)</td></tr>
<tr class="memdesc:a5259b3303511bbb3c8094409791b6a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transfer Control Register  <a href="#a5259b3303511bbb3c8094409791b6a5b">More...</a><br /></td></tr>
<tr class="separator:a5259b3303511bbb3c8094409791b6a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe99ee50d8e497ab1ea645be612a9db6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi7_8h.xhtml#abe99ee50d8e497ab1ea645be612a9db6">REG_SPI7_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034524U)</td></tr>
<tr class="memdesc:abe99ee50d8e497ab1ea645be612a9db6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI7) Transfer Status Register  <a href="#abe99ee50d8e497ab1ea645be612a9db6">More...</a><br /></td></tr>
<tr class="separator:abe99ee50d8e497ab1ea645be612a9db6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a9be61c3c93cf55e70ec54d5971f62b5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9be61c3c93cf55e70ec54d5971f62b5d">&sect;&nbsp;</a></span>REG_SPI7_CMPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_CMPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034448U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Comparison Register </p>

</div>
</div>
<a id="a1d08dafe8734f770220a387d429880eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d08dafe8734f770220a387d429880eb">&sect;&nbsp;</a></span>REG_SPI7_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_CR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034400U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Control Register </p>

</div>
</div>
<a id="a33911d49bf2c4fc5e9e9fe93e18d52f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33911d49bf2c4fc5e9e9fe93e18d52f5">&sect;&nbsp;</a></span>REG_SPI7_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_CSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034430U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Chip Select Register </p>

</div>
</div>
<a id="a9bc94fec1e3eef33e15dd55d6413a92c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bc94fec1e3eef33e15dd55d6413a92c">&sect;&nbsp;</a></span>REG_SPI7_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_IDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034418U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Interrupt Disable Register </p>

</div>
</div>
<a id="af8371fe9e75bb393e88b94d1c631608e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8371fe9e75bb393e88b94d1c631608e">&sect;&nbsp;</a></span>REG_SPI7_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_IER&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034414U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Interrupt Enable Register </p>

</div>
</div>
<a id="ac930f6611119adfae3db0e17a3c7749d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac930f6611119adfae3db0e17a3c7749d">&sect;&nbsp;</a></span>REG_SPI7_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_IMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4003441CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Interrupt Mask Register </p>

</div>
</div>
<a id="a9e7056b6f2ae3b45e73334cbee10df8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e7056b6f2ae3b45e73334cbee10df8d">&sect;&nbsp;</a></span>REG_SPI7_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_MR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034404U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Mode Register </p>

</div>
</div>
<a id="a5259b3303511bbb3c8094409791b6a5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5259b3303511bbb3c8094409791b6a5b">&sect;&nbsp;</a></span>REG_SPI7_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_PTCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40034520U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transfer Control Register </p>

</div>
</div>
<a id="abe99ee50d8e497ab1ea645be612a9db6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe99ee50d8e497ab1ea645be612a9db6">&sect;&nbsp;</a></span>REG_SPI7_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_PTSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034524U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transfer Status Register </p>

</div>
</div>
<a id="a084895083486893e8032743b62cdb2e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a084895083486893e8032743b62cdb2e1">&sect;&nbsp;</a></span>REG_SPI7_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_RCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034504U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Receive Counter Register </p>

</div>
</div>
<a id="ae248d9473b54a5e5d6f48c167e46583c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae248d9473b54a5e5d6f48c167e46583c">&sect;&nbsp;</a></span>REG_SPI7_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_RDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034408U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Receive Data Register </p>

</div>
</div>
<a id="a2c1a7fdcacc7d19ae14fa42ddc168c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1a7fdcacc7d19ae14fa42ddc168c63">&sect;&nbsp;</a></span>REG_SPI7_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_RNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034514U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Receive Next Counter Register </p>

</div>
</div>
<a id="a0ea07164bdecf69bb7f11914178186c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ea07164bdecf69bb7f11914178186c9">&sect;&nbsp;</a></span>REG_SPI7_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_RNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034510U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Receive Next Pointer Register </p>

</div>
</div>
<a id="a5159167435145286f9c4e68bac69dd9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5159167435145286f9c4e68bac69dd9f">&sect;&nbsp;</a></span>REG_SPI7_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_RPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034500U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Receive Pointer Register </p>

</div>
</div>
<a id="ad59cae6949882a09400dc5a16714d157"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad59cae6949882a09400dc5a16714d157">&sect;&nbsp;</a></span>REG_SPI7_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_SR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40034410U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Status Register </p>

</div>
</div>
<a id="a3f1b707fc9672d845a80b6697f30a812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f1b707fc9672d845a80b6697f30a812">&sect;&nbsp;</a></span>REG_SPI7_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_TCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003450CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transmit Counter Register </p>

</div>
</div>
<a id="aa7125a1f8676a9524187bbe735eec052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7125a1f8676a9524187bbe735eec052">&sect;&nbsp;</a></span>REG_SPI7_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_TDR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x4003440CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Transmit Data Register </p>

</div>
</div>
<a id="aa7853fd0dc7e0015b2176d30a0d8efc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7853fd0dc7e0015b2176d30a0d8efc0">&sect;&nbsp;</a></span>REG_SPI7_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_TNCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4003451CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transmit Next Counter Register </p>

</div>
</div>
<a id="a17541b470d4ce0d6203c0f2dbb8e8033"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17541b470d4ce0d6203c0f2dbb8e8033">&sect;&nbsp;</a></span>REG_SPI7_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_TNPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034518U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transmit Next Pointer Register </p>

</div>
</div>
<a id="aee260472bf109ddfe4ea74e963d1d9e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee260472bf109ddfe4ea74e963d1d9e9">&sect;&nbsp;</a></span>REG_SPI7_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_TPR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40034508U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) Transmit Pointer Register </p>

</div>
</div>
<a id="a78d1223d16e27a3e313e0dfd3a784b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d1223d16e27a3e313e0dfd3a784b3f">&sect;&nbsp;</a></span>REG_SPI7_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400344E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Write Protection Mode Register </p>

</div>
</div>
<a id="a896d24d72dc6212400bd6f05cf2f9947"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896d24d72dc6212400bd6f05cf2f9947">&sect;&nbsp;</a></span>REG_SPI7_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI7_WPSR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400344E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI7) SPI Write Protection Status Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
