$date
  Sun Nov 16 12:39:33 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_control_alu $end
$var reg 2 ! op[1:0] $end
$var reg 6 " funct[5:0] $end
$var reg 6 # alu_cont[5:0] $end
$scope module uut $end
$var reg 2 $ op[1:0] $end
$var reg 6 % funct[5:0] $end
$var reg 6 & alu_cont[5:0] $end
$var reg 6 ' result[5:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b100010 "
b100010 #
b00 $
b100010 %
b100010 &
b100010 '
#20000000
b01 !
b010101 "
b100000 #
b01 $
b010101 %
b100000 &
b100000 '
#40000000
b10 !
b000010 "
b100010 #
b10 $
b000010 %
b100010 &
b100010 '
#60000000
b11 !
b010101 "
b010101 #
b11 $
b010101 %
b010101 &
b010101 '
#80000000
