$comment
	File created using the following command:
		vcd file Aula3.msim.vcd -direction
$end
$date
	Sun Sep 19 16:15:51 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula7_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " DEBUGROM [8] $end
$var wire 1 # DEBUGROM [7] $end
$var wire 1 $ DEBUGROM [6] $end
$var wire 1 % DEBUGROM [5] $end
$var wire 1 & DEBUGROM [4] $end
$var wire 1 ' DEBUGROM [3] $end
$var wire 1 ( DEBUGROM [2] $end
$var wire 1 ) DEBUGROM [1] $end
$var wire 1 * DEBUGROM [0] $end
$var wire 1 + FPGA_RESET $end
$var wire 1 , HEX0 [6] $end
$var wire 1 - HEX0 [5] $end
$var wire 1 . HEX0 [4] $end
$var wire 1 / HEX0 [3] $end
$var wire 1 0 HEX0 [2] $end
$var wire 1 1 HEX0 [1] $end
$var wire 1 2 HEX0 [0] $end
$var wire 1 3 HEX1 [6] $end
$var wire 1 4 HEX1 [5] $end
$var wire 1 5 HEX1 [4] $end
$var wire 1 6 HEX1 [3] $end
$var wire 1 7 HEX1 [2] $end
$var wire 1 8 HEX1 [1] $end
$var wire 1 9 HEX1 [0] $end
$var wire 1 : HEX2 [6] $end
$var wire 1 ; HEX2 [5] $end
$var wire 1 < HEX2 [4] $end
$var wire 1 = HEX2 [3] $end
$var wire 1 > HEX2 [2] $end
$var wire 1 ? HEX2 [1] $end
$var wire 1 @ HEX2 [0] $end
$var wire 1 A HEX3 [6] $end
$var wire 1 B HEX3 [5] $end
$var wire 1 C HEX3 [4] $end
$var wire 1 D HEX3 [3] $end
$var wire 1 E HEX3 [2] $end
$var wire 1 F HEX3 [1] $end
$var wire 1 G HEX3 [0] $end
$var wire 1 H HEX4 [6] $end
$var wire 1 I HEX4 [5] $end
$var wire 1 J HEX4 [4] $end
$var wire 1 K HEX4 [3] $end
$var wire 1 L HEX4 [2] $end
$var wire 1 M HEX4 [1] $end
$var wire 1 N HEX4 [0] $end
$var wire 1 O HEX5 [6] $end
$var wire 1 P HEX5 [5] $end
$var wire 1 Q HEX5 [4] $end
$var wire 1 R HEX5 [3] $end
$var wire 1 S HEX5 [2] $end
$var wire 1 T HEX5 [1] $end
$var wire 1 U HEX5 [0] $end
$var wire 1 V KEY [3] $end
$var wire 1 W KEY [2] $end
$var wire 1 X KEY [1] $end
$var wire 1 Y KEY [0] $end
$var wire 1 Z LED8 $end
$var wire 1 [ LED9 $end
$var wire 1 \ LEDR [7] $end
$var wire 1 ] LEDR [6] $end
$var wire 1 ^ LEDR [5] $end
$var wire 1 _ LEDR [4] $end
$var wire 1 ` LEDR [3] $end
$var wire 1 a LEDR [2] $end
$var wire 1 b LEDR [1] $end
$var wire 1 c LEDR [0] $end
$var wire 1 d SWITCH [9] $end
$var wire 1 e SWITCH [8] $end
$var wire 1 f SWITCH [7] $end
$var wire 1 g SWITCH [6] $end
$var wire 1 h SWITCH [5] $end
$var wire 1 i SWITCH [4] $end
$var wire 1 j SWITCH [3] $end
$var wire 1 k SWITCH [2] $end
$var wire 1 l SWITCH [1] $end
$var wire 1 m SWITCH [0] $end

$scope module i1 $end
$var wire 1 n gnd $end
$var wire 1 o vcc $end
$var wire 1 p unknown $end
$var wire 1 q devoe $end
$var wire 1 r devclrn $end
$var wire 1 s devpor $end
$var wire 1 t ww_devoe $end
$var wire 1 u ww_devclrn $end
$var wire 1 v ww_devpor $end
$var wire 1 w ww_CLOCK_50 $end
$var wire 1 x ww_FPGA_RESET $end
$var wire 1 y ww_KEY [3] $end
$var wire 1 z ww_KEY [2] $end
$var wire 1 { ww_KEY [1] $end
$var wire 1 | ww_KEY [0] $end
$var wire 1 } ww_SWITCH [9] $end
$var wire 1 ~ ww_SWITCH [8] $end
$var wire 1 !! ww_SWITCH [7] $end
$var wire 1 "! ww_SWITCH [6] $end
$var wire 1 #! ww_SWITCH [5] $end
$var wire 1 $! ww_SWITCH [4] $end
$var wire 1 %! ww_SWITCH [3] $end
$var wire 1 &! ww_SWITCH [2] $end
$var wire 1 '! ww_SWITCH [1] $end
$var wire 1 (! ww_SWITCH [0] $end
$var wire 1 )! ww_LEDR [7] $end
$var wire 1 *! ww_LEDR [6] $end
$var wire 1 +! ww_LEDR [5] $end
$var wire 1 ,! ww_LEDR [4] $end
$var wire 1 -! ww_LEDR [3] $end
$var wire 1 .! ww_LEDR [2] $end
$var wire 1 /! ww_LEDR [1] $end
$var wire 1 0! ww_LEDR [0] $end
$var wire 1 1! ww_LED8 $end
$var wire 1 2! ww_LED9 $end
$var wire 1 3! ww_HEX0 [6] $end
$var wire 1 4! ww_HEX0 [5] $end
$var wire 1 5! ww_HEX0 [4] $end
$var wire 1 6! ww_HEX0 [3] $end
$var wire 1 7! ww_HEX0 [2] $end
$var wire 1 8! ww_HEX0 [1] $end
$var wire 1 9! ww_HEX0 [0] $end
$var wire 1 :! ww_HEX1 [6] $end
$var wire 1 ;! ww_HEX1 [5] $end
$var wire 1 <! ww_HEX1 [4] $end
$var wire 1 =! ww_HEX1 [3] $end
$var wire 1 >! ww_HEX1 [2] $end
$var wire 1 ?! ww_HEX1 [1] $end
$var wire 1 @! ww_HEX1 [0] $end
$var wire 1 A! ww_HEX2 [6] $end
$var wire 1 B! ww_HEX2 [5] $end
$var wire 1 C! ww_HEX2 [4] $end
$var wire 1 D! ww_HEX2 [3] $end
$var wire 1 E! ww_HEX2 [2] $end
$var wire 1 F! ww_HEX2 [1] $end
$var wire 1 G! ww_HEX2 [0] $end
$var wire 1 H! ww_HEX3 [6] $end
$var wire 1 I! ww_HEX3 [5] $end
$var wire 1 J! ww_HEX3 [4] $end
$var wire 1 K! ww_HEX3 [3] $end
$var wire 1 L! ww_HEX3 [2] $end
$var wire 1 M! ww_HEX3 [1] $end
$var wire 1 N! ww_HEX3 [0] $end
$var wire 1 O! ww_HEX4 [6] $end
$var wire 1 P! ww_HEX4 [5] $end
$var wire 1 Q! ww_HEX4 [4] $end
$var wire 1 R! ww_HEX4 [3] $end
$var wire 1 S! ww_HEX4 [2] $end
$var wire 1 T! ww_HEX4 [1] $end
$var wire 1 U! ww_HEX4 [0] $end
$var wire 1 V! ww_HEX5 [6] $end
$var wire 1 W! ww_HEX5 [5] $end
$var wire 1 X! ww_HEX5 [4] $end
$var wire 1 Y! ww_HEX5 [3] $end
$var wire 1 Z! ww_HEX5 [2] $end
$var wire 1 [! ww_HEX5 [1] $end
$var wire 1 \! ww_HEX5 [0] $end
$var wire 1 ]! ww_DEBUGROM [8] $end
$var wire 1 ^! ww_DEBUGROM [7] $end
$var wire 1 _! ww_DEBUGROM [6] $end
$var wire 1 `! ww_DEBUGROM [5] $end
$var wire 1 a! ww_DEBUGROM [4] $end
$var wire 1 b! ww_DEBUGROM [3] $end
$var wire 1 c! ww_DEBUGROM [2] $end
$var wire 1 d! ww_DEBUGROM [1] $end
$var wire 1 e! ww_DEBUGROM [0] $end
$var wire 1 f! \SWITCH[0]~input_o\ $end
$var wire 1 g! \SWITCH[8]~input_o\ $end
$var wire 1 h! \SWITCH[9]~input_o\ $end
$var wire 1 i! \KEY[0]~input_o\ $end
$var wire 1 j! \KEY[1]~input_o\ $end
$var wire 1 k! \KEY[2]~input_o\ $end
$var wire 1 l! \KEY[3]~input_o\ $end
$var wire 1 m! \FPGA_RESET~input_o\ $end
$var wire 1 n! \SWITCH[1]~input_o\ $end
$var wire 1 o! \SWITCH[2]~input_o\ $end
$var wire 1 p! \SWITCH[3]~input_o\ $end
$var wire 1 q! \SWITCH[4]~input_o\ $end
$var wire 1 r! \SWITCH[5]~input_o\ $end
$var wire 1 s! \SWITCH[6]~input_o\ $end
$var wire 1 t! \SWITCH[7]~input_o\ $end
$var wire 1 u! \LEDR[0]~output_o\ $end
$var wire 1 v! \LEDR[1]~output_o\ $end
$var wire 1 w! \LEDR[2]~output_o\ $end
$var wire 1 x! \LEDR[3]~output_o\ $end
$var wire 1 y! \LEDR[4]~output_o\ $end
$var wire 1 z! \LEDR[5]~output_o\ $end
$var wire 1 {! \LEDR[6]~output_o\ $end
$var wire 1 |! \LEDR[7]~output_o\ $end
$var wire 1 }! \LED8~output_o\ $end
$var wire 1 ~! \LED9~output_o\ $end
$var wire 1 !" \HEX0[0]~output_o\ $end
$var wire 1 "" \HEX0[1]~output_o\ $end
$var wire 1 #" \HEX0[2]~output_o\ $end
$var wire 1 $" \HEX0[3]~output_o\ $end
$var wire 1 %" \HEX0[4]~output_o\ $end
$var wire 1 &" \HEX0[5]~output_o\ $end
$var wire 1 '" \HEX0[6]~output_o\ $end
$var wire 1 (" \HEX1[0]~output_o\ $end
$var wire 1 )" \HEX1[1]~output_o\ $end
$var wire 1 *" \HEX1[2]~output_o\ $end
$var wire 1 +" \HEX1[3]~output_o\ $end
$var wire 1 ," \HEX1[4]~output_o\ $end
$var wire 1 -" \HEX1[5]~output_o\ $end
$var wire 1 ." \HEX1[6]~output_o\ $end
$var wire 1 /" \HEX2[0]~output_o\ $end
$var wire 1 0" \HEX2[1]~output_o\ $end
$var wire 1 1" \HEX2[2]~output_o\ $end
$var wire 1 2" \HEX2[3]~output_o\ $end
$var wire 1 3" \HEX2[4]~output_o\ $end
$var wire 1 4" \HEX2[5]~output_o\ $end
$var wire 1 5" \HEX2[6]~output_o\ $end
$var wire 1 6" \HEX3[0]~output_o\ $end
$var wire 1 7" \HEX3[1]~output_o\ $end
$var wire 1 8" \HEX3[2]~output_o\ $end
$var wire 1 9" \HEX3[3]~output_o\ $end
$var wire 1 :" \HEX3[4]~output_o\ $end
$var wire 1 ;" \HEX3[5]~output_o\ $end
$var wire 1 <" \HEX3[6]~output_o\ $end
$var wire 1 =" \HEX4[0]~output_o\ $end
$var wire 1 >" \HEX4[1]~output_o\ $end
$var wire 1 ?" \HEX4[2]~output_o\ $end
$var wire 1 @" \HEX4[3]~output_o\ $end
$var wire 1 A" \HEX4[4]~output_o\ $end
$var wire 1 B" \HEX4[5]~output_o\ $end
$var wire 1 C" \HEX4[6]~output_o\ $end
$var wire 1 D" \HEX5[0]~output_o\ $end
$var wire 1 E" \HEX5[1]~output_o\ $end
$var wire 1 F" \HEX5[2]~output_o\ $end
$var wire 1 G" \HEX5[3]~output_o\ $end
$var wire 1 H" \HEX5[4]~output_o\ $end
$var wire 1 I" \HEX5[5]~output_o\ $end
$var wire 1 J" \HEX5[6]~output_o\ $end
$var wire 1 K" \DEBUGROM[0]~output_o\ $end
$var wire 1 L" \DEBUGROM[1]~output_o\ $end
$var wire 1 M" \DEBUGROM[2]~output_o\ $end
$var wire 1 N" \DEBUGROM[3]~output_o\ $end
$var wire 1 O" \DEBUGROM[4]~output_o\ $end
$var wire 1 P" \DEBUGROM[5]~output_o\ $end
$var wire 1 Q" \DEBUGROM[6]~output_o\ $end
$var wire 1 R" \DEBUGROM[7]~output_o\ $end
$var wire 1 S" \DEBUGROM[8]~output_o\ $end
$var wire 1 T" \CLOCK_50~input_o\ $end
$var wire 1 U" \CPU|SOMPC|Add0~1_sumout\ $end
$var wire 1 V" \CPU|SOMPC|Add0~18\ $end
$var wire 1 W" \CPU|SOMPC|Add0~21_sumout\ $end
$var wire 1 X" \ROM1|memROM~3_combout\ $end
$var wire 1 Y" \ROM1|memROM~10_combout\ $end
$var wire 1 Z" \ROM1|memROM~8_combout\ $end
$var wire 1 [" \ROM1|memROM~9_combout\ $end
$var wire 1 \" \ROM1|memROM~7_combout\ $end
$var wire 1 ]" \CPU|DESVIO|Sel[0]~0_combout\ $end
$var wire 1 ^" \CPU|SOMPC|Add0~22\ $end
$var wire 1 _" \CPU|SOMPC|Add0~25_sumout\ $end
$var wire 1 `" \ROM1|memROM~4_combout\ $end
$var wire 1 a" \CPU|SOMPC|Add0~26\ $end
$var wire 1 b" \CPU|SOMPC|Add0~29_sumout\ $end
$var wire 1 c" \CPU|SOMPC|Add0~30\ $end
$var wire 1 d" \CPU|SOMPC|Add0~33_sumout\ $end
$var wire 1 e" \ROM1|memROM~5_combout\ $end
$var wire 1 f" \ROM1|memROM~6_combout\ $end
$var wire 1 g" \ROM1|memROM~16_combout\ $end
$var wire 1 h" \ROM1|memROM~2_combout\ $end
$var wire 1 i" \CPU|SOMPC|Add0~2\ $end
$var wire 1 j" \CPU|SOMPC|Add0~5_sumout\ $end
$var wire 1 k" \ROM1|memROM~15_combout\ $end
$var wire 1 l" \ROM1|memROM~1_combout\ $end
$var wire 1 m" \CPU|SOMPC|Add0~6\ $end
$var wire 1 n" \CPU|SOMPC|Add0~9_sumout\ $end
$var wire 1 o" \CPU|SOMPC|Add0~10\ $end
$var wire 1 p" \CPU|SOMPC|Add0~13_sumout\ $end
$var wire 1 q" \CPU|SOMPC|Add0~14\ $end
$var wire 1 r" \CPU|SOMPC|Add0~17_sumout\ $end
$var wire 1 s" \ROM1|memROM~0_combout\ $end
$var wire 1 t" \CPU|DECODER1|Equal1~0_combout\ $end
$var wire 1 u" \CPU|DECODER1|Equal1~1_combout\ $end
$var wire 1 v" \ROM1|memROM~13_combout\ $end
$var wire 1 w" \DEC3X8|Mux7~0_combout\ $end
$var wire 1 x" \RAM1|process_0~0_combout\ $end
$var wire 1 y" \RAM1|ram~546_combout\ $end
$var wire 1 z" \RAM1|ram~15_q\ $end
$var wire 1 {" \RAM1|ram~547_combout\ $end
$var wire 1 |" \RAM1|ram~23_q\ $end
$var wire 1 }" \RAM1|ram~548_combout\ $end
$var wire 1 ~" \RAM1|ram~31_q\ $end
$var wire 1 !# \RAM1|ram~549_combout\ $end
$var wire 1 "# \RAM1|ram~39_q\ $end
$var wire 1 ## \RAM1|ram~527_combout\ $end
$var wire 1 $# \RAM1|ram~528_combout\ $end
$var wire 1 %# \CPU|ULA1|Add0~34_cout\ $end
$var wire 1 &# \CPU|ULA1|Add0~1_sumout\ $end
$var wire 1 '# \CPU|MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 (# \CPU|ULA1|saida[1]~0_combout\ $end
$var wire 1 )# \ROM1|memROM~11_combout\ $end
$var wire 1 *# \ROM1|memROM~12_combout\ $end
$var wire 1 +# \ROM1|memROM~14_combout\ $end
$var wire 1 ,# \CPU|DECODER1|Sinais_Controle[4]~0_combout\ $end
$var wire 1 -# \CPU|nomeComponente|registrador~140_combout\ $end
$var wire 1 .# \CPU|nomeComponente|registrador~52_q\ $end
$var wire 1 /# \CPU|nomeComponente|registrador~141_combout\ $end
$var wire 1 0# \CPU|nomeComponente|registrador~68_q\ $end
$var wire 1 1# \CPU|nomeComponente|registrador~143_combout\ $end
$var wire 1 2# \CPU|nomeComponente|registrador~60_q\ $end
$var wire 1 3# \CPU|nomeComponente|registrador~144_combout\ $end
$var wire 1 4# \CPU|nomeComponente|registrador~20_q\ $end
$var wire 1 5# \CPU|nomeComponente|registrador~145_combout\ $end
$var wire 1 6# \CPU|nomeComponente|registrador~36_q\ $end
$var wire 1 7# \CPU|nomeComponente|registrador~147_combout\ $end
$var wire 1 8# \CPU|nomeComponente|registrador~28_q\ $end
$var wire 1 9# \CPU|nomeComponente|registrador~146_combout\ $end
$var wire 1 :# \CPU|nomeComponente|registrador~12_q\ $end
$var wire 1 ;# \CPU|nomeComponente|registrador~108_combout\ $end
$var wire 1 <# \CPU|nomeComponente|registrador~142_combout\ $end
$var wire 1 =# \CPU|nomeComponente|registrador~44_q\ $end
$var wire 1 ># \CPU|nomeComponente|registrador~76_combout\ $end
$var wire 1 ?# \DEC3X8|Mux7~1_combout\ $end
$var wire 1 @# \RAM1|dado_out~0_combout\ $end
$var wire 1 A# \RAM1|ram~16_q\ $end
$var wire 1 B# \RAM1|ram~24_q\ $end
$var wire 1 C# \RAM1|ram~32_q\ $end
$var wire 1 D# \RAM1|ram~40_q\ $end
$var wire 1 E# \RAM1|ram~529_combout\ $end
$var wire 1 F# \Data_IN[1]~0_combout\ $end
$var wire 1 G# \CPU|ULA1|Add0~2\ $end
$var wire 1 H# \CPU|ULA1|Add0~5_sumout\ $end
$var wire 1 I# \RAM1|ram~530_combout\ $end
$var wire 1 J# \CPU|MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 K# \CPU|nomeComponente|registrador~53_q\ $end
$var wire 1 L# \CPU|nomeComponente|registrador~69_q\ $end
$var wire 1 M# \CPU|nomeComponente|registrador~61_q\ $end
$var wire 1 N# \CPU|nomeComponente|registrador~21_q\ $end
$var wire 1 O# \CPU|nomeComponente|registrador~37_q\ $end
$var wire 1 P# \CPU|nomeComponente|registrador~29_q\ $end
$var wire 1 Q# \CPU|nomeComponente|registrador~13_q\ $end
$var wire 1 R# \CPU|nomeComponente|registrador~112_combout\ $end
$var wire 1 S# \CPU|nomeComponente|registrador~45_q\ $end
$var wire 1 T# \CPU|nomeComponente|registrador~80_combout\ $end
$var wire 1 U# \RAM1|ram~17_q\ $end
$var wire 1 V# \RAM1|ram~25_q\ $end
$var wire 1 W# \RAM1|ram~33_q\ $end
$var wire 1 X# \RAM1|ram~41_q\ $end
$var wire 1 Y# \RAM1|ram~531_combout\ $end
$var wire 1 Z# \Data_IN[2]~1_combout\ $end
$var wire 1 [# \CPU|ULA1|Add0~6\ $end
$var wire 1 \# \CPU|ULA1|Add0~9_sumout\ $end
$var wire 1 ]# \RAM1|ram~532_combout\ $end
$var wire 1 ^# \CPU|MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 _# \CPU|nomeComponente|registrador~54_q\ $end
$var wire 1 `# \CPU|nomeComponente|registrador~70_q\ $end
$var wire 1 a# \CPU|nomeComponente|registrador~62_q\ $end
$var wire 1 b# \CPU|nomeComponente|registrador~22_q\ $end
$var wire 1 c# \CPU|nomeComponente|registrador~38_q\ $end
$var wire 1 d# \CPU|nomeComponente|registrador~30_q\ $end
$var wire 1 e# \CPU|nomeComponente|registrador~14_q\ $end
$var wire 1 f# \CPU|nomeComponente|registrador~116_combout\ $end
$var wire 1 g# \CPU|nomeComponente|registrador~46_q\ $end
$var wire 1 h# \CPU|nomeComponente|registrador~84_combout\ $end
$var wire 1 i# \RAM1|ram~18_q\ $end
$var wire 1 j# \RAM1|ram~26_q\ $end
$var wire 1 k# \RAM1|ram~34_q\ $end
$var wire 1 l# \RAM1|ram~42_q\ $end
$var wire 1 m# \RAM1|ram~533_combout\ $end
$var wire 1 n# \Data_IN[3]~2_combout\ $end
$var wire 1 o# \CPU|ULA1|Add0~10\ $end
$var wire 1 p# \CPU|ULA1|Add0~13_sumout\ $end
$var wire 1 q# \RAM1|ram~534_combout\ $end
$var wire 1 r# \CPU|MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 s# \CPU|nomeComponente|registrador~55_q\ $end
$var wire 1 t# \CPU|nomeComponente|registrador~71_q\ $end
$var wire 1 u# \CPU|nomeComponente|registrador~63_q\ $end
$var wire 1 v# \CPU|nomeComponente|registrador~23_q\ $end
$var wire 1 w# \CPU|nomeComponente|registrador~39_q\ $end
$var wire 1 x# \CPU|nomeComponente|registrador~31_q\ $end
$var wire 1 y# \CPU|nomeComponente|registrador~15_q\ $end
$var wire 1 z# \CPU|nomeComponente|registrador~120_combout\ $end
$var wire 1 {# \CPU|nomeComponente|registrador~47_q\ $end
$var wire 1 |# \CPU|nomeComponente|registrador~88_combout\ $end
$var wire 1 }# \RAM1|ram~19_q\ $end
$var wire 1 ~# \RAM1|ram~27_q\ $end
$var wire 1 !$ \RAM1|ram~35_q\ $end
$var wire 1 "$ \RAM1|ram~43_q\ $end
$var wire 1 #$ \RAM1|ram~535_combout\ $end
$var wire 1 $$ \RAM1|ram~536_combout\ $end
$var wire 1 %$ \Data_IN[4]~3_combout\ $end
$var wire 1 &$ \CPU|ULA1|Add0~14\ $end
$var wire 1 '$ \CPU|ULA1|Add0~17_sumout\ $end
$var wire 1 ($ \CPU|MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 )$ \CPU|nomeComponente|registrador~56_q\ $end
$var wire 1 *$ \CPU|nomeComponente|registrador~72_q\ $end
$var wire 1 +$ \CPU|nomeComponente|registrador~64_q\ $end
$var wire 1 ,$ \CPU|nomeComponente|registrador~24_q\ $end
$var wire 1 -$ \CPU|nomeComponente|registrador~40_q\ $end
$var wire 1 .$ \CPU|nomeComponente|registrador~32_q\ $end
$var wire 1 /$ \CPU|nomeComponente|registrador~16_q\ $end
$var wire 1 0$ \CPU|nomeComponente|registrador~124_combout\ $end
$var wire 1 1$ \CPU|nomeComponente|registrador~48_q\ $end
$var wire 1 2$ \CPU|nomeComponente|registrador~92_combout\ $end
$var wire 1 3$ \RAM1|ram~20_q\ $end
$var wire 1 4$ \RAM1|ram~28_q\ $end
$var wire 1 5$ \RAM1|ram~36_q\ $end
$var wire 1 6$ \RAM1|ram~44_q\ $end
$var wire 1 7$ \RAM1|ram~537_combout\ $end
$var wire 1 8$ \RAM1|ram~538_combout\ $end
$var wire 1 9$ \Data_IN[5]~4_combout\ $end
$var wire 1 :$ \CPU|ULA1|Add0~18\ $end
$var wire 1 ;$ \CPU|ULA1|Add0~21_sumout\ $end
$var wire 1 <$ \CPU|MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 =$ \CPU|nomeComponente|registrador~57_q\ $end
$var wire 1 >$ \CPU|nomeComponente|registrador~73_q\ $end
$var wire 1 ?$ \CPU|nomeComponente|registrador~65_q\ $end
$var wire 1 @$ \CPU|nomeComponente|registrador~25_q\ $end
$var wire 1 A$ \CPU|nomeComponente|registrador~41_q\ $end
$var wire 1 B$ \CPU|nomeComponente|registrador~33_q\ $end
$var wire 1 C$ \CPU|nomeComponente|registrador~17_q\ $end
$var wire 1 D$ \CPU|nomeComponente|registrador~128_combout\ $end
$var wire 1 E$ \CPU|nomeComponente|registrador~49_q\ $end
$var wire 1 F$ \CPU|nomeComponente|registrador~96_combout\ $end
$var wire 1 G$ \RAM1|ram~21_q\ $end
$var wire 1 H$ \RAM1|ram~29_q\ $end
$var wire 1 I$ \RAM1|ram~37_q\ $end
$var wire 1 J$ \RAM1|ram~45_q\ $end
$var wire 1 K$ \RAM1|ram~539_combout\ $end
$var wire 1 L$ \RAM1|ram~540_combout\ $end
$var wire 1 M$ \Data_IN[6]~5_combout\ $end
$var wire 1 N$ \CPU|ULA1|Add0~22\ $end
$var wire 1 O$ \CPU|ULA1|Add0~25_sumout\ $end
$var wire 1 P$ \CPU|MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 Q$ \CPU|nomeComponente|registrador~58_q\ $end
$var wire 1 R$ \CPU|nomeComponente|registrador~74_q\ $end
$var wire 1 S$ \CPU|nomeComponente|registrador~66_q\ $end
$var wire 1 T$ \CPU|nomeComponente|registrador~26_q\ $end
$var wire 1 U$ \CPU|nomeComponente|registrador~42_q\ $end
$var wire 1 V$ \CPU|nomeComponente|registrador~34_q\ $end
$var wire 1 W$ \CPU|nomeComponente|registrador~18_q\ $end
$var wire 1 X$ \CPU|nomeComponente|registrador~132_combout\ $end
$var wire 1 Y$ \CPU|nomeComponente|registrador~50_q\ $end
$var wire 1 Z$ \CPU|nomeComponente|registrador~100_combout\ $end
$var wire 1 [$ \RAM1|ram~22_q\ $end
$var wire 1 \$ \RAM1|ram~541_combout\ $end
$var wire 1 ]$ \RAM1|ram~30_q\ $end
$var wire 1 ^$ \RAM1|ram~542_combout\ $end
$var wire 1 _$ \RAM1|ram~38_q\ $end
$var wire 1 `$ \RAM1|ram~543_combout\ $end
$var wire 1 a$ \RAM1|ram~46_q\ $end
$var wire 1 b$ \RAM1|ram~544_combout\ $end
$var wire 1 c$ \RAM1|ram~545_combout\ $end
$var wire 1 d$ \Data_IN[7]~6_combout\ $end
$var wire 1 e$ \CPU|ULA1|Add0~26\ $end
$var wire 1 f$ \CPU|ULA1|Add0~29_sumout\ $end
$var wire 1 g$ \CPU|MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 h$ \CPU|nomeComponente|registrador~59_q\ $end
$var wire 1 i$ \CPU|nomeComponente|registrador~75_q\ $end
$var wire 1 j$ \CPU|nomeComponente|registrador~67_q\ $end
$var wire 1 k$ \CPU|nomeComponente|registrador~27_q\ $end
$var wire 1 l$ \CPU|nomeComponente|registrador~43_q\ $end
$var wire 1 m$ \CPU|nomeComponente|registrador~35_q\ $end
$var wire 1 n$ \CPU|nomeComponente|registrador~19_q\ $end
$var wire 1 o$ \CPU|nomeComponente|registrador~136_combout\ $end
$var wire 1 p$ \CPU|nomeComponente|registrador~51_q\ $end
$var wire 1 q$ \CPU|nomeComponente|registrador~104_combout\ $end
$var wire 1 r$ \DEC3X8|Mux7~2_combout\ $end
$var wire 1 s$ \REGLED8|DOUT~0_combout\ $end
$var wire 1 t$ \REGLED8|DOUT~q\ $end
$var wire 1 u$ \REGLED9|DOUT~0_combout\ $end
$var wire 1 v$ \REGLED9|DOUT~q\ $end
$var wire 1 w$ \REGLEDR|DOUT\ [7] $end
$var wire 1 x$ \REGLEDR|DOUT\ [6] $end
$var wire 1 y$ \REGLEDR|DOUT\ [5] $end
$var wire 1 z$ \REGLEDR|DOUT\ [4] $end
$var wire 1 {$ \REGLEDR|DOUT\ [3] $end
$var wire 1 |$ \REGLEDR|DOUT\ [2] $end
$var wire 1 }$ \REGLEDR|DOUT\ [1] $end
$var wire 1 ~$ \REGLEDR|DOUT\ [0] $end
$var wire 1 !% \CPU|PC1|dataOUT\ [8] $end
$var wire 1 "% \CPU|PC1|dataOUT\ [7] $end
$var wire 1 #% \CPU|PC1|dataOUT\ [6] $end
$var wire 1 $% \CPU|PC1|dataOUT\ [5] $end
$var wire 1 %% \CPU|PC1|dataOUT\ [4] $end
$var wire 1 &% \CPU|PC1|dataOUT\ [3] $end
$var wire 1 '% \CPU|PC1|dataOUT\ [2] $end
$var wire 1 (% \CPU|PC1|dataOUT\ [1] $end
$var wire 1 )% \CPU|PC1|dataOUT\ [0] $end
$var wire 1 *% \RAM1|ALT_INV_dado_out~0_combout\ $end
$var wire 1 +% \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 ,% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 -% \ALT_INV_Data_IN[7]~6_combout\ $end
$var wire 1 .% \ALT_INV_Data_IN[6]~5_combout\ $end
$var wire 1 /% \ALT_INV_Data_IN[5]~4_combout\ $end
$var wire 1 0% \ALT_INV_Data_IN[4]~3_combout\ $end
$var wire 1 1% \ALT_INV_Data_IN[3]~2_combout\ $end
$var wire 1 2% \ALT_INV_Data_IN[2]~1_combout\ $end
$var wire 1 3% \ALT_INV_Data_IN[1]~0_combout\ $end
$var wire 1 4% \CPU|nomeComponente|ALT_INV_registrador~15_q\ $end
$var wire 1 5% \CPU|nomeComponente|ALT_INV_registrador~39_q\ $end
$var wire 1 6% \CPU|nomeComponente|ALT_INV_registrador~23_q\ $end
$var wire 1 7% \CPU|nomeComponente|ALT_INV_registrador~30_q\ $end
$var wire 1 8% \CPU|nomeComponente|ALT_INV_registrador~14_q\ $end
$var wire 1 9% \CPU|nomeComponente|ALT_INV_registrador~38_q\ $end
$var wire 1 :% \CPU|nomeComponente|ALT_INV_registrador~22_q\ $end
$var wire 1 ;% \CPU|nomeComponente|ALT_INV_registrador~29_q\ $end
$var wire 1 <% \CPU|nomeComponente|ALT_INV_registrador~13_q\ $end
$var wire 1 =% \CPU|nomeComponente|ALT_INV_registrador~37_q\ $end
$var wire 1 >% \CPU|nomeComponente|ALT_INV_registrador~21_q\ $end
$var wire 1 ?% \CPU|nomeComponente|ALT_INV_registrador~28_q\ $end
$var wire 1 @% \CPU|nomeComponente|ALT_INV_registrador~12_q\ $end
$var wire 1 A% \CPU|nomeComponente|ALT_INV_registrador~36_q\ $end
$var wire 1 B% \CPU|nomeComponente|ALT_INV_registrador~20_q\ $end
$var wire 1 C% \CPU|nomeComponente|ALT_INV_registrador~67_q\ $end
$var wire 1 D% \CPU|nomeComponente|ALT_INV_registrador~136_combout\ $end
$var wire 1 E% \CPU|nomeComponente|ALT_INV_registrador~51_q\ $end
$var wire 1 F% \CPU|nomeComponente|ALT_INV_registrador~75_q\ $end
$var wire 1 G% \CPU|nomeComponente|ALT_INV_registrador~59_q\ $end
$var wire 1 H% \CPU|nomeComponente|ALT_INV_registrador~66_q\ $end
$var wire 1 I% \CPU|nomeComponente|ALT_INV_registrador~132_combout\ $end
$var wire 1 J% \CPU|nomeComponente|ALT_INV_registrador~50_q\ $end
$var wire 1 K% \CPU|nomeComponente|ALT_INV_registrador~74_q\ $end
$var wire 1 L% \CPU|nomeComponente|ALT_INV_registrador~58_q\ $end
$var wire 1 M% \CPU|nomeComponente|ALT_INV_registrador~65_q\ $end
$var wire 1 N% \CPU|nomeComponente|ALT_INV_registrador~128_combout\ $end
$var wire 1 O% \CPU|nomeComponente|ALT_INV_registrador~49_q\ $end
$var wire 1 P% \CPU|nomeComponente|ALT_INV_registrador~73_q\ $end
$var wire 1 Q% \CPU|nomeComponente|ALT_INV_registrador~57_q\ $end
$var wire 1 R% \CPU|nomeComponente|ALT_INV_registrador~64_q\ $end
$var wire 1 S% \CPU|nomeComponente|ALT_INV_registrador~124_combout\ $end
$var wire 1 T% \CPU|nomeComponente|ALT_INV_registrador~48_q\ $end
$var wire 1 U% \CPU|nomeComponente|ALT_INV_registrador~72_q\ $end
$var wire 1 V% \CPU|nomeComponente|ALT_INV_registrador~56_q\ $end
$var wire 1 W% \CPU|nomeComponente|ALT_INV_registrador~63_q\ $end
$var wire 1 X% \CPU|nomeComponente|ALT_INV_registrador~120_combout\ $end
$var wire 1 Y% \CPU|nomeComponente|ALT_INV_registrador~47_q\ $end
$var wire 1 Z% \CPU|nomeComponente|ALT_INV_registrador~71_q\ $end
$var wire 1 [% \CPU|nomeComponente|ALT_INV_registrador~55_q\ $end
$var wire 1 \% \CPU|nomeComponente|ALT_INV_registrador~62_q\ $end
$var wire 1 ]% \CPU|nomeComponente|ALT_INV_registrador~116_combout\ $end
$var wire 1 ^% \CPU|nomeComponente|ALT_INV_registrador~46_q\ $end
$var wire 1 _% \CPU|nomeComponente|ALT_INV_registrador~70_q\ $end
$var wire 1 `% \CPU|nomeComponente|ALT_INV_registrador~54_q\ $end
$var wire 1 a% \CPU|nomeComponente|ALT_INV_registrador~61_q\ $end
$var wire 1 b% \CPU|nomeComponente|ALT_INV_registrador~112_combout\ $end
$var wire 1 c% \CPU|nomeComponente|ALT_INV_registrador~45_q\ $end
$var wire 1 d% \CPU|nomeComponente|ALT_INV_registrador~69_q\ $end
$var wire 1 e% \CPU|nomeComponente|ALT_INV_registrador~53_q\ $end
$var wire 1 f% \CPU|nomeComponente|ALT_INV_registrador~60_q\ $end
$var wire 1 g% \CPU|nomeComponente|ALT_INV_registrador~108_combout\ $end
$var wire 1 h% \CPU|nomeComponente|ALT_INV_registrador~44_q\ $end
$var wire 1 i% \CPU|nomeComponente|ALT_INV_registrador~68_q\ $end
$var wire 1 j% \CPU|nomeComponente|ALT_INV_registrador~52_q\ $end
$var wire 1 k% \CPU|nomeComponente|ALT_INV_registrador~104_combout\ $end
$var wire 1 l% \CPU|nomeComponente|ALT_INV_registrador~100_combout\ $end
$var wire 1 m% \CPU|nomeComponente|ALT_INV_registrador~96_combout\ $end
$var wire 1 n% \CPU|nomeComponente|ALT_INV_registrador~92_combout\ $end
$var wire 1 o% \CPU|nomeComponente|ALT_INV_registrador~88_combout\ $end
$var wire 1 p% \CPU|nomeComponente|ALT_INV_registrador~84_combout\ $end
$var wire 1 q% \CPU|nomeComponente|ALT_INV_registrador~80_combout\ $end
$var wire 1 r% \CPU|nomeComponente|ALT_INV_registrador~76_combout\ $end
$var wire 1 s% \CPU|PC1|ALT_INV_dataOUT\ [8] $end
$var wire 1 t% \CPU|PC1|ALT_INV_dataOUT\ [7] $end
$var wire 1 u% \CPU|PC1|ALT_INV_dataOUT\ [6] $end
$var wire 1 v% \CPU|PC1|ALT_INV_dataOUT\ [5] $end
$var wire 1 w% \CPU|PC1|ALT_INV_dataOUT\ [4] $end
$var wire 1 x% \CPU|PC1|ALT_INV_dataOUT\ [3] $end
$var wire 1 y% \CPU|PC1|ALT_INV_dataOUT\ [2] $end
$var wire 1 z% \CPU|PC1|ALT_INV_dataOUT\ [1] $end
$var wire 1 {% \CPU|PC1|ALT_INV_dataOUT\ [0] $end
$var wire 1 |% \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 }% \CPU|DECODER1|ALT_INV_Equal1~1_combout\ $end
$var wire 1 ~% \RAM1|ALT_INV_ram~545_combout\ $end
$var wire 1 !& \RAM1|ALT_INV_ram~544_combout\ $end
$var wire 1 "& \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 #& \RAM1|ALT_INV_ram~543_combout\ $end
$var wire 1 $& \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 %& \RAM1|ALT_INV_ram~542_combout\ $end
$var wire 1 && \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 '& \RAM1|ALT_INV_ram~541_combout\ $end
$var wire 1 (& \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 )& \RAM1|ALT_INV_ram~540_combout\ $end
$var wire 1 *& \RAM1|ALT_INV_ram~539_combout\ $end
$var wire 1 +& \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 ,& \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 -& \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 .& \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 /& \RAM1|ALT_INV_ram~538_combout\ $end
$var wire 1 0& \RAM1|ALT_INV_ram~537_combout\ $end
$var wire 1 1& \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 2& \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 3& \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 4& \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 5& \RAM1|ALT_INV_ram~536_combout\ $end
$var wire 1 6& \RAM1|ALT_INV_ram~535_combout\ $end
$var wire 1 7& \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 8& \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 9& \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 :& \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ;& \RAM1|ALT_INV_ram~534_combout\ $end
$var wire 1 <& \RAM1|ALT_INV_ram~533_combout\ $end
$var wire 1 =& \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 >& \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 ?& \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 @& \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 A& \RAM1|ALT_INV_ram~532_combout\ $end
$var wire 1 B& \RAM1|ALT_INV_ram~531_combout\ $end
$var wire 1 C& \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 D& \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 E& \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 F& \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 G& \RAM1|ALT_INV_ram~530_combout\ $end
$var wire 1 H& \RAM1|ALT_INV_ram~529_combout\ $end
$var wire 1 I& \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 J& \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 K& \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 L& \RAM1|ALT_INV_ram~16_q\ $end
$var wire 1 M& \CPU|DECODER1|ALT_INV_Sinais_Controle[4]~0_combout\ $end
$var wire 1 N& \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 O& \RAM1|ALT_INV_ram~528_combout\ $end
$var wire 1 P& \RAM1|ALT_INV_ram~527_combout\ $end
$var wire 1 Q& \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 R& \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 S& \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 T& \RAM1|ALT_INV_ram~15_q\ $end
$var wire 1 U& \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 V& \CPU|DECODER1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 W& \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 X& \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 Y& \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 Z& \DEC3X8|ALT_INV_Mux7~2_combout\ $end
$var wire 1 [& \DEC3X8|ALT_INV_Mux7~0_combout\ $end
$var wire 1 \& \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 ]& \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 ^& \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 _& \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 `& \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 a& \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 b& \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 c& \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 d& \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 e& \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 f& \REGLED9|ALT_INV_DOUT~q\ $end
$var wire 1 g& \REGLED8|ALT_INV_DOUT~q\ $end
$var wire 1 h& \CPU|nomeComponente|ALT_INV_registrador~35_q\ $end
$var wire 1 i& \CPU|nomeComponente|ALT_INV_registrador~19_q\ $end
$var wire 1 j& \CPU|nomeComponente|ALT_INV_registrador~43_q\ $end
$var wire 1 k& \CPU|nomeComponente|ALT_INV_registrador~27_q\ $end
$var wire 1 l& \CPU|nomeComponente|ALT_INV_registrador~34_q\ $end
$var wire 1 m& \CPU|nomeComponente|ALT_INV_registrador~18_q\ $end
$var wire 1 n& \CPU|nomeComponente|ALT_INV_registrador~42_q\ $end
$var wire 1 o& \CPU|nomeComponente|ALT_INV_registrador~26_q\ $end
$var wire 1 p& \CPU|nomeComponente|ALT_INV_registrador~33_q\ $end
$var wire 1 q& \CPU|nomeComponente|ALT_INV_registrador~17_q\ $end
$var wire 1 r& \CPU|nomeComponente|ALT_INV_registrador~41_q\ $end
$var wire 1 s& \CPU|nomeComponente|ALT_INV_registrador~25_q\ $end
$var wire 1 t& \CPU|nomeComponente|ALT_INV_registrador~32_q\ $end
$var wire 1 u& \CPU|nomeComponente|ALT_INV_registrador~16_q\ $end
$var wire 1 v& \CPU|nomeComponente|ALT_INV_registrador~40_q\ $end
$var wire 1 w& \CPU|nomeComponente|ALT_INV_registrador~24_q\ $end
$var wire 1 x& \CPU|nomeComponente|ALT_INV_registrador~31_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
x+
0Z
0[
0n
1o
xp
1q
1r
1s
1t
1u
1v
0w
xx
01!
02!
xf!
xg!
xh!
xi!
xj!
xk!
xl!
xm!
xn!
xo!
xp!
xq!
xr!
xs!
xt!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
1."
0/"
00"
01"
02"
03"
04"
15"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
1C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
1U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
1g"
1h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
1s"
1t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
1%#
1&#
1'#
1(#
1)#
0*#
1+#
1,#
1-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
1;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
1H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
1R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
1f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
1p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
1z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
1'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
10$
01$
02$
03$
04$
05$
06$
07$
08$
09$
0:$
1;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
0C$
1D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
0L$
0M$
0N$
1O$
0P$
0Q$
0R$
0S$
0T$
0U$
0V$
0W$
1X$
0Y$
0Z$
0[$
0\$
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
1f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
1o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
1*%
0+%
1,%
1-%
1.%
1/%
10%
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
1@%
1A%
1B%
1C%
0D%
1E%
1F%
1G%
1H%
0I%
1J%
1K%
1L%
1M%
0N%
1O%
1P%
1Q%
1R%
0S%
1T%
1U%
1V%
1W%
0X%
1Y%
1Z%
1[%
1\%
0]%
1^%
1_%
1`%
1a%
0b%
1c%
1d%
1e%
1f%
0g%
1h%
1i%
1j%
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
1B&
1C&
1D&
1E&
1F&
1G&
1H&
1I&
1J&
1K&
1L&
0M&
0N&
1O&
1P&
1Q&
1R&
1S&
1T&
1U&
0V&
1W&
0X&
1Y&
1Z&
1[&
1\&
1]&
1^&
1_&
1`&
1a&
1b&
0c&
1d&
0e&
1f&
1g&
1h&
1i&
1j&
1k&
1l&
1m&
1n&
1o&
1p&
1q&
1r&
1s&
1t&
1u&
1v&
1w&
1x&
xy
xz
x{
x|
x}
x~
x!!
x"!
x#!
x$!
x%!
x&!
x'!
x(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
13!
04!
05!
06!
07!
08!
09!
1:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
0C!
0D!
0E!
0F!
0G!
1H!
0I!
0J!
0K!
0L!
0M!
0N!
1O!
0P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
1s%
1t%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
0"
0#
0$
0%
0&
0'
0(
0)
0*
1,
0-
0.
0/
00
01
02
13
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
1A
0B
0C
0D
0E
0F
0G
1H
0I
0J
0K
0L
0M
0N
1O
0P
0Q
0R
0S
0T
0U
xV
xW
xX
xY
0\
0]
0^
0_
0`
0a
0b
0c
xd
xe
xf
xg
xh
xi
xj
xk
xl
xm
$end
#5000
1!
1w
1T"
1)%
1.#
0j%
0{%
0U"
1i"
1Z"
1e"
1>#
0r%
0`&
0]&
1K"
1j"
0t"
1w"
0(#
0,#
1f"
0&#
1G#
1e!
0_&
1M&
0[&
1V&
1*
0H#
1[#
1&#
0'#
0-#
1r$
0\#
1o#
0Z&
1s$
0p#
1&$
0'$
1:$
0;$
1N$
0O$
1e$
0f$
#10000
0!
0w
0T"
#15000
1!
1w
1T"
0)%
1(%
1t$
0g&
0z%
1{%
1U"
0i"
0Z"
0e"
0j"
1m"
0)#
0+#
1N&
1X&
1`&
1]&
1}!
1L"
0K"
1n"
1j"
0m"
1t"
0w"
1(#
1,#
0f"
1T#
1h#
1|#
12$
1F$
1Z$
1q$
0;#
0R#
0f#
0z#
00$
0D$
0X$
0o$
11!
1d!
0e!
0n"
1D%
1I%
1N%
1S%
1X%
1]%
1b%
1g%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1_&
0M&
1[&
0V&
1Z
0*
1)
0&#
1'#
19#
0r$
1H#
1\#
1p#
1'$
1;$
1O$
1f$
0>#
0T#
0h#
0|#
02$
0F$
0Z$
0q$
1k%
1l%
1m%
1n%
1o%
1p%
1q%
1r%
1Z&
1&#
0G#
0H#
0\#
0p#
0'$
0;$
0O$
0f$
1H#
0[#
1\#
0o#
1p#
0&$
1'$
0:$
1;$
0N$
1O$
0e$
1f$
#20000
0!
0w
0T"
#25000
1!
1w
1T"
1)%
1:#
0@%
0{%
0U"
1i"
1Z"
0g"
1;#
1+%
0]&
1K"
0j"
1m"
0g%
0t"
1w"
0(#
0,#
0h"
1e!
1>#
1n"
1c&
1M&
0[&
1V&
1*
0r%
1x"
09#
0&#
1G#
0'#
1&#
0|%
0H#
1[#
1y"
0\#
1o#
0p#
1&$
0'$
1:$
0;$
1N$
0O$
1e$
0f$
#30000
0!
0w
0T"
#35000
1!
1w
1T"
0)%
0(%
1'%
1z"
0T&
0y%
1z%
1{%
1U"
0i"
1j"
0m"
0Z"
1["
1\"
0n"
1o"
1@#
1##
0P&
0*%
0^&
0\&
1]&
1M"
0L"
0K"
1p"
1n"
0o"
0j"
0w"
1u"
0x"
1,#
1$#
1c!
0d!
0e!
0p"
0O&
0M&
1|%
0}%
1[&
0*
0)
1(
0%#
1H#
0[#
1\#
0o#
1p#
0&$
1'$
0:$
1;$
0N$
1O$
0e$
1f$
0y"
19#
1'#
0f$
0O$
0;$
0'$
0p#
0\#
0&#
#40000
0!
0w
0T"
#45000
1!
1w
1T"
1)%
0:#
1Q#
0<%
1@%
0{%
0U"
1i"
1Z"
0["
0\"
1g"
0@#
0;#
1R#
1*%
0+%
1^&
1\&
0]&
1K"
1j"
0b%
1g%
1w"
0u"
0,#
1h"
1e!
0>#
1T#
0c&
1M&
1}%
0[&
1*
0q%
1r%
1x"
1%#
0H#
1[#
1\#
1p#
1'$
1;$
1O$
1f$
09#
0##
1&#
0G#
0&#
1H#
1P&
0|%
0H#
0\#
1o#
1&#
1{"
0$#
0p#
1&$
1O&
0&#
1G#
0'#
0'$
1:$
0;$
1N$
1H#
0O$
1e$
0f$
#50000
0!
0w
0T"
#55000
1!
1w
1T"
0)%
1(%
1B#
0K&
0z%
1{%
1U"
0i"
1@#
1["
0g"
0j"
1m"
1E#
0H&
1+%
0\&
0*%
1L"
0K"
0n"
1o"
1j"
0m"
0w"
1(#
1,#
0h"
1F#
1I#
1d!
0e!
1n"
0o"
1p"
0G&
03%
1c&
0M&
1[&
0*
1)
0x"
19#
1y"
0{"
1##
0E#
0H#
1J#
0p"
1H&
0P&
1|%
0y"
1$#
0F#
0I#
1G&
13%
0O&
1&#
0G#
1'#
1H#
0J#
0H#
#60000
0!
0w
0T"
#65000
1!
1w
1T"
1)%
1:#
0Q#
1<%
0@%
0{%
0U"
1i"
0["
1e"
1g"
0@#
1;#
0R#
1*%
0+%
0`&
1\&
1K"
0j"
1m"
1b%
0g%
1w"
0(#
0,#
1f"
1h"
1e!
1>#
0T#
0n"
1o"
0c&
0_&
1M&
0[&
1*
1q%
0r%
09#
1r$
0##
1E#
1p"
0&#
1G#
1H#
0[#
0H&
1P&
0Z&
0$#
1I#
1\#
0o#
0H#
1[#
0G&
1O&
0\#
1o#
1p#
0&$
1&#
0'#
1'$
0:$
0p#
1&$
0'$
1:$
1;$
0N$
1O$
0e$
0;$
1N$
0O$
1e$
1f$
0f$
#70000
0!
0w
0T"
#75000
1!
1w
1T"
0)%
0(%
0'%
1&%
0x%
1y%
1z%
1{%
1U"
0i"
1j"
0m"
1n"
0o"
0g"
1k"
0p"
1q"
0,%
1+%
1N"
0M"
0L"
0K"
1r"
1p"
0q"
0n"
0j"
0h"
1l"
1b!
0c!
0d!
0e!
0r"
0d&
1c&
0*
0)
0(
1'
0E#
1u$
1H&
0I#
1G&
#80000
0!
0w
0T"
#85000
1!
1w
1T"
1)%
1v$
0f&
0{%
0U"
1i"
1X"
0Z"
0e"
1g"
0k"
1+#
0N&
1,%
0+%
1`&
1]&
0b&
1~!
1K"
1j"
1`"
1v"
1t"
0w"
1(#
1,#
0f"
1h"
0l"
0;#
12!
1e!
1g%
1d&
0c&
1_&
0M&
1[&
0V&
0U&
0a&
1[
1*
1\#
0o#
1^#
1'$
0:$
1($
1O$
0e$
1P$
13#
0r$
0&#
1'#
1E#
0>#
1r%
0H&
1Z&
1f$
1;$
0N$
1p#
0&$
1&#
0G#
0'$
0O$
1H#
0[#
0\#
#90000
0!
0w
0T"
#95000
1!
1w
1T"
0)%
1(%
14#
1b#
1,$
1T$
0o&
0w&
0:%
0B%
0z%
1{%
1U"
0i"
0X"
1Y"
1Z"
0`"
1e"
0g"
0j"
1m"
1;#
1f#
10$
1X$
0I%
0S%
0]%
0g%
1+%
0`&
1a&
0]&
0Y&
1b&
1L"
0K"
1n"
1j"
0m"
0Y"
0v"
0p#
1r#
0;$
1<$
0f$
1g$
0t"
1w"
0(#
0,#
1\#
0^#
1'$
0($
1O$
0P$
1f"
0h"
1>#
1h#
12$
1Z$
1d!
0e!
0n"
0l%
0n%
0p%
0r%
1c&
0_&
1M&
0[&
1V&
1U&
1Y&
0*
1)
1I#
1p#
0r#
1;$
0<$
1f$
0g$
03#
1r$
1##
0'#
1?#
0E#
1G#
0\#
1o#
0'$
1:$
0O$
1e$
1H&
0P&
0Z&
0G&
0f$
0;$
1N$
0p#
1&$
0H#
1[#
1$#
0I#
1\#
1'$
1O$
1G&
0O&
0&#
1'#
#100000
0!
0w
0T"
#105000
1!
1w
1T"
1)%
1~$
1|$
1z$
1x$
0{%
0U"
1i"
1X"
0Z"
0e"
1k"
1*#
0+#
1N&
0W&
0,%
1`&
1]&
0b&
1{!
1y!
1w!
1u!
1K"
0j"
1m"
1Y"
1v"
1t"
0w"
1(#
1,#
0f"
1l"
0;#
0f#
00$
0X$
1*!
1,!
1.!
10!
1e!
1n"
1I%
1S%
1]%
1g%
0d&
1_&
0M&
1[&
0V&
0U&
0Y&
1c
1a
1_
1]
1*
0$#
1&#
0'#
1p#
0&$
1r#
1;$
0N$
1<$
1f$
1g$
17#
0r$
0##
0?#
1H#
0[#
1J#
0>#
0h#
02$
0Z$
1l%
1n%
1p%
1r%
1P&
1Z&
1O&
0\#
0O$
0'$
0&#
1\#
0o#
1'$
0:$
1O$
0e$
0f$
0;$
0p#
#110000
0!
0w
0T"
#115000
1!
1w
1T"
0)%
0(%
1'%
1P#
1x#
1B$
1m$
0h&
0p&
0x&
0;%
0y%
1z%
1{%
1U"
0i"
0Y"
1`"
1j"
0m"
0X"
1Z"
1e"
0k"
0n"
1o"
1R#
1z#
1D$
1o$
0D%
0N%
0X%
0b%
1,%
0`&
0]&
1b&
0a&
1Y&
1M"
0L"
0K"
0p"
1q"
1n"
0o"
0j"
1p#
0r#
1;$
0<$
1f$
0g$
0\#
1^#
0'$
1($
0O$
1P$
0`"
0v"
0t"
1w"
0(#
0,#
1f"
0l"
1T#
1|#
1F$
1q$
1c!
0d!
0e!
1p"
0q"
1r"
0k%
0m%
0o%
0q%
1d&
0_&
1M&
0[&
1V&
1U&
1a&
0*
0)
1(
1\#
0^#
1'$
0($
1O$
0P$
07#
1r$
1##
1?#
0J#
1[#
0p#
1&$
0;$
1N$
0f$
0r"
0P&
0Z&
0O$
1e$
0'$
1:$
0\#
1o#
1$#
1p#
1;$
1f$
0O&
1&#
0G#
1'#
0H#
#120000
0!
0w
0T"
#125000
1!
1w
1T"
1)%
0~$
1}$
0|$
1{$
0z$
1y$
0x$
1w$
0{%
0U"
1i"
0Z"
1["
0e"
0*#
1W&
1`&
0\&
1]&
1|!
0{!
1z!
0y!
1x!
0w!
1v!
0u!
1K"
1j"
0w"
0f"
1;#
0R#
0z#
0D$
0o$
1)!
0*!
1+!
0,!
1-!
0.!
1/!
00!
1e!
1D%
1N%
1X%
1b%
0g%
1_&
1[&
0c
1b
0a
1`
0_
1^
0]
1\
1*
0?#
0r$
1>#
0T#
0|#
0F$
0q$
1k%
1m%
1o%
1q%
0r%
1Z&
0&#
1G#
1H#
0[#
0p#
0;$
0f$
1\#
0o#
0H#
1[#
0\#
1o#
1p#
0&$
1'$
0:$
0p#
1&$
0'$
1:$
1;$
0N$
1O$
0e$
0;$
1N$
0O$
1e$
1f$
0f$
#130000
0!
0w
0T"
#135000
1!
1w
1T"
0)%
1(%
0z%
1{%
1U"
0i"
0j"
1m"
1L"
0K"
0n"
1o"
1j"
0m"
1d!
0e!
1n"
0o"
0p"
1q"
0*
1)
1r"
1p"
0q"
0r"
#140000
0!
0w
0T"
#145000
1!
1w
1T"
1)%
0{%
0U"
1i"
1K"
0j"
1m"
1e!
0n"
1o"
1*
0p"
1q"
1r"
#150000
0!
0w
0T"
#155000
1!
1w
1T"
0)%
0(%
0'%
0&%
1%%
0w%
1x%
1y%
1z%
1{%
1U"
0i"
1j"
0m"
1n"
0o"
0["
1g"
1p"
0q"
1)#
1+#
0r"
1V"
0s"
1e&
0N&
0X&
0+%
1\&
1O"
0N"
0M"
0L"
0K"
1W"
1r"
0V"
0p"
0n"
0j"
1R#
1f#
1z#
10$
1D$
1X$
1o$
0)#
0+#
1a!
0b!
0c!
0d!
0e!
0W"
1N&
1X&
0D%
0I%
0N%
0S%
0X%
0]%
0b%
0*
0)
0(
0'
1&
1T#
1h#
1|#
12$
1F$
1Z$
1q$
0R#
0f#
0z#
00$
0D$
0X$
0o$
1D%
1I%
1N%
1S%
1X%
1]%
1b%
0k%
0l%
0m%
0n%
0o%
0p%
0q%
1H#
1\#
1p#
1'$
1;$
1O$
1f$
0T#
0h#
0|#
02$
0F$
0Z$
0q$
1k%
1l%
1m%
1n%
1o%
1p%
1q%
0H#
0\#
0p#
0'$
0;$
0O$
0f$
#160000
0!
0w
0T"
#165000
1!
1w
1T"
1)%
0{%
0U"
1i"
1Z"
1e"
0`&
0]&
1K"
1j"
1e!
1*
#170000
0!
0w
0T"
#175000
1!
1w
1T"
0)%
1(%
0z%
1{%
1U"
0i"
0Z"
0e"
0j"
1m"
1`&
1]&
1L"
0K"
1n"
1j"
0m"
1d!
0e!
0n"
0*
1)
#180000
0!
0w
0T"
#185000
1!
1w
1T"
1)%
0{%
0U"
1i"
1Z"
0g"
1+%
0]&
1K"
0j"
1m"
1e!
1n"
1*
#190000
0!
0w
0T"
#195000
1!
1w
1T"
0)%
0(%
1'%
0y%
1z%
1{%
1U"
0i"
1j"
0m"
0Z"
1["
0n"
1o"
0\&
1]&
1M"
0L"
0K"
1p"
1n"
0o"
0j"
1c!
0d!
0e!
0p"
0*
0)
1(
#200000
0!
0w
0T"
#205000
1!
1w
1T"
1)%
0{%
0U"
1i"
1Z"
0["
1g"
0+%
1\&
0]&
1K"
1j"
1e!
1*
#210000
0!
0w
0T"
#215000
1!
1w
1T"
0)%
1(%
0z%
1{%
1U"
0i"
1["
0g"
0j"
1m"
1+%
0\&
1L"
0K"
0n"
1o"
1j"
0m"
1d!
0e!
1n"
0o"
1p"
0*
1)
0p"
#220000
0!
0w
0T"
#225000
1!
1w
1T"
1)%
0{%
0U"
1i"
0["
1e"
1g"
0+%
0`&
1\&
1K"
0j"
1m"
1e!
0n"
1o"
1*
1p"
#230000
0!
0w
0T"
#235000
1!
1w
1T"
0)%
0(%
0'%
1&%
0x%
1y%
1z%
1{%
1U"
0i"
1j"
0m"
1n"
0o"
0g"
1k"
0p"
1q"
0,%
1+%
1N"
0M"
0L"
0K"
0r"
1V"
1p"
0q"
0n"
0j"
1b!
0c!
0d!
0e!
1r"
0V"
1W"
0*
0)
0(
1'
0W"
#240000
0!
0w
0T"
#245000
1!
1w
1T"
1)%
0{%
0U"
1i"
1X"
0Z"
0e"
1g"
0k"
1,%
0+%
1`&
1]&
0b&
1K"
1j"
1e!
1*
#250000
0!
0w
0T"
#255000
1!
1w
1T"
0)%
1(%
0z%
1{%
1U"
0i"
0X"
1Z"
1e"
0g"
0j"
1m"
1+%
0`&
0]&
1b&
1L"
0K"
1n"
1j"
0m"
1d!
0e!
0n"
0*
1)
#260000
0!
0w
0T"
#265000
1!
1w
1T"
1)%
0{%
0U"
1i"
1X"
0Z"
0e"
1k"
0,%
1`&
1]&
0b&
1K"
0j"
1m"
1e!
1n"
1*
#270000
0!
0w
0T"
#275000
1!
1w
1T"
0)%
0(%
1'%
0y%
1z%
1{%
1U"
0i"
1j"
0m"
0X"
1Z"
1e"
0k"
0n"
1o"
1,%
0`&
0]&
1b&
1M"
0L"
0K"
0p"
1q"
1n"
0o"
0j"
1c!
0d!
0e!
1p"
0q"
0r"
1V"
0*
0)
1(
1W"
1r"
0V"
0W"
#280000
0!
0w
0T"
#285000
1!
1w
1T"
1)%
0{%
0U"
1i"
0Z"
1["
0e"
1`&
0\&
1]&
1K"
1j"
1e!
1*
#290000
0!
0w
0T"
#295000
1!
1w
1T"
0)%
1(%
0z%
1{%
1U"
0i"
0j"
1m"
1L"
0K"
0n"
1o"
1j"
0m"
1d!
0e!
1n"
0o"
0p"
1q"
0*
1)
0r"
1V"
1p"
0q"
1r"
0V"
1W"
0W"
#300000
