[2025-09-16 19:11:44] START suite=gap trace=605.mcf_s-484B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5023876 heartbeat IPC: 1.99 cumulative IPC: 1.99 (Simulation time: 00 hr 00 min 56 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9583932 heartbeat IPC: 2.193 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 49 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9583932 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 49 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9583932 cumulative IPC: 2.087 (Simulation time: 00 hr 01 min 49 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 29629343 heartbeat IPC: 0.4989 cumulative IPC: 0.4989 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 50514118 heartbeat IPC: 0.4788 cumulative IPC: 0.4886 (Simulation time: 00 hr 07 min 09 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 72480719 heartbeat IPC: 0.4552 cumulative IPC: 0.477 (Simulation time: 00 hr 10 min 00 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 93359945 heartbeat IPC: 0.4789 cumulative IPC: 0.4775 (Simulation time: 00 hr 12 min 43 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 119206396 heartbeat IPC: 0.3869 cumulative IPC: 0.4561 (Simulation time: 00 hr 16 min 01 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 146063319 heartbeat IPC: 0.3723 cumulative IPC: 0.4396 (Simulation time: 00 hr 19 min 21 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 169039567 heartbeat IPC: 0.4352 cumulative IPC: 0.439 (Simulation time: 00 hr 22 min 24 sec)
Heartbeat CPU 0 instructions: 100000009 cycles: 189260152 heartbeat IPC: 0.4945 cumulative IPC: 0.4452 (Simulation time: 00 hr 25 min 01 sec)
Heartbeat CPU 0 instructions: 110000010 cycles: 210289609 heartbeat IPC: 0.4755 cumulative IPC: 0.4484 (Simulation time: 00 hr 27 min 38 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 218674383 cumulative IPC: 0.4573 (Simulation time: 00 hr 30 min 02 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 218674383 cumulative IPC: 0.4573 (Simulation time: 00 hr 30 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-484B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4573 instructions: 100000002 cycles: 218674383
CPU 0 Branch Prediction Accuracy: 98.16% MPKI: 1.82 Average ROB Occupancy at Mispredict: 146.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.82
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 24681941
LQ_STALL: 2328411
SQ_STALL: 60403410


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 50.388138
REPLAY_LOAD: 54.400288
NON_REPLAY_LOAD: 80.98785

== Total ==
ADDR_TRANS: 67117
REPLAY_LOAD: 603952
NON_REPLAY_LOAD: 24010872

== Counts ==
ADDR_TRANS: 1332
REPLAY_LOAD: 11102
NON_REPLAY_LOAD: 296475

cpu0->cpu0_STLB TOTAL        ACCESS:     217572 HIT:     143319 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     217572 HIT:     143319 MISS:      74253 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 298.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3424862 HIT:     701102 MISS:    2723760 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    2442980 HIT:      47412 MISS:    2395568 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     249082 HIT:       8538 MISS:     240544 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     642569 HIT:     640917 MISS:       1652 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      90231 HIT:       4235 MISS:      85996 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 140.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16089274 HIT:   16089274 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16089274 HIT:   16089274 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   50412308 HIT:   46434205 MISS:    3978103 MSHR_MERGE:    1195801
cpu0->cpu0_L1D LOAD         ACCESS:   23829764 HIT:   20960763 MISS:    2869001 MSHR_MERGE:     426020
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   26433904 HIT:   25415056 MISS:    1018848 MSHR_MERGE:     769758
cpu0->cpu0_L1D TRANSLATION  ACCESS:     148640 HIT:      58386 MISS:      90254 MSHR_MERGE:         23
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 149.5 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14259714 HIT:   14259714 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14259714 HIT:   14259714 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46711362 HIT:   46375094 MISS:     336268 MSHR_MERGE:     118696
cpu0->cpu0_DTLB LOAD         ACCESS:   46711362 HIT:   46375094 MISS:     336268 MSHR_MERGE:     118696
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 106.1 cycles
cpu0->LLC TOTAL        ACCESS:    3322282 HIT:     603014 MISS:    2719268 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    2395568 HIT:       3546 MISS:    2392022 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     240544 HIT:         44 MISS:     240500 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     600174 HIT:     599093 MISS:       1081 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      85996 HIT:        331 MISS:      85665 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      17867
  ROW_BUFFER_MISS:    2700293
  AVG DBUS CONGESTED CYCLE: 6.344
Channel 0 WQ ROW_BUFFER_HIT:     107732
  ROW_BUFFER_MISS:     491278
  FULL:          0
Channel 0 REFRESHES ISSUED:      18223

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       107217         4697          711        79637
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           22           13            3       111691
  STLB miss resolved @ L2C                0            0            1            3         6990
  STLB miss resolved @ LLC                0            4            0            1          470
  STLB miss resolved @ MEM                0          107           34           23        81324

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:41:46] END   suite=gap trace=605.mcf_s-484B (rc=0)
