{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596732232546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596732232554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 06 13:43:52 2020 " "Processing started: Thu Aug 06 13:43:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596732232554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732232554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-blinkLed -c CPU-blinkLed " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-blinkLed -c CPU-blinkLed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732232555 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596732234304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596732234304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/de0_nano_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/de0_nano_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC " "Found entity 1: DE0_NANO_SOPC" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_irq_mapper " "Found entity 1: DE0_NANO_SOPC_irq_mapper" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_irq_mapper.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253334 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_rsp_mux " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_rsp_mux" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_rsp_demux " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_rsp_demux" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_cmd_mux " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_cmd_mux" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_cmd_demux " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_cmd_demux" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253364 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOPC_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253376 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOPC_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253377 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_mm_interconnect_0_router_005 " "Found entity 2: DE0_NANO_SOPC_mm_interconnect_0_router_005" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOPC_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOPC_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253380 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_mm_interconnect_0_router_002 " "Found entity 2: DE0_NANO_SOPC_mm_interconnect_0_router_002" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOPC_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253383 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOPC_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253385 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_mm_interconnect_0_router_001 " "Found entity 2: DE0_NANO_SOPC_mm_interconnect_0_router_001" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253385 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE0_NANO_SOPC_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253389 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE0_NANO_SOPC_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE0_NANO_SOPC_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1596732253390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_mm_interconnect_0_router_default_decode " "Found entity 1: DE0_NANO_SOPC_mm_interconnect_0_router_default_decode" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253391 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_mm_interconnect_0_router " "Found entity 2: DE0_NANO_SOPC_mm_interconnect_0_router" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_pio_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_pio_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_pio_led " "Found entity 1: DE0_NANO_SOPC_pio_led" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_pio_led.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_pio_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_onchip_memory2 " "Found entity 1: DE0_NANO_SOPC_onchip_memory2" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2 " "Found entity 1: DE0_NANO_SOPC_nios2_gen2" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module " "Found entity 2: DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOPC_nios2_gen2_cpu_bht_module " "Found entity 3: DE0_NANO_SOPC_nios2_gen2_cpu_bht_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module " "Found entity 4: DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module " "Found entity 5: DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module " "Found entity 6: DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module " "Found entity 7: DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module " "Found entity 8: DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug " "Found entity 9: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break " "Found entity 10: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk " "Found entity 11: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk " "Found entity 12: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace " "Found entity 13: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode " "Found entity 14: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace " "Found entity 15: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo " "Found entity 19: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib " "Found entity 20: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im " "Found entity 21: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_performance_monitors " "Found entity 22: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_performance_monitors" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg " "Found entity 23: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module " "Found entity 24: DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem " "Found entity 25: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci " "Found entity 26: DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE0_NANO_SOPC_nios2_gen2_cpu " "Found entity 27: DE0_NANO_SOPC_nios2_gen2_cpu" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_nios2_gen2_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_nios2_gen2_cpu_test_bench " "Found entity 1: DE0_NANO_SOPC_nios2_gen2_cpu_test_bench" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_test_bench.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano_sopc/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de0_nano_sopc/synthesis/submodules/de0_nano_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: DE0_NANO_SOPC_jtag_uart_sim_scfifo_w" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253658 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE0_NANO_SOPC_jtag_uart_scfifo_w " "Found entity 2: DE0_NANO_SOPC_jtag_uart_scfifo_w" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253658 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE0_NANO_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: DE0_NANO_SOPC_jtag_uart_sim_scfifo_r" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253658 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE0_NANO_SOPC_jtag_uart_scfifo_r " "Found entity 4: DE0_NANO_SOPC_jtag_uart_scfifo_r" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253658 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE0_NANO_SOPC_jtag_uart " "Found entity 5: DE0_NANO_SOPC_jtag_uart" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253658 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "CPU-blinkLed.v " "Can't analyze file -- file CPU-blinkLed.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1596732253663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpublinkled.v 1 1 " "Found 1 design units, including 1 entities, in source file cpublinkled.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPUblinkLed " "Found entity 1: CPUblinkLed" {  } { { "CPUblinkLed.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/CPUblinkLed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732253665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732253665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPUblinkLed " "Elaborating entity \"CPUblinkLed\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596732253955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC DE0_NANO_SOPC:DE0_NANO_SOPC_inst " "Elaborating entity \"DE0_NANO_SOPC\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\"" {  } { { "CPUblinkLed.v" "DE0_NANO_SOPC_inst" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/CPUblinkLed.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732253983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_jtag_uart DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"DE0_NANO_SOPC_jtag_uart\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "jtag_uart" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_jtag_uart_scfifo_w DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"DE0_NANO_SOPC_jtag_uart_scfifo_w\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "the_DE0_NANO_SOPC_jtag_uart_scfifo_w" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "wfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732254607 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732254607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732254685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732254685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732254726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732254726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732254771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732254771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732254872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732254872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732254970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732254970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732254971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732255092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732255092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_w:the_DE0_NANO_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732255094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_jtag_uart_scfifo_r DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_r:the_DE0_NANO_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"DE0_NANO_SOPC_jtag_uart_scfifo_r\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|DE0_NANO_SOPC_jtag_uart_scfifo_r:the_DE0_NANO_SOPC_jtag_uart_scfifo_r\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "the_DE0_NANO_SOPC_jtag_uart_scfifo_r" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732255133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732255647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732255700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732255700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732255700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732255700 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732255700 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732255700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732256667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE0_NANO_SOPC_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732256893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2 " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "nios2_gen2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732256969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2.v" "cpu" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_test_bench DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_test_bench:the_DE0_NANO_SOPC_nios2_gen2_cpu_test_bench " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_test_bench\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_test_bench:the_DE0_NANO_SOPC_nios2_gen2_cpu_test_bench\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_test_bench" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 5929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_ic_data" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 6931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732257845 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732257845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732257931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732257931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 6997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732257985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258056 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732258056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ad1 " "Found entity 1: altsyncram_7ad1" {  } { { "db/altsyncram_7ad1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_7ad1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732258130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732258130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ad1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated " "Elaborating entity \"altsyncram_7ad1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_7ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_bht_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_bht_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_bht" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 7195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258318 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732258318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_97d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732258402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732258402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_bht_module:DE0_NANO_SOPC_nios2_gen2_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 8136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258500 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258501 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732258501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_fic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732258583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732258583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b_module:DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_register_bank_b" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 8154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 8611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258883 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732258883 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732258883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_vkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_vkp2 " "Found entity 1: altera_mult_add_vkp2" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732258970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732258970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_vkp2 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated " "Elaborating entity \"altera_mult_add_vkp2\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732258975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732259215 ""}  } { { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732259215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259237 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259275 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259316 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259373 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259463 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259547 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259633 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259682 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259797 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732259847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260014 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260101 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260243 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260327 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260427 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_vkp2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altera_mult_add_vkp2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732260452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 9033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261622 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732261622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1gc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1gc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1gc1 " "Found entity 1: altsyncram_1gc1" {  } { { "db/altsyncram_1gc1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_1gc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732261693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732261693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1gc1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated " "Elaborating entity \"altsyncram_1gc1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_1gc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_data" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 9099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732261806 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732261806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_kdf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732261895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732261895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_data_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 9211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732261981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732262015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732262015 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732262015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_r3d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732262107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732262107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim_module:DE0_NANO_SOPC_nios2_gen2_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732262109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_nios2_rtl" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 9790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732262296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 9995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732262822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732262966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263062 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263110 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732263110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_break" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_xbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dbrk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_itrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode:DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_dtrace\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_td_mode:DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_pib" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci_im" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_avalon_reg" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732263998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732263998 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732263998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732264097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732264097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_ocimem\|DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram_module:DE0_NANO_SOPC_nios2_gen2_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_tck" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk " "Elaborating entity \"DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_sysclk" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264479 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732264479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264483 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci:the_DE0_NANO_SOPC_nios2_gen2_cpu_nios2_oci\|DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper:the_DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE0_NANO_SOPC_nios2_gen2_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_onchip_memory2 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2 " "Elaborating entity \"DE0_NANO_SOPC_onchip_memory2\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "onchip_memory2" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" "the_altsyncram" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE0_NANO_SOPC_onchip_memory2.hex " "Parameter \"init_file\" = \"DE0_NANO_SOPC_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 6500 " "Parameter \"maximum_depth\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6500 " "Parameter \"numwords_a\" = \"6500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732264672 ""}  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732264672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qhh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qhh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qhh1 " "Found entity 1: altsyncram_qhh1" {  } { { "db/altsyncram_qhh1.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/altsyncram_qhh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732264770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732264770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qhh1 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qhh1:auto_generated " "Elaborating entity \"altsyncram_qhh1\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_qhh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732264771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_pio_led DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_pio_led:pio_led " "Elaborating entity \"DE0_NANO_SOPC_pio_led\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_pio_led:pio_led\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "pio_led" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "mm_interconnect_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_data_master_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_instruction_master_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_instruction_master_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_debug_mem_slave_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_debug_mem_slave_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_led_s1_translator\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "pio_led_s1_translator" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_data_master_agent\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_instruction_master_agent\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_instruction_master_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732265948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router:router " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router:router\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "router" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_default_decode DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router:router\|DE0_NANO_SOPC_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_default_decode\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router:router\|DE0_NANO_SOPC_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_001 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_001\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_001:router_001\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "router_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_001:router_001\|DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_001:router_001\|DE0_NANO_SOPC_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_002 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_002\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_002:router_002\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "router_002" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_002:router_002\|DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_002:router_002\|DE0_NANO_SOPC_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_005 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_005\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_005:router_005\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "router_005" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_005:router_005\|DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_router_005:router_005\|DE0_NANO_SOPC_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_router_005.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_data_master_limiter\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "nios2_gen2_data_master_limiter" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_cmd_demux DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_cmd_demux\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_cmd_mux DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_cmd_mux\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_rsp_demux DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_rsp_demux\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "rsp_demux_003" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_rsp_mux DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_rsp_mux\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732266880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_mm_interconnect_0:mm_interconnect_0\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE0_NANO_SOPC_irq_mapper DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"DE0_NANO_SOPC_irq_mapper\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_irq_mapper:irq_mapper\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "irq_mapper" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" "rst_controller" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/DE0_NANO_SOPC.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732267573 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596732270791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.06.13:44:38 Progress: Loading sld0a41778d/alt_sld_fab_wrapper_hw.tcl " "2020.08.06.13:44:38 Progress: Loading sld0a41778d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732278889 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732284595 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732284896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732291245 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732291508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732291792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732292084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732292092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732292094 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1596732292828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a41778d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0a41778d/alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293617 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/ip/sld0a41778d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732293733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732293733 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596732301255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596732301255 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1596732301255 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596732301255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732301437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301437 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732301437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732301508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732301508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732301615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"DE0_NANO_SOPC:DE0_NANO_SOPC_inst\|DE0_NANO_SOPC_nios2_gen2:nios2_gen2\|DE0_NANO_SOPC_nios2_gen2_cpu:cpu\|DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell:the_DE0_NANO_SOPC_nios2_gen2_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_vkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596732301616 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596732301616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596732301696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732301696 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1596732303204 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1596732303204 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1596732303283 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1596732303283 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1596732303283 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1596732303283 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596732303336 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 7601 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_jtag_uart.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 4032 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 5852 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/DE0_NANO_SOPC_nios2_gen2_cpu.v" 7610 -1 0 } } { "DE0_NANO_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/DE0_NANO_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596732303662 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596732303662 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732307202 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596732311398 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732311821 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/output_files/CPU-blinkLed.map.smsg " "Generated suppressed messages file C:/Users/jeff7/Documents/GitHub/FPGA/CPU-blinkLed/output_files/CPU-blinkLed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732313052 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596732317368 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596732317368 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4046 " "Implemented 4046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596732318090 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596732318090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3763 " "Implemented 3763 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596732318090 ""} { "Info" "ICUT_CUT_TM_RAMS" "263 " "Implemented 263 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596732318090 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1596732318090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596732318090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4933 " "Peak virtual memory: 4933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596732318284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 06 13:45:18 2020 " "Processing ended: Thu Aug 06 13:45:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596732318284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596732318284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596732318284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596732318284 ""}
