Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct  4 16:53:34 2023
| Host         : james-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 485 register/latch pins with no clock driven by root clock pin: clk100m/SLOW_CLOCK_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line44/frame_counter_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: nolabel_line66/new_event_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line66/ypos_reg[9]/Q (HIGH)

 There are 219 register/latch pins with no clock driven by root clock pin: paint1/ccd_inst_2/clk_s_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: paint1/ccd_inst_27/clk_s_reg/Q (HIGH)

 There are 1083 register/latch pins with no clock driven by root clock pin: paint1/clock_mouse/clk_fdiv_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: paint1/unit_6p25m/clk_output_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4580 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.191        0.000                      0                  134        0.205        0.000                      0                  134        4.500        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.191        0.000                      0                  134        0.205        0.000                      0                  134        4.500        0.000                       0                    69  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.059%)  route 3.516ns (80.941%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.033     9.419    clk6p25m/clear
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[28]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk6p25m/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.059%)  route 3.516ns (80.941%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.033     9.419    clk6p25m/clear
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk6p25m/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.059%)  route 3.516ns (80.941%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.033     9.419    clk6p25m/clear
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[30]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk6p25m/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.344ns  (logic 0.828ns (19.059%)  route 3.516ns (80.941%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          1.033     9.419    clk6p25m/clear
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X40Y56         FDRE (Setup_fdre_C_R)       -0.429    14.611    clk6p25m/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.686%)  route 3.378ns (80.314%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.895     9.281    clk6p25m/clear
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[24]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.686%)  route 3.378ns (80.314%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.895     9.281    clk6p25m/clear
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[25]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.686%)  route 3.378ns (80.314%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.895     9.281    clk6p25m/clear
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[26]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.686%)  route 3.378ns (80.314%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.895     9.281    clk6p25m/clear
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  clk6p25m/COUNT_reg[27]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y55         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.281    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.103%)  route 3.291ns (79.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.807     9.194    clk6p25m/clear
    SLICE_X40Y53         FDRE                                         r  clk6p25m/COUNT_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clk6p25m/COUNT_reg[16]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 clk6p25m/COUNT_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 0.828ns (20.103%)  route 3.291ns (79.897%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.554     5.075    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  clk6p25m/COUNT_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  clk6p25m/COUNT_reg[29]/Q
                         net (fo=2, routed)           1.019     6.550    clk6p25m/COUNT_reg[29]
    SLICE_X39Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.674 r  clk6p25m/COUNT[0]_i_7/O
                         net (fo=1, routed)           0.600     7.274    clk6p25m/COUNT[0]_i_7_n_0
    SLICE_X41Y53         LUT2 (Prop_lut2_I0_O)        0.124     7.398 r  clk6p25m/COUNT[0]_i_3/O
                         net (fo=2, routed)           0.864     8.262    clk6p25m/COUNT[0]_i_3_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.386 r  clk6p25m/COUNT[0]_i_1/O
                         net (fo=33, routed)          0.807     9.194    clk6p25m/clear
    SLICE_X40Y53         FDRE                                         r  clk6p25m/COUNT_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          1.437    14.778    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  clk6p25m/COUNT_reg[17]/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X40Y53         FDRE (Setup_fdre_C_R)       -0.429    14.586    clk6p25m/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  5.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.392ns (67.880%)  route 0.185ns (32.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  clk6p25m/COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.025    clk6p25m/COUNT_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.403ns (68.480%)  route 0.185ns (31.520%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  clk6p25m/COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.036    clk6p25m/COUNT_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  clk6p25m/COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.061    clk6p25m/COUNT_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.428ns (69.765%)  route 0.185ns (30.235%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  clk6p25m/COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.061    clk6p25m/COUNT_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  clk6p25m/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.431ns (69.912%)  route 0.185ns (30.088%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.064 r  clk6p25m/COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.064    clk6p25m/COUNT_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  clk6p25m/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk6p25m/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.442ns (70.439%)  route 0.185ns (29.561%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  clk6p25m/COUNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 f  clk6p25m/COUNT_reg[0]/Q
                         net (fo=3, routed)           0.185     1.773    clk6p25m/COUNT_reg[0]
    SLICE_X40Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  clk6p25m/COUNT[0]_i_6/O
                         net (fo=1, routed)           0.000     1.818    clk6p25m/COUNT[0]_i_6_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.970 r  clk6p25m/COUNT_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.971    clk6p25m/COUNT_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.010 r  clk6p25m/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.010    clk6p25m/COUNT_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.075 r  clk6p25m/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.075    clk6p25m/COUNT_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  clk6p25m/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk6p25m/clock_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  clk6p25m/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    clk6p25m/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk100m/SLOW_CLOCK_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/SLOW_CLOCK_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk100m/SLOW_CLOCK_reg/Q
                         net (fo=2, routed)           0.175     1.785    clk100m/clk100
    SLICE_X38Y46         LUT4 (Prop_lut4_I3_O)        0.045     1.830 r  clk100m/SLOW_CLOCK_i_1__0/O
                         net (fo=1, routed)           0.000     1.830    clk100m/SLOW_CLOCK_i_1__0_n_0
    SLICE_X38Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  clk100m/SLOW_CLOCK_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.566    clk100m/SLOW_CLOCK_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.562     1.445    clk100m/clock_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk100m/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk100m/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.706    clk100m/COUNT_reg[11]
    SLICE_X39Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk100m/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk100m/COUNT_reg[8]_i_1__0_n_4
    SLICE_X39Y42         FDRE                                         r  clk100m/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.831     1.958    clk100m/clock_IBUF_BUFG
    SLICE_X39Y42         FDRE                                         r  clk100m/COUNT_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X39Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    clk100m/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk100m/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk100m/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.120     1.707    clk100m/COUNT_reg[15]
    SLICE_X39Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk100m/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk100m/COUNT_reg[12]_i_1__0_n_4
    SLICE_X39Y43         FDRE                                         r  clk100m/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  clk100m/COUNT_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    clk100m/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk100m/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100m/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.563     1.446    clk100m/clock_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  clk100m/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk100m/COUNT_reg[23]/Q
                         net (fo=3, routed)           0.120     1.707    clk100m/COUNT_reg[23]
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk100m/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk100m/COUNT_reg[20]_i_1__0_n_4
    SLICE_X39Y45         FDRE                                         r  clk100m/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=68, routed)          0.832     1.959    clk100m/clock_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  clk100m/COUNT_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clk100m/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y40   clk100m/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   clk100m/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y42   clk100m/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   clk100m/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   clk100m/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   clk100m/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y43   clk100m/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   clk100m/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y44   clk100m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk100m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk100m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk100m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y43   clk100m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk100m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk100m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk100m/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y44   clk100m/COUNT_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clk100m/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y45   clk100m/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y49   clk6p25m/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y51   clk6p25m/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y51   clk6p25m/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clk6p25m/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clk6p25m/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clk6p25m/COUNT_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y52   clk6p25m/COUNT_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clk6p25m/COUNT_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clk6p25m/COUNT_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y53   clk6p25m/COUNT_reg[18]/C



