// Seed: 2075894639
macromodule module_0 (
    input supply1 id_0
);
  wire id_2, id_3;
  assign module_1.type_12 = 0;
  assign id_2 = id_3;
  assign module_2.id_1 = 0;
  wire id_4;
  logic [7:0][1] id_5;
  real id_6;
endmodule : SymbolIdentifier
module module_1 (
    input tri0 id_0,
    output tri id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wor id_7
);
  always_comb id_6 = 1'b0;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input  wor  id_0,
    output wire id_1
);
  assign id_1 = -1'h0 + id_0;
  module_0 modCall_1 (id_0);
endmodule
