
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Wed Oct 25 21:46:32 2023
| Design       : video_stitching_scaling
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                
*******************************************************************************************************************************************************************************
                                                                            Clock   Non-clock                                                                                  
 Clock                    Period       Waveform       Type                  Loads       Loads  Sources                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                  20.000       {0 10}         Declared                378           5  {sys_clk}                                                                       
   ddrphy_clkin           10.000       {0 5}          Generated (sys_clk)    4295           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV}           
   ioclk0                 2.500        {0 1.25}       Generated (sys_clk)      11           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT}         
   ioclk1                 2.500        {0 1.25}       Generated (sys_clk)      27           1  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT}         
   ioclk2                 2.500        {0 1.25}       Generated (sys_clk)       2           0  {u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_2/gopclkgate/OUT}         
   ioclk_gate_clk         10.000       {0 5}          Generated (sys_clk)       1           0  {u_DDR3_interface_top/u_ddr3_interface/u_clkbufg_gate/gopclkbufg/CLKOUT}        
   clk_200M               6.667        {0 3.333}      Generated (sys_clk)       0           0  {}                                                                              
 cam_pclk                 41.667       {0 20.834}     Declared                117           0  {cam_pclk}                                                                      
 hdmi_rx_pix_clk          6.734        {0 3.367}      Declared               2155           1  {hdmi_rx_pix_clk}                                                               
 eth_rxc                  8.000        {0 4}          Declared                  0           1  {eth_rxc}                                                                       
   gmii_rx_clk            8.000        {0 4}          Generated (eth_rxc)     510           1  {u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0} 
===============================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 sys_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 hdmi_rx_pix_clk               asynchronous               hdmi_rx_pix_clk                           
 cam_pclk                      asynchronous               cam_pclk                                  
 eth_rxc                       asynchronous               eth_rxc                                   
 gmii_rx_clk                   asynchronous               gmii_rx_clk                               
 clk_200M                      asynchronous               clk_200M                                  
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     156.912 MHz         20.000          6.373         13.627
 cam_pclk                    24.000 MHz     177.305 MHz         41.667          5.640         36.027
 hdmi_rx_pix_clk            148.500 MHz     145.054 MHz          6.734          6.894         -0.160
 ddrphy_clkin               100.000 MHz     119.947 MHz         10.000          8.337          1.663
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 gmii_rx_clk                125.000 MHz     173.070 MHz          8.000          5.778          2.222
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     13.627       0.000              0           1548
 cam_pclk               cam_pclk                    36.027       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk             -0.160      -0.239              2           6889
 ddrphy_clkin           ddrphy_clkin                 1.663       0.000              0          15288
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  2.222       0.000              0           1353
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.238       0.000              0           1548
 cam_pclk               cam_pclk                     0.336       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.315       0.000              0           6889
 ddrphy_clkin           ddrphy_clkin                 0.205       0.000              0          15288
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.314       0.000              0           1353
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.309       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              2.909       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 1.467       0.000              0           2529
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.636       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.064       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 0.510       0.000              0           2529
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.102       0.000              0            378
 cam_pclk                                           19.935       0.000              0            117
 hdmi_rx_pix_clk                                     2.229       0.000              0           2155
 ddrphy_clkin                                        3.100       0.000              0           4295
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 gmii_rx_clk                                         2.483       0.000              0            510
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.458       0.000              0           1548
 cam_pclk               cam_pclk                    37.549       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              1.799       0.000              0           6889
 ddrphy_clkin           ddrphy_clkin                 2.934       0.000              0          15288
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  4.033       0.000              0           1353
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.246       0.000              0           1548
 cam_pclk               cam_pclk                     0.227       0.000              0            455
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.252       0.000              0           6889
 ddrphy_clkin           ddrphy_clkin                 0.128       0.000              0          15288
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 gmii_rx_clk            gmii_rx_clk                  0.252       0.000              0           1353
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.454       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              4.023       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 2.380       0.000              0           2529
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.485       0.000              0             76
 hdmi_rx_pix_clk        hdmi_rx_pix_clk              0.769       0.000              0            280
 ddrphy_clkin           ddrphy_clkin                 0.305       0.000              0           2529
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.282       0.000              0            378
 cam_pclk                                           20.115       0.000              0            117
 hdmi_rx_pix_clk                                     2.457       0.000              0           2155
 ddrphy_clkin                                        3.480       0.000              0           4295
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 gmii_rx_clk                                         2.787       0.000              0            510
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.287       5.714 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.311       8.025         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.315       8.340 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.827      10.167         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.210      10.377 r       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.605      10.982         _N7714           
 CLMA_18_176/COUT                  td                    0.507      11.489 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.489         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5573
                                   td                    0.058      11.547 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.547         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5575
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  11.547         Logic Levels: 3  
                                                                                   Logic: 1.377ns(22.500%), Route: 4.743ns(77.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_180/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  11.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.627                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.287       5.714 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.311       8.025         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.315       8.340 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.827      10.167         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.210      10.377 r       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.605      10.982         _N7714           
 CLMA_18_176/COUT                  td                    0.507      11.489 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.489         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5573
 CLMA_18_180/CIN                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.489         Logic Levels: 3  
                                                                                   Logic: 1.319ns(21.758%), Route: 4.743ns(78.242%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_180/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.170      25.171                          

 Data required time                                                 25.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.171                          
 Data arrival time                                                  11.489                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.682                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.287       5.714 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        2.311       8.025         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.315       8.340 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.827      10.167         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.210      10.377 r       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.560      10.937         _N7714           
                                   td                    0.477      11.414 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      11.414         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5571
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                  11.414         Logic Levels: 2  
                                                                                   Logic: 1.289ns(21.530%), Route: 4.698ns(78.470%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      23.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      23.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_176/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.150      25.191                          

 Data required time                                                 25.191                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.191                          
 Data arrival time                                                  11.414                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.777                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_tx/send_data[7]/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.379  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.122
  Launch Clock Delay      :  3.324
  Clock Pessimism Removal :  -0.419

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.121       3.324         nt_sys_clk       
 CLMA_150_196/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/CLK

 CLMA_150_196/Q2                   tco                   0.224       3.548 f       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.314       3.862         u_HDMI_top/u_ms72xx_init/data_in_tx [7]
 CLMA_154_200/D0                                                           f       u_HDMI_top/u_ms72xx_init/iic_dri_tx/send_data[7]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.862         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.636%), Route: 0.314ns(58.364%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.668       4.122         nt_sys_clk       
 CLMA_154_200/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/send_data[7]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.419       3.703                          
 clock uncertainty                                       0.000       3.703                          

 Hold time                                              -0.079       3.624                          

 Data required time                                                  3.624                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.624                          
 Data arrival time                                                   3.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[3]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L1
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.610  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.902
  Launch Clock Delay      :  3.041
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.838       3.041         nt_sys_clk       
 CLMS_226_73/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[3]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_73/Q1                    tco                   0.224       3.265 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/data_in[3]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.504       3.769         u_HDMI_top/u_ms72xx_init/data_in_rx [3]
 CLMA_242_68/A1                                                            f       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.769         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.769%), Route: 0.504ns(69.231%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.448       3.902         nt_sys_clk       
 CLMA_242_68/CLK                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_rx/send_data[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       3.651                          
 clock uncertainty                                       0.000       3.651                          

 Hold time                                              -0.121       3.530                          

 Data required time                                                  3.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.530                          
 Data arrival time                                                   3.769                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.538  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.139
  Launch Clock Delay      :  3.221
  Clock Pessimism Removal :  -0.380

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.018       3.221         nt_sys_clk       
 CLMS_162_197/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK

 CLMS_162_197/Q2                   tco                   0.228       3.449 r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.538       3.987         u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data [6]
 CLMS_162_181/M3                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/D

 Data arrival time                                                   3.987         Logic Levels: 0  
                                                                                   Logic: 0.228ns(29.765%), Route: 0.538ns(70.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.685       4.139         nt_sys_clk       
 CLMS_162_181/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/CLK
 clock pessimism                                        -0.380       3.759                          
 clock uncertainty                                       0.000       3.759                          

 Hold time                                              -0.014       3.745                          

 Data required time                                                  3.745                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.745                          
 Data arrival time                                                   3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.287       6.487 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.298       7.785         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.477       8.262 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.262         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6338
 CLMA_58_212/COUT                  td                    0.058       8.320 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.320         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6340
 CLMA_58_216/Y1                    td                    0.498       8.818 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.313       9.131         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_225/Y1                    td                    0.468       9.599 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.459      10.058         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_62_216/COUT                  td                    0.502      10.560 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.560         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_62_220/Y1                    td                    0.498      11.058 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.265      11.323         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMS_62_225/A1                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  11.323         Logic Levels: 5  
                                                                                   Logic: 2.788ns(54.421%), Route: 2.335ns(45.579%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.215         ntclkbufg_3      
 CLMS_62_225/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -0.231      47.350                          

 Data required time                                                 47.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.350                          
 Data arrival time                                                  11.323                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.027                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.287       6.487 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.305       7.792         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.477       8.269 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.269         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5507
 CLMS_62_233/COUT                  td                    0.058       8.327 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.327         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5509
                                   td                    0.058       8.385 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.385         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5511
 CLMS_62_237/COUT                  td                    0.058       8.443 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.443         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5513
 CLMS_62_241/Y1                    td                    0.498       8.941 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.556       9.497         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
 CLMA_62_240/Y3                    td                    0.468       9.965 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/gateop_perm/Z
                                   net (fanout=1)        0.267      10.232         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N79696
 CLMA_62_236/Y1                    td                    0.694      10.926 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.417      11.343         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_62_240/B4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  11.343         Logic Levels: 5  
                                                                                   Logic: 2.598ns(50.515%), Route: 2.545ns(49.485%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.215         ntclkbufg_3      
 CLMA_62_240/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -0.120      47.461                          

 Data required time                                                 47.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.461                          
 Data arrival time                                                  11.343                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.118                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.548
  Launch Clock Delay      :  6.200
  Clock Pessimism Removal :  0.616

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.287       6.487 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       1.298       7.785         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.477       8.262 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.262         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6338
 CLMA_58_212/COUT                  td                    0.058       8.320 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.320         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6340
                                   td                    0.058       8.378 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.378         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6342
 CLMA_58_216/COUT                  td                    0.058       8.436 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.436         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6344
 CLMA_58_220/Y1                    td                    0.498       8.934 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.958       9.892         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
 CLMA_58_229/B2                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L2

 Data arrival time                                                   9.892         Logic Levels: 3  
                                                                                   Logic: 1.436ns(38.895%), Route: 2.256ns(61.105%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047      42.785 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.785         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      42.867 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817      45.684         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      45.684 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531      47.215         ntclkbufg_3      
 CLMA_58_229/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.616      47.831                          
 clock uncertainty                                      -0.250      47.581                          

 Setup time                                             -0.369      47.212                          

 Data required time                                                 47.212                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 47.212                          
 Data arrival time                                                   9.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.017 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.548         ntclkbufg_3      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_212/Q1                    tco                   0.224       5.772 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.090       5.862         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [1]
 CLMA_58_212/B3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   5.862         Logic Levels: 0  
                                                                                   Logic: 0.224ns(71.338%), Route: 0.090ns(28.662%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.652       5.548                          
 clock uncertainty                                       0.200       5.748                          

 Hold time                                              -0.222       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                   5.862                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.336                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.652

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.017 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.548         ntclkbufg_3      
 CLMS_62_233/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_62_233/Q1                    tco                   0.224       5.772 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.092       5.864         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/wr_addr [1]
 CLMS_62_233/B3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   5.864         Logic Levels: 0  
                                                                                   Logic: 0.224ns(70.886%), Route: 0.092ns(29.114%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMS_62_233/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.652       5.548                          
 clock uncertainty                                       0.200       5.748                          

 Hold time                                              -0.222       5.526                          

 Data required time                                                  5.526                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.526                          
 Data arrival time                                                   5.864                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.338                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/L3
Path Group  : cam_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.200
  Launch Clock Delay      :  5.548
  Clock Pessimism Removal :  -0.623

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        2.817       4.017         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.017 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.531       5.548         ntclkbufg_3      
 CLMA_58_216/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/CLK

 CLMA_58_216/Q2                    tco                   0.224       5.772 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Q0
                                   net (fanout=12)       0.196       5.968         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [6]
 CLMA_58_217/D3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/L3

 Data arrival time                                                   5.968         Logic Levels: 0  
                                                                                   Logic: 0.224ns(53.333%), Route: 0.196ns(46.667%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        3.164       4.615         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       4.615 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      1.585       6.200         ntclkbufg_3      
 CLMA_58_217/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_L5Q/CLK
 clock pessimism                                        -0.623       5.577                          
 clock uncertainty                                       0.200       5.777                          

 Hold time                                              -0.222       5.555                          

 Data required time                                                  5.555                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.555                          
 Data arrival time                                                   5.968                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.413                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.259       6.071         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.474       6.545 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.545         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.058       6.603 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.661 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.661         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.263       6.924 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.943       7.867         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.212       8.079 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.342         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.515       8.857 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.857         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.475       9.332 f       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       1.075      10.407         u_HDMI_top/u_video_display/N1
 CLMA_230_165/Y2                   td                    0.210      10.617 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.403      11.020         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N94 [5]
 CLMA_230_160/Y3                   td                    0.210      11.230 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[5]/gateop_perm/Z
                                   net (fanout=1)        0.274      11.504         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_230_157/COUT                 td                    0.511      12.015 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.015         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [6]
                                   td                    0.058      12.073 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.073         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMA_230_161/Y2                   td                    0.158      12.231 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.129      12.360         _N52             
 CLMA_230_160/CD                                                           r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  12.360         Logic Levels: 9  
                                                                                   Logic: 3.491ns(51.060%), Route: 3.346ns(48.940%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531      11.924         ntclkbufg_1      
 CLMA_230_160/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Setup time                                              0.029      12.200                          

 Data required time                                                 12.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.200                          
 Data arrival time                                                  12.360                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.259       6.071         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.474       6.545 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.545         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.058       6.603 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.661 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.661         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.263       6.924 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.943       7.867         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.212       8.079 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.342         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.515       8.857 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.857         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.498       9.355 r       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.411       9.766         u_HDMI_top/u_video_display/N1
 CLMA_222_224/Y3                   td                    0.197       9.963 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.938      10.901         pixel_req        
 CLMA_218_224/Y3                   td                    0.210      11.111 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[10]/gateop_perm/Z
                                   net (fanout=1)        0.453      11.564         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [10]
                                   td                    0.326      11.890 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      11.890         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMS_214_213/Y2                   td                    0.158      12.048 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.130      12.178         _N53             
 CLMS_214_213/M1                                                           r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                  12.178         Logic Levels: 8  
                                                                                   Logic: 3.258ns(48.956%), Route: 3.397ns(51.044%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531      11.924         ntclkbufg_1      
 CLMS_214_213/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.304      12.228                          
 clock uncertainty                                      -0.050      12.178                          

 Setup time                                             -0.079      12.099                          

 Data required time                                                 12.099                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.099                          
 Data arrival time                                                  12.178                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.311
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.289       5.812 r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.259       6.071         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.474       6.545 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.545         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.058       6.603 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.603         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.058       6.661 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.661         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.263       6.924 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.943       7.867         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.212       8.079 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.263       8.342         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.515       8.857 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.857         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.498       9.355 r       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.411       9.766         u_HDMI_top/u_video_display/N1
 CLMA_222_224/Y3                   td                    0.197       9.963 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       1.807      11.770         pixel_req        
 DRM_234_292/CEB[0]                                                        f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                  11.770         Logic Levels: 6  
                                                                                   Logic: 2.564ns(41.044%), Route: 3.683ns(58.956%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.652      12.045         ntclkbufg_1      
 DRM_234_292/CLKB[0]                                                       r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.279      12.324                          
 clock uncertainty                                      -0.050      12.274                          

 Setup time                                             -0.055      12.219                          

 Data required time                                                 12.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.219                          
 Data arrival time                                                  11.770                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/I04
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMA_138_157/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/CLK

 CLMA_138_157/Q1                   tco                   0.224       5.414 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.086       5.500         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6] [21]
 CLMA_138_156/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/I04

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_138_156/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.034       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][21]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][23]/opit_0_A2Q21/I04
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMS_130_157/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][21]/opit_0_A2Q21/CLK

 CLMS_130_157/Q1                   tco                   0.224       5.414 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][21]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.086       5.500         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10] [21]
 CLMA_130_156/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][23]/opit_0_A2Q21/I04

 Data arrival time                                                   5.500         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_130_156/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.034       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                   5.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][25]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][27]/opit_0_A2Q21/I04
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMS_130_161/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][25]/opit_0_A2Q21/CLK

 CLMS_130_161/Q1                   tco                   0.224       5.414 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10][25]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.087       5.501         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[10] [25]
 CLMA_130_160/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][27]/opit_0_A2Q21/I04

 Data arrival time                                                   5.501         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.026%), Route: 0.087ns(27.974%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_130_160/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[11][27]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.304       5.219                          
 clock uncertainty                                       0.000       5.219                          

 Hold time                                              -0.034       5.185                          

 Data required time                                                  5.185                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.185                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_66_160/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q/CLK

 CLMA_66_160/Q1                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata[16]/opit_0_inv_L5Q/Q
                                   net (fanout=47)       1.173      12.416         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/req_rdata [16]
 CLMA_50_196/Y6CD                  td                    0.288      12.704 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N662_8[1]_muxf6/F
                                   net (fanout=2)        1.000      13.704         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/cmd_pre_pass_m
 CLMS_50_145/Y2                    td                    0.322      14.026 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/N272/gateop_perm/Z
                                   net (fanout=4)        0.494      14.520         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/norm_cmd_m_pre
 CLMS_62_141/Y3                    td                    0.459      14.979 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N5[1]/gateop_perm/Z
                                   net (fanout=4)        0.404      15.383         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/w_cnt_init0 [3]
                                   td                    0.477      15.860 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_0/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.860         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.co [2]
 CLMA_58_141/Y3                    td                    0.563      16.423 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31.lt_2/gateop_A2/Y1
                                   net (fanout=3)        0.404      16.827         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N31
 CLMA_58_144/Y1                    td                    0.212      17.039 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_59[2]/gateop_perm/Z
                                   net (fanout=2)        0.254      17.293         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N12955
 CLMA_58_144/Y0                    td                    0.320      17.613 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_maj1_1/gateop/F
                                   net (fanout=2)        0.446      18.059         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7025
 CLMA_58_136/Y3                    td                    0.210      18.269 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/N77_8_sum3_6/gateop_perm/Z
                                   net (fanout=1)        0.267      18.536         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/_N7420
 CLMA_58_140/B2                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                  18.536         Logic Levels: 7  
                                                                                   Logic: 3.140ns(41.414%), Route: 4.442ns(58.586%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      20.386         ntclkbufg_0      
 CLMA_58_140/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_back_ctrl/timing_act_pass/timing_cnt[6]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.369      20.199                          

 Data required time                                                 20.199                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.199                          
 Data arrival time                                                  18.536                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.663                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_30_113/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.633      11.877         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_140/Y1                    td                    0.288      12.165 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.461      12.626         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_34_152/Y1                    td                    0.468      13.094 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.492         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMS_34_157/Y0                    td                    0.210      13.702 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.550      14.252         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      14.729 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.729         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N5588
 CLMA_34_156/Y3                    td                    0.501      15.230 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        1.011      16.241         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [3]
 CLMA_34_192/Y1                    td                    0.288      16.529 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       0.831      17.360         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10186
 CLMS_22_169/Y3                    td                    0.210      17.570 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_160[1]/gateop_perm/Z
                                   net (fanout=1)        0.871      18.441         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10257
 CLMS_34_185/C2                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I2

 Data arrival time                                                  18.441         Logic Levels: 6  
                                                                                   Logic: 2.732ns(36.490%), Route: 4.755ns(63.510%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      20.386         ntclkbufg_0      
 CLMS_34_185/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      20.900                          
 clock uncertainty                                      -0.350      20.550                          

 Setup time                                             -0.391      20.159                          

 Data required time                                                 20.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.159                          
 Data arrival time                                                  18.441                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.507
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.514

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_30_113/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_113/Q2                    tco                   0.290      11.244 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mr0_ddr3[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.633      11.877         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mr0_ddr3 [6]
 CLMA_34_140/Y1                    td                    0.288      12.165 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.461      12.626         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_cl [1]
 CLMA_34_152/Y1                    td                    0.468      13.094 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Y1
                                   net (fanout=1)        0.398      13.492         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/nb0 [1]
 CLMS_34_157/Y0                    td                    0.210      13.702 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al_1[1]/gateop_perm/Z
                                   net (fanout=3)        0.550      14.252         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_al [1]
                                   td                    0.477      14.729 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      14.729         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/_N5588
 CLMA_34_156/Y3                    td                    0.501      15.230 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Y1
                                   net (fanout=4)        1.011      16.241         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/mc_rl [3]
 CLMA_34_192/Y1                    td                    0.290      16.531 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_198_5/gateop_perm/Z
                                   net (fanout=56)       1.353      17.884         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10186
 CLMA_22_260/Y0                    td                    0.210      18.094 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[13]/gateop/F
                                   net (fanout=1)        0.621      18.715         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10429
 CLMA_34_256/A1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.715         Logic Levels: 6  
                                                                                   Logic: 2.734ns(35.227%), Route: 5.027ns(64.773%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395      13.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      13.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.652      20.507         ntclkbufg_0      
 CLMA_34_256/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.514      21.021                          
 clock uncertainty                                      -0.350      20.671                          

 Setup time                                             -0.231      20.440                          

 Data required time                                                 20.440                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.440                          
 Data arrival time                                                  18.715                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.725                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMS_102_137/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/CLK

 CLMS_102_137/Q0                   tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/Q
                                   net (fanout=1)        0.086      10.694         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [0]
 CLMA_102_136/A0                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/I3

 Data arrival time                                                  10.694         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_102_136/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.126      10.489                          

 Data required time                                                 10.489                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.489                          
 Data arrival time                                                  10.694                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMS_18_245/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_18_245/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.088      10.696         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt [0]
 CLMS_18_245/A1                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_18_245/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_14_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_14_172/Q1                    tco                   0.224      10.610 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.085      10.695         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_14_172/B3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                  10.695         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_14_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.222      10.364                          

 Data required time                                                 10.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.364                          
 Data arrival time                                                  10.695                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.331                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       6.064         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       6.064 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.402
  Launch Clock Delay      :  5.637
  Clock Pessimism Removal :  0.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.585       5.637         ntclkbufg_2      
 CLMA_174_240/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_240/Q0                   tco                   0.289       5.926 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.661       6.587         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [25]
 CLMA_182_233/Y2                   td                    0.210       6.797 r       u_Ethernet_top/u_arp/u_arp_rx/N412_48/gateop_perm/Z
                                   net (fanout=1)        0.586       7.383         u_Ethernet_top/u_arp/u_arp_rx/_N79314
 CLMA_182_244/Y3                   td                    0.210       7.593 r       u_Ethernet_top/u_arp/u_arp_rx/N412_51/gateop_perm/Z
                                   net (fanout=2)        0.411       8.004         u_Ethernet_top/u_arp/u_arp_rx/_N71896
 CLMA_182_236/Y2                   td                    0.210       8.214 r       u_Ethernet_top/u_arp/u_arp_rx/N412_79/gateop_perm/Z
                                   net (fanout=1)        0.120       8.334         u_Ethernet_top/u_arp/u_arp_rx/_N79379
 CLMA_182_236/Y1                   td                    0.304       8.638 r       u_Ethernet_top/u_arp/u_arp_rx/N100_6/gateop_perm/Z
                                   net (fanout=1)        0.395       9.033         u_Ethernet_top/u_arp/u_arp_rx/_N79386
 CLMA_182_240/Y3                   td                    0.210       9.243 r       u_Ethernet_top/u_arp/u_arp_rx/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.609       9.852         u_Ethernet_top/u_arp/u_arp_rx/N100
 CLMA_182_264/Y3                   td                    0.210      10.062 r       u_Ethernet_top/u_arp/u_arp_rx/N552/gateop_perm/Z
                                   net (fanout=1)        0.268      10.330         u_Ethernet_top/u_arp/u_arp_rx/N552
 CLMA_182_260/Y1                   td                    0.304      10.634 r       u_Ethernet_top/u_arp/u_arp_rx/N556_4/gateop_perm/Z
                                   net (fanout=1)        0.577      11.211         u_Ethernet_top/u_arp/u_arp_rx/N556
 CLMS_174_265/A4                                                           r       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  11.211         Logic Levels: 7  
                                                                                   Logic: 1.947ns(34.930%), Route: 3.627ns(65.070%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652      13.402         ntclkbufg_2      
 CLMS_174_265/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.302      13.704                          
 clock uncertainty                                      -0.150      13.554                          

 Setup time                                             -0.121      13.433                          

 Data required time                                                 13.433                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.433                          
 Data arrival time                                                  11.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.222                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.281
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMS_170_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK

 CLMS_170_261/Q2                   tco                   0.290       6.050 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.272       6.322         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1
 CLMA_174_260/Y1                   td                    0.304       6.626 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_33/gateop_perm/Z
                                   net (fanout=1)        0.257       6.883         u_Ethernet_top/u_arp/u_arp_rx/_N60286
 CLMS_174_261/Y1                   td                    0.212       7.095 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.540       7.635         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
 CLMA_174_260/Y0                   td                    0.320       7.955 r       u_Ethernet_top/u_arp/u_arp_rx/N364_3/gateop/F
                                   net (fanout=8)        0.536       8.491         u_Ethernet_top/u_arp/u_arp_rx/N364
 CLMA_182_253/Y2                   td                    0.478       8.969 r       u_Ethernet_top/u_arp/u_arp_rx/N592_1/gateop_perm/Z
                                   net (fanout=24)       0.661       9.630         u_Ethernet_top/u_arp/u_arp_rx/N592
 CLMS_174_233/CECO                 td                    0.184       9.814 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       9.814         ntR1428          
 CLMS_174_237/CECO                 td                    0.184       9.998 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.998         ntR1427          
 CLMS_174_241/CECO                 td                    0.184      10.182 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[22]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.182         ntR1426          
 CLMS_174_245/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CE

 Data arrival time                                                  10.182         Logic Levels: 7  
                                                                                   Logic: 2.156ns(48.756%), Route: 2.266ns(51.244%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531      13.281         ntclkbufg_2      
 CLMS_174_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CLK
 clock pessimism                                         0.302      13.583                          
 clock uncertainty                                      -0.150      13.433                          

 Setup time                                             -0.729      12.704                          

 Data required time                                                 12.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.704                          
 Data arrival time                                                  10.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CE
Path Group  : gmii_rx_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.281
  Launch Clock Delay      :  5.760
  Clock Pessimism Removal :  0.302

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMS_170_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK

 CLMS_170_261/Q2                   tco                   0.290       6.050 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.272       6.322         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1
 CLMA_174_260/Y1                   td                    0.304       6.626 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_33/gateop_perm/Z
                                   net (fanout=1)        0.257       6.883         u_Ethernet_top/u_arp/u_arp_rx/_N60286
 CLMS_174_261/Y1                   td                    0.212       7.095 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.540       7.635         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
 CLMA_174_260/Y0                   td                    0.320       7.955 r       u_Ethernet_top/u_arp/u_arp_rx/N364_3/gateop/F
                                   net (fanout=8)        0.536       8.491         u_Ethernet_top/u_arp/u_arp_rx/N364
 CLMA_182_253/Y2                   td                    0.478       8.969 r       u_Ethernet_top/u_arp/u_arp_rx/N592_1/gateop_perm/Z
                                   net (fanout=24)       0.661       9.630         u_Ethernet_top/u_arp/u_arp_rx/N592
 CLMS_174_233/CECO                 td                    0.184       9.814 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       9.814         ntR1428          
 CLMS_174_237/CECO                 td                    0.184       9.998 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.998         ntR1427          
 CLMS_174_241/CECO                 td                    0.184      10.182 r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[22]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000      10.182         ntR1426          
 CLMS_174_245/CECI                                                         r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  10.182         Logic Levels: 7  
                                                                                   Logic: 2.156ns(48.756%), Route: 2.266ns(51.244%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       9.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       9.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       9.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927      10.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100      10.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571      11.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      11.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531      13.281         ntclkbufg_2      
 CLMS_174_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.302      13.583                          
 clock uncertainty                                      -0.150      13.433                          

 Setup time                                             -0.729      12.704                          

 Data required time                                                 12.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.704                          
 Data arrival time                                                  10.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.522                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.637
  Launch Clock Delay      :  5.281
  Clock Pessimism Removal :  -0.327

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531       5.281         ntclkbufg_2      
 CLMA_182_233/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_233/Q0                   tco                   0.222       5.503 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.589         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [37]
 CLMA_182_232/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.589         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.585       5.637         ntclkbufg_2      
 CLMA_182_232/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.327       5.310                          
 clock uncertainty                                       0.000       5.310                          

 Hold time                                              -0.035       5.275                          

 Data required time                                                  5.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.275                          
 Data arrival time                                                   5.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.314                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.760
  Launch Clock Delay      :  5.402
  Clock Pessimism Removal :  -0.329

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.652       5.402         ntclkbufg_2      
 CLMS_186_273/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_273/Q2                   tco                   0.224       5.626 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.085       5.711         u_Ethernet_top/u_arp/u_arp_rx/r_des_ip [9]
 CLMA_186_272/A4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.711         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.492%), Route: 0.085ns(27.508%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.708       5.760         ntclkbufg_2      
 CLMA_186_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.329       5.431                          
 clock uncertainty                                       0.000       5.431                          

 Hold time                                              -0.035       5.396                          

 Data required time                                                  5.396                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.396                          
 Data arrival time                                                   5.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.637
  Launch Clock Delay      :  5.281
  Clock Pessimism Removal :  -0.327

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.047       1.104 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.048       1.152 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.927       2.079         _N67             
 PLL_158_303/CLK_OUT0              td                    0.100       2.179 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.571       3.750         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       3.750 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.531       5.281         ntclkbufg_2      
 CLMA_182_233/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_233/Q1                   tco                   0.224       5.505 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.086       5.591         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [23]
 CLMA_182_232/C4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.591         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.258%), Route: 0.086ns(27.742%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    1.254       1.311 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.311         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.076       1.387 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.959       2.346         _N67             
 PLL_158_303/CLK_OUT0              td                    0.107       2.453 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        1.599       4.052         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       4.052 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.585       5.637         ntclkbufg_2      
 CLMA_182_232/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.327       5.310                          
 clock uncertainty                                       0.000       5.310                          

 Hold time                                              -0.034       5.276                          

 Data required time                                                  5.276                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.276                          
 Data arrival time                                                   5.591                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.879
  Clock Pessimism Removal :  0.275

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.425       3.879         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.287       4.166 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       2.456       6.622         nt_led4          
 CLMA_150_196/RSCO                 td                    0.137       6.759 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.759         ntR299           
 CLMA_150_200/RSCO                 td                    0.137       6.896 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.896         ntR298           
 CLMA_150_204/RSCO                 td                    0.137       7.033 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.033         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/RS

 Data arrival time                                                   7.033         Logic Levels: 3  
                                                                                   Logic: 0.698ns(22.131%), Route: 2.456ns(77.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.914      23.117         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/CLK
 clock pessimism                                         0.275      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                           0.000      23.342                          

 Data required time                                                 23.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.342                          
 Data arrival time                                                   7.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.879
  Clock Pessimism Removal :  0.275

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.425       3.879         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.287       4.166 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       2.456       6.622         nt_led4          
 CLMA_150_196/RSCO                 td                    0.137       6.759 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.759         ntR299           
 CLMA_150_200/RSCO                 td                    0.137       6.896 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.896         ntR298           
 CLMA_150_204/RSCO                 td                    0.137       7.033 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.033         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.033         Logic Levels: 3  
                                                                                   Logic: 0.698ns(22.131%), Route: 2.456ns(77.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.914      23.117         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.275      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                           0.000      23.342                          

 Data required time                                                 23.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.342                          
 Data arrival time                                                   7.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.487  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.117
  Launch Clock Delay      :  3.879
  Clock Pessimism Removal :  0.275

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      2.425       3.879         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.287       4.166 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       2.456       6.622         nt_led4          
 CLMA_150_196/RSCO                 td                    0.137       6.759 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.759         ntR299           
 CLMA_150_200/RSCO                 td                    0.137       6.896 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       6.896         ntR298           
 CLMA_150_204/RSCO                 td                    0.137       7.033 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       7.033         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.033         Logic Levels: 3  
                                                                                   Logic: 0.698ns(22.131%), Route: 2.456ns(77.869%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.914      23.117         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.275      23.392                          
 clock uncertainty                                      -0.050      23.342                          

 Recovery time                                           0.000      23.342                          

 Data required time                                                 23.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.342                          
 Data arrival time                                                   7.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.221       5.316 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.346       5.662         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.105       5.767 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       5.767         ntR897           
 CLMS_22_177/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.767         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.512%), Route: 0.346ns(51.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.221       5.316 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.346       5.662         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.105       5.767 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       5.767         ntR897           
 CLMS_22_177/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   5.767         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.512%), Route: 0.346ns(51.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.427
  Launch Clock Delay      :  5.095
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531       5.095         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.221       5.316 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.346       5.662         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.105       5.767 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       5.767         ntR897           
 CLMS_22_177/RSCI                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   5.767         Logic Levels: 1  
                                                                                   Logic: 0.326ns(48.512%), Route: 0.346ns(51.488%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.296       5.131                          
 clock uncertainty                                       0.000       5.131                          

 Removal time                                            0.000       5.131                          

 Data required time                                                  5.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.131                          
 Data arrival time                                                   5.767                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.636                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.444       6.257         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.492       6.749 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      1.896       8.645         u_Video_processing_top_1/N25
 CLMA_218_240/RS                                                           f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   8.645         Logic Levels: 1  
                                                                                   Logic: 0.782ns(25.048%), Route: 2.340ns(74.952%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531      11.924         ntclkbufg_1      
 CLMA_218_240/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                          -0.617      11.554                          

 Data required time                                                 11.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.554                          
 Data arrival time                                                   8.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.444       6.257         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.492       6.749 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      1.139       7.888         u_Video_processing_top_1/N25
 CLMA_210_196/RSCO                 td                    0.147       8.035 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.035         ntR1292          
 CLMA_210_200/RSCO                 td                    0.147       8.182 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.182         ntR1291          
 CLMA_210_204/RSCO                 td                    0.147       8.329 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.329         ntR1290          
 CLMA_210_208/RSCO                 td                    0.147       8.476 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.476         ntR1289          
 CLMA_210_212/RSCO                 td                    0.147       8.623 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.623         ntR1288          
 CLMA_210_216/RSCO                 td                    0.147       8.770 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.770         ntR1287          
 CLMA_210_220/RSCO                 td                    0.147       8.917 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.917         ntR1286          
 CLMA_210_224/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.917         Logic Levels: 8  
                                                                                   Logic: 1.811ns(53.359%), Route: 1.583ns(46.641%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531      11.924         ntclkbufg_1      
 CLMA_210_224/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                           0.000      12.171                          

 Data required time                                                 12.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.171                          
 Data arrival time                                                   8.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.190
  Launch Clock Delay      :  5.523
  Clock Pessimism Removal :  0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.290       5.813 r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.444       6.257         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.492       6.749 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      1.139       7.888         u_Video_processing_top_1/N25
 CLMA_210_196/RSCO                 td                    0.147       8.035 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=5)        0.000       8.035         ntR1292          
 CLMA_210_200/RSCO                 td                    0.147       8.182 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       8.182         ntR1291          
 CLMA_210_204/RSCO                 td                    0.147       8.329 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.329         ntR1290          
 CLMA_210_208/RSCO                 td                    0.147       8.476 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.476         ntR1289          
 CLMA_210_212/RSCO                 td                    0.147       8.623 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.623         ntR1288          
 CLMA_210_216/RSCO                 td                    0.147       8.770 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       8.770         ntR1287          
 CLMA_210_220/RSCO                 td                    0.147       8.917 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.917         ntR1286          
 CLMA_210_224/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.917         Logic Levels: 8  
                                                                                   Logic: 1.811ns(53.359%), Route: 1.583ns(46.641%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       7.859 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.859         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       7.907 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486      10.393         _N32             
 USCM_84_108/CLK_USCM              td                    0.000      10.393 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531      11.924         ntclkbufg_1      
 CLMA_210_224/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.297      12.221                          
 clock uncertainty                                      -0.050      12.171                          

 Recovery time                                           0.000      12.171                          

 Data required time                                                 12.171                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.171                          
 Data arrival time                                                   8.917                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.219       5.633         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.208       5.841 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.344       6.185         u_Video_processing_top_1/N25
 CLMA_222_160/RSCO                 td                    0.105       6.290 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.290         ntR1259          
 CLMA_222_164/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   6.290         Logic Levels: 2  
                                                                                   Logic: 0.537ns(48.818%), Route: 0.563ns(51.182%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMA_222_164/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.064                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.219       5.633         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.206       5.839 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.361       6.200         u_Video_processing_top_1/N25
 CLMS_226_165/RSCO                 td                    0.115       6.315 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       6.315         ntR1257          
 CLMS_226_169/RSCI                                                         f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.315         Logic Levels: 2  
                                                                                   Logic: 0.545ns(48.444%), Route: 0.580ns(51.556%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMS_226_169/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.523
  Launch Clock Delay      :  5.190
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.047       1.125 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.125         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.048       1.173 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.486       3.659         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.659 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.531       5.190         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.224       5.414 f       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.219       5.633         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.206       5.839 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.365       6.204         u_Video_processing_top_1/N25
 CLMS_218_157/RSCO                 td                    0.115       6.319 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       6.319         ntR1266          
 CLMS_218_161/RSCI                                                         f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS

 Data arrival time                                                   6.319         Logic Levels: 2  
                                                                                   Logic: 0.545ns(48.273%), Route: 0.584ns(51.727%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    1.254       1.332 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.332         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.076       1.408 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.530       3.938         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       3.938 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     1.585       5.523         ntclkbufg_1      
 CLMS_218_161/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.297       5.226                          
 clock uncertainty                                       0.000       5.226                          

 Removal time                                            0.000       5.226                          

 Data required time                                                  5.226                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.226                          
 Data arrival time                                                   6.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.093                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.598      11.841         nt_led2          
 CLMA_74_180/Y0                    td                    0.341      12.182 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       1.060      13.242         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RSCO                  td                    0.147      13.389 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000      13.389         ntR412           
 CLMA_94_172/RSCO                  td                    0.147      13.536 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[6]/opit_0/RSOUT
                                   net (fanout=2)        0.000      13.536         ntR411           
 CLMA_94_176/RSCO                  td                    0.147      13.683 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.683         ntR410           
 CLMA_94_180/RSCO                  td                    0.147      13.830 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000      13.830         ntR409           
 CLMA_94_184/RSCO                  td                    0.147      13.977 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.977         ntR408           
 CLMA_94_192/RSCO                  td                    0.147      14.124 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      14.124         ntR407           
 CLMA_94_196/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  14.124         Logic Levels: 7  
                                                                                   Logic: 1.512ns(47.697%), Route: 1.658ns(52.303%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMA_94_196/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                           0.000      15.591                          

 Data required time                                                 15.591                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.591                          
 Data arrival time                                                  14.124                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.467                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.598      11.841         nt_led2          
 CLMA_74_180/Y0                    td                    0.341      12.182 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       1.060      13.242         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.242         Logic Levels: 1  
                                                                                   Logic: 0.630ns(27.535%), Route: 1.658ns(72.465%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  13.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.524
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.417

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.289      11.243 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.598      11.841         nt_led2          
 CLMA_74_180/Y0                    td                    0.341      12.182 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       1.060      13.242         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                  13.242         Logic Levels: 1  
                                                                                   Logic: 0.630ns(27.535%), Route: 1.658ns(72.465%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.142       6.216 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.216         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       6.264 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.396       8.660         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       8.660 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.686      10.346         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.125      10.471 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      11.573         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      11.822 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000      11.822         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      11.822 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.150      13.972         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      13.972 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.552      15.524         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.417      15.941                          
 clock uncertainty                                      -0.350      15.591                          

 Recovery time                                          -0.617      14.974                          

 Data required time                                                 14.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.974                          
 Data arrival time                                                  13.242                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.732                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_14_164/Q3                    tco                   0.221      10.607 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.516      11.123         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                  11.123         Logic Levels: 0  
                                                                                   Logic: 0.221ns(29.986%), Route: 0.516ns(70.014%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.009      10.613                          

 Data required time                                                 10.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.613                          
 Data arrival time                                                  11.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.510                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_14_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_14_216/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/u_logic_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=3)        0.331      10.939         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/logic_ck_rstn
 CLMA_22_216/RS                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.939         Logic Levels: 0  
                                                                                   Logic: 0.222ns(40.145%), Route: 0.331ns(59.855%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_22_216/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/ck_dly_set_bin[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.939                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.537                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RS
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.395       3.564         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.564 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.531      10.386         ntclkbufg_0      
 CLMA_22_184/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_22_184/Q0                    tco                   0.222      10.608 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=564)      0.334      10.942         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_18_193/RS                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/RS

 Data arrival time                                                  10.942         Logic Levels: 0  
                                                                                   Logic: 0.222ns(39.928%), Route: 0.334ns(60.072%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_18_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[33]/opit_0_inv/CLK
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                           -0.220      10.402                          

 Data required time                                                 10.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.402                          
 Data arrival time                                                  10.942                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.540                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_22_145/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_22_145/Q2                    tco                   0.289      11.243 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.936      13.179         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMA_30_276/Y0                    td                    0.196      13.375 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.479      14.854         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.139      14.993 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.993         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.903      18.896 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      18.992         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  18.992         Logic Levels: 3  
                                                                                   Logic: 4.527ns(56.320%), Route: 3.511ns(43.680%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMA_110_137/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q2                   tco                   0.289      11.243 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       3.040      14.283         nt_led7          
 IOL_47_374/DO                     td                    0.139      14.422 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000      14.422         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.853      18.275 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      18.314         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  18.314         Logic Levels: 2  
                                                                                   Logic: 4.281ns(58.166%), Route: 3.079ns(41.834%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        2.438       3.842         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       3.842 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     1.585      10.954         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.287      11.241 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       2.495      13.736         nt_led2          
 IOL_19_373/DO                     td                    0.139      13.875 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000      13.875         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.853      17.728 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      17.835         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  17.835         Logic Levels: 2  
                                                                                   Logic: 4.279ns(62.186%), Route: 2.602ns(37.814%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    1.047       1.110 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.110         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI

 Data arrival time                                                   1.110         Logic Levels: 1  
                                                                                   Logic: 1.047ns(94.324%), Route: 0.063ns(5.676%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    1.047       1.118 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    1.047       1.118 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       1.118         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   1.118         Logic Levels: 1  
                                                                                   Logic: 1.047ns(93.649%), Route: 0.071ns(6.351%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.102       10.000          0.898           High Pulse Width  DRM_234_68/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           Low Pulse Width   DRM_234_68/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.102       10.000          0.898           High Pulse Width  DRM_234_68/CLKB[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.935      20.833          0.898           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 19.935      20.833          0.898           Low Pulse Width   DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.229       3.367           1.138           Low Pulse Width   APM_106_92/CLK          u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.229       3.367           1.138           High Pulse Width  APM_106_92/CLK          u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.229       3.367           1.138           High Pulse Width  APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_1/gopapm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_62_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_62_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_70_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.483       4.000           1.517           High Pulse Width  IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.221       3.588 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.631       5.219         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       5.462 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.281       6.743         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.151       6.894 f       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.383       7.277         _N7714           
 CLMA_18_176/COUT                  td                    0.391       7.668 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.668         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5573
                                   td                    0.044       7.712 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.712         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5575
                                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   7.712         Logic Levels: 3  
                                                                                   Logic: 1.050ns(24.166%), Route: 3.295ns(75.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_180/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   7.712                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.221       3.588 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.631       5.219         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       5.462 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.281       6.743         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.151       6.894 f       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.383       7.277         _N7714           
 CLMA_18_176/COUT                  td                    0.391       7.668 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.668         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5573
 CLMA_18_180/CIN                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.668         Logic Levels: 3  
                                                                                   Logic: 1.006ns(23.390%), Route: 3.295ns(76.610%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_180/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   7.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.498                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK

 CLMS_22_193/Q0                    tco                   0.221       3.588 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        1.631       5.219         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/state_6
 CLMA_150_192/Y3                   td                    0.243       5.462 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.281       6.743         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMA_22_184/Y3                    td                    0.151       6.894 f       _N7714_inv/gateop_perm/Z
                                   net (fanout=8)        0.361       7.255         _N7714           
                                   td                    0.368       7.623 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.623         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/_N5571
                                                                           f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.623         Logic Levels: 2  
                                                                                   Logic: 0.983ns(23.097%), Route: 3.273ns(76.903%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423      22.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000      22.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_18_176/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.115      23.183                          

 Data required time                                                 23.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.183                          
 Data arrival time                                                   7.623                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.560                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.296  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.714
  Launch Clock Delay      :  2.207
  Clock Pessimism Removal :  -0.211

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.332       2.207         nt_sys_clk       
 CLMS_162_197/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/CLK

 CLMS_162_197/Q2                   tco                   0.183       2.390 r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data[6]/opit_0_inv/Q
                                   net (fanout=2)        0.348       2.738         u_HDMI_top/u_ms72xx_init/iic_dri_tx/receiv_data [6]
 CLMS_162_181/M3                                                           r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/D

 Data arrival time                                                   2.738         Logic Levels: 0  
                                                                                   Logic: 0.183ns(34.463%), Route: 0.348ns(65.537%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.683       2.714         nt_sys_clk       
 CLMS_162_181/CLK                                                          r       u_HDMI_top/u_ms72xx_init/iic_dri_tx/data_out[6]/opit_0/CLK
 clock pessimism                                        -0.211       2.503                          
 clock uncertainty                                       0.000       2.503                          

 Hold time                                              -0.011       2.492                          

 Data required time                                                  2.492                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.492                          
 Data arrival time                                                   2.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_Controller/r_disp_w[10]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_Controller/o_disp_w[10]/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.253  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.744
  Launch Clock Delay      :  2.214
  Clock Pessimism Removal :  -0.277

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.339       2.214         nt_sys_clk       
 CLMA_194_173/CLK                                                          r       u_Controller/r_disp_w[10]/opit_0_inv_AQ_perm/CLK

 CLMA_194_173/Q0                   tco                   0.182       2.396 r       u_Controller/r_disp_w[10]/opit_0_inv_AQ_perm/Q
                                   net (fanout=7)        0.354       2.750         u_Controller/r_disp_w [10]
 CLMA_194_161/CD                                                           r       u_Controller/o_disp_w[10]/opit_0_inv/D

 Data arrival time                                                   2.750         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.955%), Route: 0.354ns(66.045%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.713       2.744         nt_sys_clk       
 CLMA_194_161/CLK                                                          r       u_Controller/o_disp_w[10]/opit_0_inv/CLK
 clock pessimism                                        -0.277       2.467                          
 clock uncertainty                                       0.000       2.467                          

 Hold time                                               0.034       2.501                          

 Data required time                                                  2.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.501                          
 Data arrival time                                                   2.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[7]/opit_0_inv_A2Q21/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADA0[12]
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.105  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.438
  Launch Clock Delay      :  2.177
  Clock Pessimism Removal :  -0.156

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.302       2.177         nt_sys_clk       
 CLMA_230_81/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[7]/opit_0_inv_A2Q21/CLK

 CLMA_230_81/Q3                    tco                   0.182       2.359 r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index[7]/opit_0_inv_A2Q21/Q1
                                   net (fanout=3)        0.301       2.660         u_HDMI_top/u_ms72xx_init/u_ms7200_lut/cmd_index [7]
 DRM_234_68/ADA0[12]                                                       r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/ADA0[12]

 Data arrival time                                                   2.660         Logic Levels: 0  
                                                                                   Logic: 0.182ns(37.681%), Route: 0.301ns(62.319%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.407       2.438         nt_sys_clk       
 DRM_234_68/CLKA[0]                                                        r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 clock pessimism                                        -0.156       2.282                          
 clock uncertainty                                       0.000       2.282                          

 Hold time                                               0.127       2.409                          

 Data required time                                                  2.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.409                          
 Data arrival time                                                   2.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.221       4.081 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.884       4.965         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.368       5.333 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.333         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6338
 CLMA_58_212/COUT                  td                    0.044       5.377 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.377         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6340
 CLMA_58_216/Y1                    td                    0.383       5.760 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.191       5.951         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [5]
 CLMA_58_225/Y1                    td                    0.360       6.311 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[5]/gateop_perm/Z
                                   net (fanout=1)        0.286       6.597         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/wwptr [5]
 CLMA_62_216/COUT                  td                    0.387       6.984 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.984         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.co [6]
 CLMA_62_220/Y1                    td                    0.366       7.350 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.168       7.518         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMS_62_225/A1                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   7.518         Logic Levels: 5  
                                                                                   Logic: 2.129ns(58.201%), Route: 1.529ns(41.799%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.178         ntclkbufg_3      
 CLMS_62_225/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.191      45.067                          

 Data required time                                                 45.067                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.067                          
 Data arrival time                                                   7.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.549                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.221       4.081 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.910       4.991         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.368       5.359 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.359         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5507
 CLMS_62_233/COUT                  td                    0.044       5.403 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.403         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5509
                                   td                    0.044       5.447 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.447         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5511
 CLMS_62_237/COUT                  td                    0.044       5.491 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.491         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N5513
 CLMS_62_241/Y1                    td                    0.383       5.874 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.336       6.210         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
 CLMA_62_240/Y3                    td                    0.360       6.570 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N3[9]_1/gateop_perm/Z
                                   net (fanout=1)        0.168       6.738         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N79696
 CLMA_62_236/Y1                    td                    0.535       7.273 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.250       7.523         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N153
 CLMA_62_240/B4                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                   7.523         Logic Levels: 5  
                                                                                   Logic: 1.999ns(54.573%), Route: 1.664ns(45.427%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.178         ntclkbufg_3      
 CLMA_62_240/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.092      45.166                          

 Data required time                                                 45.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 45.166                          
 Data arrival time                                                   7.523                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.643                          
====================================================================================================

====================================================================================================

Startpoint  : u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L2
Path Group  : cam_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.511
  Launch Clock Delay      :  3.860
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMA_70_168/CLK                                                           r       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/CLK

 CLMA_70_168/Q0                    tco                   0.221       4.081 f       u_Camera_top/u_cam_data_converter/frame_val_flag/opit_0_L5Q_perm/Q
                                   net (fanout=23)       0.884       4.965         u_Camera_top/u_cam_data_converter/frame_val_flag
                                   td                    0.368       5.333 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.333         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6338
 CLMA_58_212/COUT                  td                    0.044       5.377 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.377         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6340
                                   td                    0.044       5.421 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.421         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6342
 CLMA_58_216/COUT                  td                    0.044       5.465 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.465         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/_N6344
 CLMA_58_220/Y1                    td                    0.366       5.831 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.613       6.444         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/N2 [9]
 CLMA_58_229/B2                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L2

 Data arrival time                                                   6.444         Logic Levels: 3  
                                                                                   Logic: 1.087ns(42.067%), Route: 1.497ns(57.933%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                           41.667      41.667 r                        
 W6                                                      0.000      41.667 r       cam_pclk (port)  
                                   net (fanout=1)        0.071      41.738         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735      42.473 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      42.473         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      42.539 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744      44.283         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000      44.283 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895      45.178         ntclkbufg_3      
 CLMA_58_229/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.330      45.508                          
 clock uncertainty                                      -0.250      45.258                          

 Setup time                                             -0.286      44.972                          

 Data required time                                                 44.972                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.972                          
 Data arrival time                                                   6.444                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        38.528                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.511         ntclkbufg_3      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMA_58_212/Q1                    tco                   0.180       3.691 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.063       3.754         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/wr_addr [1]
 CLMA_58_212/B3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   3.754         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.074%), Route: 0.063ns(25.926%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMA_58_212/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.511                          
 clock uncertainty                                       0.200       3.711                          

 Hold time                                              -0.184       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   3.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.227                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.511         ntclkbufg_3      
 CLMS_62_233/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK

 CLMS_62_233/Q1                    tco                   0.180       3.691 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Q1
                                   net (fanout=10)       0.065       3.756         u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/wr_addr [1]
 CLMS_62_233/B3                                                            f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   3.756         Logic Levels: 0  
                                                                                   Logic: 0.180ns(73.469%), Route: 0.065ns(26.531%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMS_62_233/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       3.511                          
 clock uncertainty                                       0.200       3.711                          

 Hold time                                              -0.184       3.527                          

 Data required time                                                  3.527                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.527                          
 Data arrival time                                                   3.756                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0
Path Group  : cam_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.860
  Launch Clock Delay      :  3.511
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.744       2.616         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.616 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.895       3.511         ntclkbufg_3      
 CLMA_62_240/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_62_240/Q1                    tco                   0.184       3.695 r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       0.200       3.895         nt_led6          
 CLMA_62_240/C0                                                            r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.917%), Route: 0.200ns(52.083%)
----------------------------------------------------------------------------------------------------

 Clock cam_pclk (rising edge)                            0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cam_pclk (port)  
                                   net (fanout=1)        0.071       0.071         cam_pclk         
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cam_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cam_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cam_pclk_ibuf/opit_1/OUT
                                   net (fanout=1)        1.907       2.935         nt_cam_pclk      
 USCM_84_113/CLK_USCM              td                    0.000       2.935 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=117)      0.925       3.860         ntclkbufg_3      
 CLMA_62_240/CLK                                                           r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video1/U_ipml_fifo_axi_fifo_video/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.348       3.512                          
 clock uncertainty                                       0.200       3.712                          

 Hold time                                              -0.078       3.634                          

 Data required time                                                  3.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.634                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.157       3.755         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.365       4.120 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.120         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.044       4.164 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.164         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.044       4.208 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.208         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.202       4.410 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.649       5.059         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.162       5.221 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.156       5.377         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.397       5.774 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.774         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.366       6.140 f       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.755       6.895         u_HDMI_top/u_video_display/N1
 CLMA_230_165/Y2                   td                    0.150       7.045 f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_L5Q_perm/Z
                                   net (fanout=2)        0.256       7.301         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N94 [5]
 CLMA_230_160/Y3                   td                    0.162       7.463 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[5]/gateop_perm/Z
                                   net (fanout=1)        0.166       7.629         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [5]
 CLMA_230_157/COUT                 td                    0.394       8.023 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.023         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [6]
                                   td                    0.044       8.067 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.067         u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMA_230_161/Y2                   td                    0.122       8.189 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.078       8.267         _N52             
 CLMA_230_160/CD                                                           r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   8.267         Logic Levels: 9  
                                                                                   Logic: 2.673ns(54.663%), Route: 2.217ns(45.337%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 CLMA_230_160/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Setup time                                              0.024      10.066                          

 Data required time                                                 10.066                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.066                          
 Data arrival time                                                   8.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.157       3.755         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.365       4.120 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.120         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.044       4.164 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.164         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.044       4.208 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.208         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.202       4.410 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.649       5.059         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.162       5.221 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.156       5.377         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.397       5.774 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.774         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.366       6.140 f       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.270       6.410         u_HDMI_top/u_video_display/N1
 CLMA_222_224/Y3                   td                    0.151       6.561 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       0.646       7.207         pixel_req        
 CLMA_218_224/Y3                   td                    0.162       7.369 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N95[10]/gateop_perm/Z
                                   net (fanout=1)        0.270       7.639         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/rrptr [10]
                                   td                    0.250       7.889 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.889         u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.co [10]
 CLMS_214_213/Y2                   td                    0.122       8.011 r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/N190.eq_6/gateop_perm/Y
                                   net (fanout=1)        0.078       8.089         _N53             
 CLMS_214_213/M1                                                           r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/D

 Data arrival time                                                   8.089         Logic Levels: 8  
                                                                                   Logic: 2.486ns(52.759%), Route: 2.226ns(47.241%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 CLMS_214_213/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0/CLK
 clock pessimism                                         0.188      10.096                          
 clock uncertainty                                      -0.050      10.046                          

 Setup time                                             -0.061       9.985                          

 Data required time                                                  9.985                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.985                          
 Data arrival time                                                   8.089                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_176/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/CLK

 CLMA_214_176/Q0                   tco                   0.221       3.598 f       u_HDMI_top/u_video_driver/cnt_v[2]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.157       3.755         u_HDMI_top/u_video_driver/cnt_v [2]
                                   td                    0.365       4.120 f       u_HDMI_top/u_video_driver/N51_1.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.120         u_HDMI_top/u_video_driver/N51_1.co [2]
 CLMS_214_177/COUT                 td                    0.044       4.164 r       u_HDMI_top/u_video_driver/N51_1.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.164         u_HDMI_top/u_video_driver/N51_1.co [4]
                                   td                    0.044       4.208 r       u_HDMI_top/u_video_driver/N51_1.fsub_5/gateop_A2/Cout
                                   net (fanout=1)        0.000       4.208         u_HDMI_top/u_video_driver/N51_1.co [6]
 CLMS_214_181/Y2                   td                    0.202       4.410 f       u_HDMI_top/u_video_driver/N51_1.fsub_7/gateop_A2/Y0
                                   net (fanout=1)        0.649       5.059         u_HDMI_top/u_video_driver/N145 [7]
 CLMS_218_229/Y1                   td                    0.162       5.221 r       u_HDMI_top/u_video_driver/N52[7]/gateop_perm/Z
                                   net (fanout=1)        0.156       5.377         u_HDMI_top/pix_y [7]
 CLMS_222_229/COUT                 td                    0.397       5.774 r       u_HDMI_top/u_video_display/N1.lt_2/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.774         u_HDMI_top/u_video_display/N1.co [6]
 CLMS_222_233/Y1                   td                    0.366       6.140 f       u_HDMI_top/u_video_display/N1.lt_4/gateop_A2/Y1
                                   net (fanout=32)       0.270       6.410         u_HDMI_top/u_video_display/N1
 CLMA_222_224/Y3                   td                    0.151       6.561 f       u_HDMI_top/u_video_display/N5/gateop_perm/Z
                                   net (fanout=46)       1.147       7.708         pixel_req        
 DRM_234_88/CEB[0]                                                         f       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CEB[0]

 Data arrival time                                                   7.708         Logic Levels: 6  
                                                                                   Logic: 1.952ns(45.070%), Route: 2.379ns(54.930%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 DRM_234_88/CLKB[0]                                                        r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.173      10.081                          
 clock uncertainty                                      -0.050      10.031                          

 Setup time                                             -0.042       9.989                          

 Data required time                                                  9.989                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.989                          
 Data arrival time                                                   7.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/I04
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_138_157/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/CLK

 CLMA_138_157/Q1                   tco                   0.180       3.354 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][21]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.059       3.413         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6] [21]
 CLMA_138_156/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/I04

 Data arrival time                                                   3.413         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_138_156/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][23]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.028       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                   3.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/line_1/u_ipml_multadd_mul_add_u8_u9_u8_u9/m_p_o_ff[3]/opit_0_inv/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/output_data/u_ipml_multadd_mul_add_u9_u16_u9_u16/m_a1_div_ff[0][3]/opit_0_inv/D
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_202_160/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/line_1/u_ipml_multadd_mul_add_u8_u9_u8_u9/m_p_o_ff[3]/opit_0_inv/CLK

 CLMA_202_160/Q0                   tco                   0.179       3.353 f       u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/line_1/u_ipml_multadd_mul_add_u8_u9_u8_u9/m_p_o_ff[3]/opit_0_inv/Q
                                   net (fanout=1)        0.130       3.483         u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/line_data_1 [3]
 CLMS_202_161/CD                                                           f       u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/output_data/u_ipml_multadd_mul_add_u9_u16_u9_u16/m_a1_div_ff[0][3]/opit_0_inv/D

 Data arrival time                                                   3.483         Logic Levels: 0  
                                                                                   Logic: 0.179ns(57.929%), Route: 0.130ns(42.071%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMS_202_161/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_bilinear_interpolation_calculator/output_data/u_ipml_multadd_mul_add_u9_u16_u9_u16/m_a1_div_ff[0][3]/opit_0_inv/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                               0.040       3.229                          

 Data required time                                                  3.229                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.229                          
 Data arrival time                                                   3.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][25]/opit_0_A2Q21/CLK
Endpoint    : u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][27]/opit_0_A2Q21/I04
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_138_161/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][25]/opit_0_A2Q21/CLK

 CLMA_138_161/Q1                   tco                   0.180       3.354 f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6][25]/opit_0_A2Q21/Q1
                                   net (fanout=3)        0.061       3.415         u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[6] [25]
 CLMA_138_160/C4                                                           f       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][27]/opit_0_A2Q21/I04

 Data arrival time                                                   3.415         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_138_160/CLK                                                          r       u_Video_processing_top_1/u_video_processing_controller/u_divider_x/r_dividend[7][27]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.188       3.189                          
 clock uncertainty                                       0.000       3.189                          

 Hold time                                              -0.028       3.161                          

 Data required time                                                  3.161                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.161                          
 Data arrival time                                                   3.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_90_197/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.388       7.347         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_78_193/Y1                    td                    0.360       7.707 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.586       8.293         u_DDR3_interface_top/u_simplified_AXI/_N72081
 CLMA_98_164/AD                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   8.293         Logic Levels: 1  
                                                                                   Logic: 0.583ns(37.444%), Route: 0.974ns(62.556%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_98_164/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[9]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.162      11.227                          

 Data required time                                                 11.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.227                          
 Data arrival time                                                   8.293                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_90_197/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.388       7.347         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_78_193/Y1                    td                    0.360       7.707 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.584       8.291         u_DDR3_interface_top/u_simplified_AXI/_N72081
 CLMA_98_168/AD                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   8.291         Logic Levels: 1  
                                                                                   Logic: 0.583ns(37.492%), Route: 0.972ns(62.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_98_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[6]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.162      11.227                          

 Data required time                                                 11.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.227                          
 Data arrival time                                                   8.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_90_197/CLK                                                           r       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/CLK

 CLMA_90_197/Q1                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_simplified_AXI/r_input_source[2]/opit_0_L5Q_perm/Q
                                   net (fanout=7)        0.388       7.347         u_DDR3_interface_top/u_simplified_AXI/r_input_source [2]
 CLMS_78_193/Y1                    td                    0.360       7.707 f       u_DDR3_interface_top/u_simplified_AXI/N734_23/gateop_perm/Z
                                   net (fanout=43)       0.584       8.291         u_DDR3_interface_top/u_simplified_AXI/_N72081
 CLMA_98_168/CD                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/I0

 Data arrival time                                                   8.291         Logic Levels: 1  
                                                                                   Logic: 0.583ns(37.492%), Route: 0.972ns(62.508%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_98_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[12]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Setup time                                             -0.162      11.227                          

 Data required time                                                 11.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.227                          
 Data arrival time                                                   8.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMS_102_137/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/CLK

 CLMS_102_137/Q0                   tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4][0]/opit_0_inv/Q
                                   net (fanout=1)        0.062       6.631         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/old_row_addr_array[4] [0]
 CLMA_102_136/A0                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/I3

 Data arrival time                                                   6.631         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_102_136/CLK                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_ui_axi/u_user_cmd_fifo/data_0[40]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.099       6.503                          

 Data required time                                                  6.503                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.503                          
 Data arrival time                                                   6.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.128                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L1
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMS_18_245/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_18_245/Q0                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.064       6.633         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt [0]
 CLMS_18_245/A1                                                            r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   6.633         Logic Levels: 0  
                                                                                   Logic: 0.182ns(73.984%), Route: 0.064ns(26.016%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_18_245/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.633                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.139                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_14_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK

 CLMA_14_172/Q1                    tco                   0.180       6.567 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.059       6.626         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step [2]
 CLMA_14_172/B3                                                            f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/I13

 Data arrival time                                                   6.626         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_14_172/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/ck_dly_step[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.184       6.403                          

 Data required time                                                  6.403                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.403                          
 Data arrival time                                                   6.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.223                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       4.770         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       4.770 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_interface_top/u_ddr3_interface/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.471
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.925       3.471         ntclkbufg_2      
 CLMA_174_244/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_174_244/Q1                   tco                   0.223       3.694 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.168       3.862         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [14]
 CLMA_174_240/Y3                   td                    0.360       4.222 f       u_Ethernet_top/u_arp/u_arp_rx/N412_47/gateop_perm/Z
                                   net (fanout=1)        0.371       4.593         u_Ethernet_top/u_arp/u_arp_rx/_N79313
 CLMA_182_244/Y3                   td                    0.222       4.815 f       u_Ethernet_top/u_arp/u_arp_rx/N412_51/gateop_perm/Z
                                   net (fanout=2)        0.267       5.082         u_Ethernet_top/u_arp/u_arp_rx/_N71896
 CLMA_182_236/Y2                   td                    0.162       5.244 r       u_Ethernet_top/u_arp/u_arp_rx/N412_79/gateop_perm/Z
                                   net (fanout=1)        0.072       5.316         u_Ethernet_top/u_arp/u_arp_rx/_N79379
 CLMA_182_236/Y1                   td                    0.244       5.560 f       u_Ethernet_top/u_arp/u_arp_rx/N100_6/gateop_perm/Z
                                   net (fanout=1)        0.250       5.810         u_Ethernet_top/u_arp/u_arp_rx/_N79386
 CLMA_182_240/Y3                   td                    0.151       5.961 f       u_Ethernet_top/u_arp/u_arp_rx/N100_7/gateop_perm/Z
                                   net (fanout=1)        0.394       6.355         u_Ethernet_top/u_arp/u_arp_rx/N100
 CLMA_182_264/Y3                   td                    0.162       6.517 r       u_Ethernet_top/u_arp/u_arp_rx/N552/gateop_perm/Z
                                   net (fanout=1)        0.161       6.678         u_Ethernet_top/u_arp/u_arp_rx/N552
 CLMA_182_260/Y1                   td                    0.244       6.922 f       u_Ethernet_top/u_arp/u_arp_rx/N556_4/gateop_perm/Z
                                   net (fanout=1)        0.367       7.289         u_Ethernet_top/u_arp/u_arp_rx/N556
 CLMS_174_265/A4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.289         Logic Levels: 7  
                                                                                   Logic: 1.768ns(46.307%), Route: 2.050ns(53.693%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005      11.366         ntclkbufg_2      
 CLMS_174_265/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/error_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.185      11.551                          
 clock uncertainty                                      -0.150      11.401                          

 Setup time                                             -0.079      11.322                          

 Data required time                                                 11.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.322                          
 Data arrival time                                                   7.289                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.033                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.256
  Launch Clock Delay      :  3.583
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMS_170_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK

 CLMS_170_261/Q2                   tco                   0.223       3.806 f       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.174       3.980         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1
 CLMA_174_260/Y1                   td                    0.244       4.224 f       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_33/gateop_perm/Z
                                   net (fanout=1)        0.155       4.379         u_Ethernet_top/u_arp/u_arp_rx/_N60286
 CLMS_174_261/Y1                   td                    0.162       4.541 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.322       4.863         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
 CLMA_174_260/Y0                   td                    0.264       5.127 f       u_Ethernet_top/u_arp/u_arp_rx/N364_3/gateop/F
                                   net (fanout=8)        0.318       5.445         u_Ethernet_top/u_arp/u_arp_rx/N364
 CLMA_182_253/Y2                   td                    0.379       5.824 f       u_Ethernet_top/u_arp/u_arp_rx/N592_1/gateop_perm/Z
                                   net (fanout=24)       0.436       6.260         u_Ethernet_top/u_arp/u_arp_rx/N592
 CLMS_174_233/CECO                 td                    0.132       6.392 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.392         ntR1428          
 CLMS_174_237/CECO                 td                    0.132       6.524 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.524         ntR1427          
 CLMS_174_241/CECO                 td                    0.132       6.656 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[22]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.656         ntR1426          
 CLMS_174_245/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CE

 Data arrival time                                                   6.656         Logic Levels: 7  
                                                                                   Logic: 1.668ns(54.279%), Route: 1.405ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895      11.256         ntclkbufg_2      
 CLMS_174_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[6]/opit_0_inv/CLK
 clock pessimism                                         0.185      11.441                          
 clock uncertainty                                      -0.150      11.291                          

 Setup time                                             -0.576      10.715                          

 Data required time                                                 10.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.715                          
 Data arrival time                                                   6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CE
Path Group  : gmii_rx_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.256
  Launch Clock Delay      :  3.583
  Clock Pessimism Removal :  0.185

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMS_170_261/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/CLK

 CLMS_170_261/Q2                   tco                   0.223       3.806 f       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1/opit_0_inv_L5Q_perm/Q
                                   net (fanout=7)        0.174       3.980         u_Ethernet_top/u_arp/u_arp_rx/fsm_c_1
 CLMA_174_260/Y1                   td                    0.244       4.224 f       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_fsm[4:0]_33/gateop_perm/Z
                                   net (fanout=1)        0.155       4.379         u_Ethernet_top/u_arp/u_arp_rx/_N60286
 CLMS_174_261/Y1                   td                    0.162       4.541 r       u_Ethernet_top/u_arp/u_arp_rx/fsm_c_4/opit_0_inv_L5Q_perm/Z
                                   net (fanout=7)        0.322       4.863         u_Ethernet_top/u_arp/u_arp_rx/fsm_n [4]
 CLMA_174_260/Y0                   td                    0.264       5.127 f       u_Ethernet_top/u_arp/u_arp_rx/N364_3/gateop/F
                                   net (fanout=8)        0.318       5.445         u_Ethernet_top/u_arp/u_arp_rx/N364
 CLMA_182_253/Y2                   td                    0.379       5.824 f       u_Ethernet_top/u_arp/u_arp_rx/N592_1/gateop_perm/Z
                                   net (fanout=24)       0.436       6.260         u_Ethernet_top/u_arp/u_arp_rx/N592
 CLMS_174_233/CECO                 td                    0.132       6.392 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[38]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=1)        0.000       6.392         ntR1428          
 CLMS_174_237/CECO                 td                    0.132       6.524 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[27]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.524         ntR1427          
 CLMS_174_241/CECO                 td                    0.132       6.656 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[22]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.656         ntR1426          
 CLMS_174_245/CECI                                                         f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.656         Logic Levels: 7  
                                                                                   Logic: 1.668ns(54.279%), Route: 1.405ns(45.721%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         8.000       8.000 r                        
 F14                                                     0.000       8.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       8.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       8.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       8.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       8.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       9.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       9.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915      10.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000      10.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895      11.256         ntclkbufg_2      
 CLMS_174_245/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[8]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.185      11.441                          
 clock uncertainty                                      -0.150      11.291                          

 Setup time                                             -0.576      10.715                          

 Data required time                                                 10.715                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.715                          
 Data arrival time                                                   6.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.059                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.471
  Launch Clock Delay      :  3.256
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895       3.256         ntclkbufg_2      
 CLMA_182_233/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_233/Q1                   tco                   0.180       3.436 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.495         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [23]
 CLMA_182_232/C4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.495         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.314%), Route: 0.059ns(24.686%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.925       3.471         ntclkbufg_2      
 CLMA_182_232/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[31]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.200       3.271                          
 clock uncertainty                                       0.000       3.271                          

 Hold time                                              -0.028       3.243                          

 Data required time                                                  3.243                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.243                          
 Data arrival time                                                   3.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.471
  Launch Clock Delay      :  3.256
  Clock Pessimism Removal :  -0.200

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.895       3.256         ntclkbufg_2      
 CLMA_182_233/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/CLK

 CLMA_182_233/Q0                   tco                   0.179       3.435 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[37]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.059       3.494         u_Ethernet_top/u_arp/u_arp_rx/r_des_mac [37]
 CLMA_182_232/B4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      0.925       3.471         ntclkbufg_2      
 CLMA_182_232/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_mac[45]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.200       3.271                          
 clock uncertainty                                       0.000       3.271                          

 Hold time                                              -0.029       3.242                          

 Data required time                                                  3.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.242                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/L4
Path Group  : gmii_rx_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.583
  Launch Clock Delay      :  3.366
  Clock Pessimism Removal :  -0.202

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.735       0.792 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.792         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.038       0.830 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.538       1.368         _N67             
 PLL_158_303/CLK_OUT0              td                    0.078       1.446 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.915       2.361         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.361 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.005       3.366         ntclkbufg_2      
 CLMS_186_273/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_273/Q2                   tco                   0.180       3.546 f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.061       3.607         u_Ethernet_top/u_arp/u_arp_rx/r_des_ip [9]
 CLMA_186_272/A4                                                           f       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.607         Logic Levels: 0  
                                                                                   Logic: 0.180ns(74.689%), Route: 0.061ns(25.311%)
----------------------------------------------------------------------------------------------------

 Clock gmii_rx_clk (rising edge)                         0.000       0.000 r                        
 F14                                                     0.000       0.000 r       eth_rxc (port)   
                                   net (fanout=1)        0.057       0.057         eth_rxc          
 IOBD_240_376/DIN                  td                    0.861       0.918 r       eth_rxc_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.918         eth_rxc_ibuf/ntD 
 IOL_243_374/INCK                  td                    0.058       0.976 r       eth_rxc_ibuf/opit_1/INCK
                                   net (fanout=1)        0.555       1.531         _N67             
 PLL_158_303/CLK_OUT0              td                    0.083       1.614 r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_pll_shift/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=2)        0.932       2.546         eth_rx_clk       
 USCM_84_109/CLK_USCM              td                    0.000       2.546 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=510)      1.037       3.583         ntclkbufg_2      
 CLMA_186_272/CLK                                                          r       u_Ethernet_top/u_arp/u_arp_rx/r_des_ip[17]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.202       3.381                          
 clock uncertainty                                       0.000       3.381                          

 Hold time                                              -0.029       3.352                          

 Data required time                                                  3.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.352                          
 Data arrival time                                                   3.607                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.147
  Launch Clock Delay      :  2.572
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.541       2.572         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.221       2.793 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       1.702       4.495         nt_led4          
 CLMA_150_196/RSCO                 td                    0.105       4.600 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.600         ntR299           
 CLMA_150_200/RSCO                 td                    0.105       4.705 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.705         ntR298           
 CLMA_150_204/RSCO                 td                    0.105       4.810 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.810         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/RS

 Data arrival time                                                   4.810         Logic Levels: 3  
                                                                                   Logic: 0.536ns(23.950%), Route: 1.702ns(76.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.272      22.147         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_0/opit_0_inv/CLK
 clock pessimism                                         0.167      22.314                          
 clock uncertainty                                      -0.050      22.264                          

 Recovery time                                           0.000      22.264                          

 Data required time                                                 22.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.264                          
 Data arrival time                                                   4.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.147
  Launch Clock Delay      :  2.572
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.541       2.572         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.221       2.793 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       1.702       4.495         nt_led4          
 CLMA_150_196/RSCO                 td                    0.105       4.600 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.600         ntR299           
 CLMA_150_200/RSCO                 td                    0.105       4.705 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.705         ntR298           
 CLMA_150_204/RSCO                 td                    0.105       4.810 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.810         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.810         Logic Levels: 3  
                                                                                   Logic: 0.536ns(23.950%), Route: 1.702ns(76.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.272      22.147         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_1/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.167      22.314                          
 clock uncertainty                                      -0.050      22.264                          

 Recovery time                                           0.000      22.264                          

 Data required time                                                 22.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.264                          
 Data arrival time                                                   4.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK
Endpoint    : u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.258  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.147
  Launch Clock Delay      :  2.572
  Clock Pessimism Removal :  0.167

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.541       2.572         nt_sys_clk       
 CLMA_230_84/CLK                                                           r       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/CLK

 CLMA_230_84/Q0                    tco                   0.221       2.793 f       u_HDMI_top/u_ms72xx_init/u_ms7200_lut/init_over/opit_0_inv/Q
                                   net (fanout=22)       1.702       4.495         nt_led4          
 CLMA_150_196/RSCO                 td                    0.105       4.600 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/data_in[7]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       4.600         ntR299           
 CLMA_150_200/RSCO                 td                    0.105       4.705 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       4.705         ntR298           
 CLMA_150_204/RSCO                 td                    0.105       4.810 r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/cmd_index[5]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       4.810         ntR297           
 CLMA_150_208/RSCI                                                         r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.810         Logic Levels: 3  
                                                                                   Logic: 0.536ns(23.950%), Route: 1.702ns(76.050%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=311)      1.272      22.147         nt_sys_clk       
 CLMA_150_208/CLK                                                          r       u_HDMI_top/u_ms72xx_init/u_ms7210_lut/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.167      22.314                          
 clock uncertainty                                      -0.050      22.264                          

 Recovery time                                           0.000      22.264                          

 Data required time                                                 22.264                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.264                          
 Data arrival time                                                   4.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.182       3.347 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.230       3.577         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.092       3.669 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.669         ntR897           
 CLMS_22_177/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.669         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.182       3.347 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.230       3.577         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.092       3.669 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.669         ntR897           
 CLMS_22_177/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/RS

 Data arrival time                                                   3.669         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_ack_rst_ctrl/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.367
  Launch Clock Delay      :  3.165
  Clock Pessimism Removal :  -0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895       3.165         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMA_30_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_30_177/Q3                    tco                   0.182       3.347 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/logic_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=14)       0.230       3.577         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/logic_rstn
 CLMS_22_173/RSCO                  td                    0.092       3.669 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/cnt[3]/opit_0_inv_MUX4TO1Q/RSOUT
                                   net (fanout=4)        0.000       3.669         ntR897           
 CLMS_22_177/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/RS

 Data arrival time                                                   3.669         Logic Levels: 1  
                                                                                   Logic: 0.274ns(54.365%), Route: 0.230ns(45.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 CLMS_22_177/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/opit_0_inv/CLK
 clock pessimism                                        -0.183       3.184                          
 clock uncertainty                                       0.000       3.184                          

 Removal time                                            0.000       3.184                          

 Data required time                                                  3.184                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.184                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.485                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.271       3.871         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.379       4.250 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      1.293       5.543         u_Video_processing_top_1/N25
 CLMA_218_240/RS                                                           f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   5.543         Logic Levels: 1  
                                                                                   Logic: 0.602ns(27.793%), Route: 1.564ns(72.207%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 CLMA_218_240/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                          -0.476       9.566                          

 Data required time                                                  9.566                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.566                          
 Data arrival time                                                   5.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.023                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.271       3.871         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.379       4.250 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.784       5.034         u_Video_processing_top_1/N25
 CLMA_210_196/RSCO                 td                    0.113       5.147 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.147         ntR1292          
 CLMA_210_200/RSCO                 td                    0.113       5.260 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.260         ntR1291          
 CLMA_210_204/RSCO                 td                    0.113       5.373 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.373         ntR1290          
 CLMA_210_208/RSCO                 td                    0.113       5.486 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.486         ntR1289          
 CLMA_210_212/RSCO                 td                    0.113       5.599 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.599         ntR1288          
 CLMA_210_216/RSCO                 td                    0.113       5.712 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.712         ntR1287          
 CLMA_210_220/RSCO                 td                    0.113       5.825 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.825         ntR1286          
 CLMA_210_224/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.825         Logic Levels: 8  
                                                                                   Logic: 1.393ns(56.904%), Route: 1.055ns(43.096%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 CLMA_210_224/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[12]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                           0.000      10.042                          

 Data required time                                                 10.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.042                          
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.174
  Launch Clock Delay      :  3.377
  Clock Pessimism Removal :  0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_214_172/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/CLK

 CLMA_214_172/Q2                   tco                   0.223       3.600 f       u_HDMI_top/u_video_driver/cnt_end[2]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.271       3.871         u_HDMI_top/u_video_driver/cnt_end [2]
 CLMA_214_164/Y2                   td                    0.379       4.250 f       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.784       5.034         u_Video_processing_top_1/N25
 CLMA_210_196/RSCO                 td                    0.113       5.147 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[3]/opit_0/RSOUT
                                   net (fanout=5)        0.000       5.147         ntR1292          
 CLMA_210_200/RSCO                 td                    0.113       5.260 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[6]/opit_0/RSOUT
                                   net (fanout=3)        0.000       5.260         ntR1291          
 CLMA_210_204/RSCO                 td                    0.113       5.373 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.373         ntR1290          
 CLMA_210_208/RSCO                 td                    0.113       5.486 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       5.486         ntR1289          
 CLMA_210_212/RSCO                 td                    0.113       5.599 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[11]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       5.599         ntR1288          
 CLMA_210_216/RSCO                 td                    0.113       5.712 f       u_Video_processing_top_1/data_channel[2].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wr_water_level[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=4)        0.000       5.712         ntR1287          
 CLMA_210_220/RSCO                 td                    0.113       5.825 f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[12]/opit_0/RSOUT
                                   net (fanout=2)        0.000       5.825         ntR1286          
 CLMA_210_224/RSCI                                                         f       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.825         Logic Levels: 8  
                                                                                   Logic: 1.393ns(56.904%), Route: 1.055ns(43.096%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         6.734       6.734 r                        
 AA12                                                    0.000       6.734 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       6.812         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       7.547 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.547         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       7.585 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       9.013         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       9.013 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       9.908         ntclkbufg_1      
 CLMA_210_224/CLK                                                          r       u_Video_processing_top_1/data_channel[1].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.184      10.092                          
 clock uncertainty                                      -0.050      10.042                          

 Recovery time                                           0.000      10.042                          

 Data required time                                                 10.042                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.042                          
 Data arrival time                                                   5.825                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.140       3.498         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.167       3.665 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.212       3.877         u_Video_processing_top_1/N25
 CLMA_222_160/RSCO                 td                    0.085       3.962 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[11]/opit_0/RSOUT
                                   net (fanout=1)        0.000       3.962         ntR1259          
 CLMA_222_164/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   3.962         Logic Levels: 2  
                                                                                   Logic: 0.436ns(55.330%), Route: 0.352ns(44.670%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMA_222_164/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.962                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.769                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.140       3.498         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.167       3.665 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.237       3.902         u_Video_processing_top_1/N25
 CLMS_226_165/RSCO                 td                    0.085       3.987 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[7]/opit_0/RSOUT
                                   net (fanout=1)        0.000       3.987         ntR1257          
 CLMS_226_169/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.987         Logic Levels: 2  
                                                                                   Logic: 0.436ns(53.629%), Route: 0.377ns(46.371%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMS_226_169/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[12]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.987                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.794                          
====================================================================================================

====================================================================================================

Startpoint  : u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS
Path Group  : hdmi_rx_pix_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.377
  Launch Clock Delay      :  3.174
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.735       0.813 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.813         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.038       0.851 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.428       2.279         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.279 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.895       3.174         ntclkbufg_1      
 CLMA_210_165/CLK                                                          r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/CLK

 CLMA_210_165/Q1                   tco                   0.184       3.358 r       u_HDMI_top/u_video_driver/cnt_end[3]/opit_0_L5Q_perm/Q
                                   net (fanout=6)        0.140       3.498         u_HDMI_top/u_video_driver/cnt_end [3]
 CLMA_214_164/Y2                   td                    0.167       3.665 r       u_Video_processing_top_1/N25_inv/gateop_perm/Z
                                   net (fanout=130)      0.241       3.906         u_Video_processing_top_1/N25
 CLMS_218_157/RSCO                 td                    0.085       3.991 r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       3.991         ntR1266          
 CLMS_218_161/RSCI                                                         r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/RS

 Data arrival time                                                   3.991         Logic Levels: 2  
                                                                                   Logic: 0.436ns(53.366%), Route: 0.381ns(46.634%)
----------------------------------------------------------------------------------------------------

 Clock hdmi_rx_pix_clk (rising edge)
                                                         0.000       0.000 r                        
 AA12                                                    0.000       0.000 r       hdmi_rx_pix_clk (port)
                                   net (fanout=1)        0.078       0.078         hdmi_rx_pix_clk  
 IOBD_161_0/DIN                    td                    0.861       0.939 r       hdmi_rx_pix_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.939         hdmi_rx_pix_clk_ibuf/ntD
 IOL_163_6/INCK                    td                    0.058       0.997 r       hdmi_rx_pix_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.455       2.452         _N32             
 USCM_84_108/CLK_USCM              td                    0.000       2.452 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2155)     0.925       3.377         ntclkbufg_1      
 CLMS_218_161/CLK                                                          r       u_Video_processing_top_1/data_channel[0].u_fifo_4096x8/U_ipml_fifo_fifo_4096x8/U_ipml_fifo_ctrl/wrptr2[5]/opit_0/CLK
 clock pessimism                                        -0.184       3.193                          
 clock uncertainty                                       0.000       3.193                          

 Removal time                                            0.000       3.193                          

 Data required time                                                  3.193                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.193                          
 Data arrival time                                                   3.991                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.798                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.396       7.353         nt_led2          
 CLMA_74_180/Y0                    td                    0.264       7.617 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       0.714       8.331         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RSCO                  td                    0.113       8.444 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[8]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=4)        0.000       8.444         ntR412           
 CLMA_94_172/RSCO                  td                    0.113       8.557 f       u_DDR3_interface_top/u_AXI_rw_FIFO/r_fifo_video2_rst[6]/opit_0/RSOUT
                                   net (fanout=2)        0.000       8.557         ntR411           
 CLMA_94_176/RSCO                  td                    0.113       8.670 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[13]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.670         ntR410           
 CLMA_94_180/RSCO                  td                    0.113       8.783 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[17]/opit_0_A2Q21/RSOUT
                                   net (fanout=2)        0.000       8.783         ntR409           
 CLMA_94_184/RSCO                  td                    0.113       8.896 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[21]/opit_0_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.896         ntR408           
 CLMA_94_192/RSCO                  td                    0.113       9.009 f       u_DDR3_interface_top/u_simplified_AXI/r_video1_wr_addr[24]/opit_0_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.009         ntR407           
 CLMA_94_196/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   9.009         Logic Levels: 7  
                                                                                   Logic: 1.163ns(51.166%), Route: 1.110ns(48.834%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_94_196/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[24]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   9.009                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.396       7.353         nt_led2          
 CLMA_74_180/Y0                    td                    0.264       7.617 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       0.535       8.152         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMS_94_169/RSCO                  td                    0.113       8.265 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.265         ntR457           
 CLMS_94_173/RSCO                  td                    0.113       8.378 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.378         ntR456           
 CLMS_94_177/RSCO                  td                    0.113       8.491 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[13]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.491         ntR455           
 CLMS_94_181/RSCO                  td                    0.113       8.604 f       u_DDR3_interface_top/u_simplified_AXI/r_video2_wr_addr[6]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       8.604         ntR454           
 CLMS_94_185/RSCO                  td                    0.113       8.717 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[21]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=2)        0.000       8.717         ntR453           
 CLMS_94_193/RSCO                  td                    0.113       8.830 f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[23]/opit_0_inv_MUX8TO1Q/RSOUT
                                   net (fanout=1)        0.000       8.830         ntR452           
 CLMS_94_197/RSCI                                                          f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.830         Logic Levels: 7  
                                                                                   Logic: 1.163ns(55.540%), Route: 0.931ns(44.460%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMS_94_197/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[22]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                           0.000      11.389                          

 Data required time                                                 11.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.389                          
 Data arrival time                                                   8.830                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.559                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.453
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.286

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       0.396       7.353         nt_led2          
 CLMA_74_180/Y0                    td                    0.264       7.617 f       u_DDR3_interface_top/u_AXI_rw_FIFO/N25/gateop_perm/Z
                                   net (fanout=60)       0.714       8.331         u_DDR3_interface_top/u_AXI_rw_FIFO/N25
 CLMA_94_168/RS                                                            f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/RS

 Data arrival time                                                   8.331         Logic Levels: 1  
                                                                                   Logic: 0.485ns(30.408%), Route: 1.110ns(69.592%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (falling edge)                       5.000       5.000 f                        
 P20                                                     0.000       5.000 f       sys_clk (port)   
                                   net (fanout=1)        0.074       5.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.784       5.858 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.858         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       5.896 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.408       7.304         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       7.304 f       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.004       8.308         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.087       8.395 f       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.671       9.066         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       9.266 f       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       9.266         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       9.266 f       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.269      10.535         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000      10.535 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.918      11.453         ntclkbufg_0      
 CLMA_94_168/CLK                                                           f       u_DDR3_interface_top/u_simplified_AXI/r_wr_addr[7]/opit_0_inv_MUX8TO1Q/CLK
 clock pessimism                                         0.286      11.739                          
 clock uncertainty                                      -0.350      11.389                          

 Recovery time                                          -0.476      10.913                          

 Data required time                                                 10.913                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.913                          
 Data arrival time                                                   8.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.582                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_14_164/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.335       6.904         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_180/RST_TRAINING_N                                                 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.904         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.203%), Route: 0.335ns(64.797%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 DQSL_6_180/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.904                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_14_164/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/CLK

 CLMA_14_164/Q3                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/opit_0_inv_L5Q_perm/Q
                                   net (fanout=10)       0.363       6.932         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dqs_training_rstn
 DQSL_6_152/RST_TRAINING_N                                                 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/RST_TRAINING_N

 Data arrival time                                                   6.932         Logic Levels: 0  
                                                                                   Logic: 0.182ns(33.394%), Route: 0.363ns(66.606%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 DQSL_6_152/CLK_REGIONAL                                                   r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/CLK_REGIONAL
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.007       6.599                          

 Data required time                                                  6.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.599                          
 Data arrival time                                                   6.932                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RS
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.423       2.270         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.270 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.895       6.387         ntclkbufg_0      
 CLMA_22_184/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_22_184/Q0                    tco                   0.182       6.569 r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=564)      0.298       6.867         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_rst_n
 CLMS_10_185/RSCO                  td                    0.092       6.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqs_rddata_align/rdvalid_r1/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       6.959         ntR1022          
 CLMS_10_193/RSCI                                                          f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.959         Logic Levels: 1  
                                                                                   Logic: 0.274ns(47.902%), Route: 0.298ns(52.098%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_10_193/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dqs_en/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.000       6.606                          

 Data required time                                                  6.606                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.606                          
 Data arrival time                                                   6.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_22_145/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/CLK

 CLMS_22_145/Q2                    tco                   0.223       6.959 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=508)      1.379       8.338         u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/calib_done
 CLMA_30_276/Y0                    td                    0.150       8.488 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/N48/gateop_perm/Z
                                   net (fanout=1)        1.034       9.522         nt_mem_rst_n     
 IOL_7_369/DO                      td                    0.106       9.628 f       mem_rst_n_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.628         mem_rst_n_obuf/ntO
 IOBS_LR_0_368/PAD                 td                    3.229      12.857 f       mem_rst_n_obuf/opit_0/O
                                   net (fanout=1)        0.096      12.953         mem_rst_n        
 C1                                                                        f       mem_rst_n (port) 

 Data arrival time                                                  12.953         Logic Levels: 3  
                                                                                   Logic: 3.708ns(59.643%), Route: 2.509ns(40.357%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
Endpoint    : led7 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMA_110_137/CLK                                                          r       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK

 CLMA_110_137/Q2                   tco                   0.223       6.959 f       u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_o/U_ipml_fifo_axi_fifo_o/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/Q
                                   net (fanout=24)       2.129       9.088         nt_led7          
 IOL_47_374/DO                     td                    0.106       9.194 f       led7_obuf/opit_1/O
                                   net (fanout=1)        0.000       9.194         led7_obuf/ntO    
 IOBD_44_376/PAD                   td                    3.238      12.432 f       led7_obuf/opit_0/O
                                   net (fanout=1)        0.039      12.471         led7             
 F7                                                                        f       led7 (port)      

 Data arrival time                                                  12.471         Logic Levels: 2  
                                                                                   Logic: 3.567ns(62.197%), Route: 2.168ns(37.803%)
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : led2 (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.449       2.442         _N50             
 USCM_84_110/CLK_USCM              td                    0.000       2.442 r       u_DDR3_interface_top/u_ddr3_interface/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_interface_top/u_ddr3_interface/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_4/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_interface_top/u_ddr3_interface/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         u_DDR3_interface_top/ddrphy_clkin
 USCM_84_112/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4295)     0.925       6.736         ntclkbufg_0      
 CLMS_66_197/CLK                                                           r       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMS_66_197/Q0                    tco                   0.221       6.957 f       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=11)       1.733       8.690         nt_led2          
 IOL_19_373/DO                     td                    0.106       8.796 f       led2_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.796         led2_obuf/ntO    
 IOBS_TB_17_376/PAD                td                    3.238      12.034 f       led2_obuf/opit_0/O
                                   net (fanout=1)        0.107      12.141         led2             
 A2                                                                        f       led2 (port)      

 Data arrival time                                                  12.141         Logic Levels: 2  
                                                                                   Logic: 3.565ns(65.957%), Route: 1.840ns(34.043%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rx_ctl (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 F9                                                      0.000       0.000 r       eth_rx_ctl (port)
                                   net (fanout=1)        0.063       0.063         eth_rx_ctl       
 IOBS_TB_69_376/DIN                td                    0.735       0.798 r       eth_rx_ctl_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.798         eth_rx_ctl_ibuf/ntD
 IOL_71_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/u_GTP_ISERDES/gateigddr_IOL/PADI

 Data arrival time                                                   0.798         Logic Levels: 1  
                                                                                   Logic: 0.735ns(92.105%), Route: 0.063ns(7.895%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H10                                                     0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[0]       
 IOBD_72_376/DIN                   td                    0.735       0.806 r       eth_rxd_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[0]/ntD
 IOL_75_374/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 H11                                                     0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.071       0.071         eth_rxd[1]       
 IOBS_TB_73_376/DIN                td                    0.735       0.806 r       eth_rxd_ibuf[1]/opit_0/O
                                   net (fanout=1)        0.000       0.806         eth_rxd_ibuf[1]/ntD
 IOL_75_373/DI                                                             r       u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/PADI

 Data arrival time                                                   0.806         Logic Levels: 1  
                                                                                   Logic: 0.735ns(91.191%), Route: 0.071ns(8.809%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.282       10.000          0.718           High Pulse Width  DRM_234_68/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           Low Pulse Width   DRM_234_68/CLKA[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKA[0]
 9.282       10.000          0.718           High Pulse Width  DRM_234_68/CLKB[0]      u_HDMI_top/u_ms72xx_init/u_ms7200_lut/N1227_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{cam_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 20.115      20.833          0.718           Low Pulse Width   DRM_54_128/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_108/CLKA[0]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm/CLKA
 20.115      20.833          0.718           Low Pulse Width   DRM_54_108/CLKA[1]      u_DDR3_interface_top/u_AXI_rw_FIFO/u_axi_fifo_video0/U_ipml_fifo_axi_fifo_video/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm/CLKA
====================================================================================================

{hdmi_rx_pix_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.457       3.367           0.910           Low Pulse Width   APM_106_92/CLK          u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.457       3.367           0.910           High Pulse Width  APM_106_92/CLK          u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_0/gopapm/CLK
 2.457       3.367           0.910           High Pulse Width  APM_106_104/CLK         u_Video_processing_top_1/data_channel[0].u_bilinear_interpolation_calculator/line_0/u_ipml_multadd_mul_add_u8_u9_u8_u9/multadd_1/gopapm/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_62_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_62_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_70_133/CLK         u_DDR3_interface_top/u_ddr3_interface/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_interface_top/u_ddr3_interface/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{gmii_rx_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.787       4.000           1.213           Low Pulse Width   IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_374/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[0].u_iddr_rxd/gateigddr_IOL/SYSCLK
 2.787       4.000           1.213           High Pulse Width  IOL_75_373/CLK_SYS      u_Ethernet_top/u_gmii_to_rgmii/u_rgmii_rx/rxdata_bus[1].u_iddr_rxd/gateigddr_IOL/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                              
+--------------------------------------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/place_route/video_stitching_scaling_pnr.adf       
| Output     | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/video_stitching_scaling_rtp.adf     
|            | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/video_stitching_scaling.rtr         
|            | D:/FPGA_projects/PANGOMICRO/video_stitching_scaling_v1/pango_project/report_timing/rtr.db                              
+--------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 977 MB
Total CPU  time to report_timing completion : 0h:0m:11s
Process Total CPU  time to report_timing completion : 0h:0m:11s
Total real time to report_timing completion : 0h:0m:13s
