{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761820694437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761820694437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:38:14 2025 " "Processing started: Thu Oct 30 21:38:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761820694437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820694437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820694437 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761820694625 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761820694625 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "altclkctrl.qsys " "Elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820700396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:22 Progress: Loading FPGACode/altclkctrl.qsys " "2025.10.30.21:38:22 Progress: Loading FPGACode/altclkctrl.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820702704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Reading input file " "2025.10.30.21:38:23 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703571 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\] " "2025.10.30.21:38:23 Progress: Adding altclkctrl_0 \[altclkctrl 24.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Parameterizing module altclkctrl_0 " "2025.10.30.21:38:23 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Building connections " "2025.10.30.21:38:23 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Parameterizing connections " "2025.10.30.21:38:23 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:23 Progress: Validating " "2025.10.30.21:38:23 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820703738 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:24 Progress: Done reading input file " "2025.10.30.21:38:24 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820704109 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:24 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E. " "2025.10.30.21:38:24 : altclkctrl.altclkctrl_0: Targeting device family: Cyclone IV E." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820704888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.10.30.21:38:24 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs. " "2025.10.30.21:38:24 : altclkctrl.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820704888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH " "Altclkctrl: Generating \"altclkctrl\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820705157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity altclkctrl_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820706659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"altclkctrl\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820706704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files " "Altclkctrl: Done \"altclkctrl\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820706704 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "altclkctrl.qsys " "Finished elaborating Platform Designer system entity \"altclkctrl.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_2ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_2ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_2ff-Behavioral " "Found design unit 1: rx_2ff-Behavioral" {  } { { "rx_2ff.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_2ff.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707653 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_2ff " "Found entity 1: rx_2ff" {  } { { "rx_2ff.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_2ff.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "va/eth_tx_tb_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file va/eth_tx_tb_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx_tb_driver-rtl " "Found design unit 1: eth_tx_tb_driver-rtl" {  } { { "va/eth_tx_tb_driver.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/va/eth_tx_tb_driver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707655 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx_tb_driver " "Found entity 1: eth_tx_tb_driver" {  } { { "va/eth_tx_tb_driver.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/va/eth_tx_tb_driver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_sipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_sipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_sipo-Behavioral " "Found design unit 1: sr_sipo-Behavioral" {  } { { "sr_sipo.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_sipo.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707657 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_sipo " "Found entity 1: sr_sipo" {  } { { "sr_sipo.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_sipo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm_pr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm_pr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm_pr-Behavioral " "Found design unit 1: rx_fsm_pr-Behavioral" {  } { { "rx_fsm_pr.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_pr.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707660 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm_pr " "Found entity 1: rx_fsm_pr" {  } { { "rx_fsm_pr.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_pr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm_axi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm_axi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm_axi-Behavioral " "Found design unit 1: rx_fsm_axi-Behavioral" {  } { { "rx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_axi.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707662 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm_AXI " "Found entity 1: rx_fsm_AXI" {  } { { "rx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_axi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fsm_adr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fsm_adr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fsm_adr-Behavioral " "Found design unit 1: rx_fsm_adr-Behavioral" {  } { { "rx_fsm_adr.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_adr.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707664 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fsm_adr " "Found entity 1: rx_fsm_adr" {  } { { "rx_fsm_adr.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_adr.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fcs_verify.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fcs_verify.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fcs_verify-rtl " "Found design unit 1: rx_fcs_verify-rtl" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707665 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fcs_verify " "Found entity 1: rx_fcs_verify" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_fcs_crc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_fcs_crc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_fcs_crc-Behavioral " "Found design unit 1: rx_fcs_crc-Behavioral" {  } { { "rx_fcs_crc.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_crc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707667 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_fcs_crc " "Found entity 1: rx_fcs_crc" {  } { { "rx_fcs_crc.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_crc.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707667 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "mark_debug rx_decoder.vhd(28) " "Unrecognized synthesis attribute \"mark_debug\" at rx_decoder.vhd(28)" {  } { { "rx_decoder.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_decoder.vhd" 28 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rx_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx_decoder-Behavioral " "Found design unit 1: rx_decoder-Behavioral" {  } { { "rx_decoder.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707669 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx_decoder " "Found entity 1: rx_decoder" {  } { { "rx_decoder.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_rx-arch " "Found design unit 1: eth_rx-arch" {  } { { "eth_rx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707670 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_rx " "Found entity 1: eth_rx" {  } { { "eth_rx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "axi4s_interconnect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file axi4s_interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 axi4s_interconnect-arch " "Found design unit 1: axi4s_interconnect-arch" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707672 ""} { "Info" "ISGN_ENTITY_NAME" "1 axi4s_interconnect " "Found entity 1: axi4s_interconnect" {  } { { "axi4s_interconnect.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/axi4s_interconnect.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ringbuffer.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ringbuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2048x9_cascade-rtl " "Found design unit 1: ram_2048x9_cascade-rtl" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707674 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ringbuffer-rtl " "Found design unit 2: ringbuffer-rtl" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_2048x9_cascade " "Found entity 1: ram_2048x9_cascade" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707674 ""} { "Info" "ISGN_ENTITY_NAME" "2 ringbuffer " "Found entity 2: ringbuffer" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_ctrl-rtl " "Found design unit 1: reset_ctrl-rtl" {  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707675 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_ctrl " "Found entity 1: reset_ctrl" {  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707675 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl altclkctrl/synthesis/altclkctrl.vhd " "Entity \"altclkctrl\" obtained from \"altclkctrl/synthesis/altclkctrl.vhd\" instead of from Quartus Prime megafunction library" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1761820707677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altclkctrl/synthesis/altclkctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altclkctrl/synthesis/altclkctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altclkctrl-rtl " "Found design unit 1: altclkctrl-rtl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707677 ""} { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_piso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_piso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sr_piso-rtl " "Found design unit 1: sr_piso-rtl" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707679 ""} { "Info" "ISGN_ENTITY_NAME" "1 sr_piso " "Found entity 1: sr_piso" {  } { { "sr_piso.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/sr_piso.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_eth_packet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_eth_packet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_eth_packet-SYN " "Found design unit 1: ram_eth_packet-SYN" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707681 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_eth_packet " "Found entity 1: ram_eth_packet" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll_main-SYN " "Found design unit 1: pll_main-SYN" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707683 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll_main " "Found entity 1: pll_main" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethernet_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethernet_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_switch-arch " "Found design unit 1: ethernet_switch-arch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707684 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethernet_switch " "Found entity 1: ethernet_switch" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_port-arch " "Found design unit 1: eth_port-arch" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707686 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_port " "Found entity 1: eth_port" {  } { { "eth_port.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eth_tx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eth_tx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_tx-arch " "Found design unit 1: eth_tx-arch" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707688 ""} { "Info" "ISGN_ENTITY_NAME" "1 eth_tx " "Found entity 1: eth_tx" {  } { { "eth_tx.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_phy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_phy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_phy-arch " "Found design unit 1: tx_phy-arch" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707689 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_phy " "Found entity 1: tx_phy" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_pt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_pt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_pt-arch " "Found design unit 1: tx_fsm_pt-arch" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707691 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_pt " "Found entity 1: tx_fsm_pt" {  } { { "tx_fsm_pt.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_pt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_fsm_axi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_fsm_axi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_fsm_axi-arch " "Found design unit 1: tx_fsm_axi-arch" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707693 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx_fsm_axi " "Found entity 1: tx_fsm_axi" {  } { { "tx_fsm_axi.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_fsm_axi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_packet_rb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_packet_rb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_packet_rb-SYN " "Found design unit 1: ram_packet_rb-SYN" {  } { { "ram_packet_rb.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707694 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_packet_rb " "Found entity 1: ram_packet_rb" {  } { { "ram_packet_rb.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_packet_rb.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707694 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclkctrl db/ip/altclkctrl/altclkctrl.v " "Entity \"altclkctrl\" obtained from \"db/ip/altclkctrl/altclkctrl.v\" instead of from Quartus Prime megafunction library" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1761820707696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/altclkctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/altclkctrl/altclkctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl " "Found entity 1: altclkctrl" {  } { { "db/ip/altclkctrl/altclkctrl.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/altclkctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 altclkctrl_altclkctrl_0_sub " "Found entity 1: altclkctrl_altclkctrl_0_sub" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altclkctrl_altclkctrl_0 " "Found entity 2: altclkctrl_altclkctrl_0" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ethernet_switch " "Elaborating entity \"ethernet_switch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761820707748 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "UART_TX ethernet_switch.vhd(21) " "VHDL Signal Declaration warning at ethernet_switch.vhd(21): used implicit default value for signal \"UART_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_TX ethernet_switch.vhd(36) " "VHDL Signal Declaration warning at ethernet_switch.vhd(36): used implicit default value for signal \"ETH2_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_GRN ethernet_switch.vhd(38) " "VHDL Signal Declaration warning at ethernet_switch.vhd(38): used implicit default value for signal \"ETH2_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH2_LED_YEL ethernet_switch.vhd(39) " "VHDL Signal Declaration warning at ethernet_switch.vhd(39): used implicit default value for signal \"ETH2_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_TX ethernet_switch.vhd(42) " "VHDL Signal Declaration warning at ethernet_switch.vhd(42): used implicit default value for signal \"ETH3_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_GRN ethernet_switch.vhd(44) " "VHDL Signal Declaration warning at ethernet_switch.vhd(44): used implicit default value for signal \"ETH3_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707749 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH3_LED_YEL ethernet_switch.vhd(45) " "VHDL Signal Declaration warning at ethernet_switch.vhd(45): used implicit default value for signal \"ETH3_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_TX ethernet_switch.vhd(48) " "VHDL Signal Declaration warning at ethernet_switch.vhd(48): used implicit default value for signal \"ETH4_TX\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_GRN ethernet_switch.vhd(50) " "VHDL Signal Declaration warning at ethernet_switch.vhd(50): used implicit default value for signal \"ETH4_LED_GRN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ETH4_LED_YEL ethernet_switch.vhd(51) " "VHDL Signal Declaration warning at ethernet_switch.vhd(51): used implicit default value for signal \"ETH4_LED_YEL\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_clk_lock ethernet_switch.vhd(58) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(58): object \"r_clk_lock\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth0_tx_en ethernet_switch.vhd(69) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(69): object \"r_eth0_tx_en\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth1_tx_en ethernet_switch.vhd(70) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(70): object \"r_eth1_tx_en\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_valid ethernet_switch.vhd(114) " "VHDL Signal Declaration warning at ethernet_switch.vhd(114): used explicit default value for signal \"r_eth2_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rx_ready ethernet_switch.vhd(115) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(115): object \"r_eth2_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_last ethernet_switch.vhd(116) " "VHDL Signal Declaration warning at ethernet_switch.vhd(116): used explicit default value for signal \"r_eth2_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth2_rx_data ethernet_switch.vhd(117) " "VHDL Signal Declaration warning at ethernet_switch.vhd(117): used explicit default value for signal \"r_eth2_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 117 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_valid ethernet_switch.vhd(119) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(119): object \"r_eth2_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_last ethernet_switch.vhd(120) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(120): object \"r_eth2_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth2_rb_data ethernet_switch.vhd(121) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(121): object \"r_eth2_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_valid ethernet_switch.vhd(130) " "VHDL Signal Declaration warning at ethernet_switch.vhd(130): used explicit default value for signal \"r_eth3_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 130 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rx_ready ethernet_switch.vhd(131) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(131): object \"r_eth3_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_last ethernet_switch.vhd(132) " "VHDL Signal Declaration warning at ethernet_switch.vhd(132): used explicit default value for signal \"r_eth3_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 132 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth3_rx_data ethernet_switch.vhd(133) " "VHDL Signal Declaration warning at ethernet_switch.vhd(133): used explicit default value for signal \"r_eth3_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 133 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_valid ethernet_switch.vhd(135) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(135): object \"r_eth3_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_last ethernet_switch.vhd(136) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(136): object \"r_eth3_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth3_rb_data ethernet_switch.vhd(137) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(137): object \"r_eth3_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_valid ethernet_switch.vhd(146) " "VHDL Signal Declaration warning at ethernet_switch.vhd(146): used explicit default value for signal \"r_eth4_rx_valid\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 146 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rx_ready ethernet_switch.vhd(147) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(147): object \"r_eth4_rx_ready\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_last ethernet_switch.vhd(148) " "VHDL Signal Declaration warning at ethernet_switch.vhd(148): used explicit default value for signal \"r_eth4_rx_last\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 148 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_eth4_rx_data ethernet_switch.vhd(149) " "VHDL Signal Declaration warning at ethernet_switch.vhd(149): used explicit default value for signal \"r_eth4_rx_data\" because signal was never assigned a value" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 149 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1761820707750 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_valid ethernet_switch.vhd(151) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(151): object \"r_eth4_rb_valid\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707751 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_last ethernet_switch.vhd(152) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(152): object \"r_eth4_rb_last\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707751 "|ethernet_switch"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_eth4_rb_data ethernet_switch.vhd(153) " "Verilog HDL or VHDL warning at ethernet_switch.vhd(153): object \"r_eth4_rb_data\" assigned a value but never read" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707751 "|ethernet_switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pll_main pll_main:c_pll A:syn " "Elaborating entity \"pll_main\" using architecture \"A:syn\" for hierarchy \"pll_main:c_pll\"" {  } { { "ethernet_switch.vhd" "c_pll" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 160 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_main:c_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "altpll_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_main:c_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_main:c_pll\|altpll:altpll_component\"" {  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_main:c_pll\|altpll:altpll_component " "Instantiated megafunction \"pll_main:c_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_main " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_main\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707784 ""}  } { { "pll_main.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/pll_main.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761820707784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_main_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_main_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_main_altpll " "Found entity 1: pll_main_altpll" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_main_altpll pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated " "Elaborating entity \"pll_main_altpll\" for hierarchy \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "altclkctrl altclkctrl:c_alt_clk_ctrl A:rtl " "Elaborating entity \"altclkctrl\" using architecture \"A:rtl\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\"" {  } { { "ethernet_switch.vhd" "c_alt_clk_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 168 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0 altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"altclkctrl_altclkctrl_0\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\"" {  } { { "altclkctrl/synthesis/altclkctrl.vhd" "altclkctrl_0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/altclkctrl/synthesis/altclkctrl.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altclkctrl_altclkctrl_0_sub altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component " "Elaborating entity \"altclkctrl_altclkctrl_0_sub\" for hierarchy \"altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\"" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "altclkctrl_altclkctrl_0_sub_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reset_ctrl reset_ctrl:c_reset_ctrl A:rtl " "Elaborating entity \"reset_ctrl\" using architecture \"A:rtl\" for hierarchy \"reset_ctrl:c_reset_ctrl\"" {  } { { "ethernet_switch.vhd" "c_reset_ctrl" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 177 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_port eth_port:c_eth0 A:arch " "Elaborating entity \"eth_port\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\"" {  } { { "ethernet_switch.vhd" "c_eth0" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 195 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_tx eth_port:c_eth0\|eth_tx:c_tx A:arch " "Elaborating entity \"eth_tx\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\"" {  } { { "eth_port.vhd" "c_tx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_phy eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy A:arch " "Elaborating entity \"tx_phy\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_phy:c_phy\"" {  } { { "eth_tx.vhd" "c_phy" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ram_eth_packet eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram A:syn " "Elaborating entity \"ram_eth_packet\" using architecture \"A:syn\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\"" {  } { { "eth_tx.vhd" "c_ram" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "altsyncram_component" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram_preamble.hex " "Parameter \"init_file\" = \"ram_preamble.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820707874 ""}  } { { "ram_eth_packet.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ram_eth_packet.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761820707874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_49r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49r3 " "Found entity 1: altsyncram_49r3" {  } { { "db/altsyncram_49r3.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_49r3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820707899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820707899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49r3 eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_49r3:auto_generated " "Elaborating entity \"altsyncram_49r3\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|ram_eth_packet:c_ram\|altsyncram:altsyncram_component\|altsyncram_49r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sr_piso eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr A:rtl " "Elaborating entity \"sr_piso\" using architecture \"A:rtl\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|sr_piso:c_piso_sr\"" {  } { { "eth_tx.vhd" "c_piso_sr" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_pt eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt A:arch " "Elaborating entity \"tx_fsm_pt\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_pt:c_fsm_pt\"" {  } { { "eth_tx.vhd" "c_fsm_pt" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 80 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx_fsm_axi eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi A:arch " "Elaborating entity \"tx_fsm_axi\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_tx:c_tx\|tx_fsm_axi:c_fsm_axi\"" {  } { { "eth_tx.vhd" "c_fsm_axi" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_tx.vhd" 93 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "eth_rx eth_port:c_eth0\|eth_rx:c_rx A:arch " "Elaborating entity \"eth_rx\" using architecture \"A:arch\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\"" {  } { { "eth_port.vhd" "c_rx" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_port.vhd" 46 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_2ff eth_port:c_eth0\|eth_rx:c_rx\|rx_2ff:f22 A:behavioral " "Elaborating entity \"rx_2ff\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_2ff:f22\"" {  } { { "eth_rx.vhd" "f22" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_decoder eth_port:c_eth0\|eth_rx:c_rx\|rx_decoder:decoder A:behavioral " "Elaborating entity \"rx_decoder\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_decoder:decoder\"" {  } { { "eth_rx.vhd" "decoder" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707933 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midcapture rx_decoder.vhd(20) " "Verilog HDL or VHDL warning at rx_decoder.vhd(20): object \"midcapture\" assigned a value but never read" {  } { { "rx_decoder.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_decoder.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707934 "|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midcntsig rx_decoder.vhd(21) " "Verilog HDL or VHDL warning at rx_decoder.vhd(21): object \"midcntsig\" assigned a value but never read" {  } { { "rx_decoder.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_decoder.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1761820707934 "|ethernet_switch|eth_port:c_eth0|eth_rx:c_rx|rx_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sr_sipo eth_port:c_eth0\|eth_rx:c_rx\|sr_sipo:sipo A:behavioral " "Elaborating entity \"sr_sipo\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|sr_sipo:sipo\"" {  } { { "eth_rx.vhd" "sipo" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 61 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_fsm_pr eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_pr:pr_FSM A:behavioral " "Elaborating entity \"rx_fsm_pr\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_pr:pr_FSM\"" {  } { { "eth_rx.vhd" "pr_FSM" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 73 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_fsm_AXI eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_AXI:axi_FSM A:behavioral " "Elaborating entity \"rx_fsm_AXI\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_AXI:axi_FSM\"" {  } { { "eth_rx.vhd" "axi_FSM" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 100 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_fcs_verify eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc A:rtl " "Elaborating entity \"rx_fcs_verify\" using architecture \"A:rtl\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\"" {  } { { "eth_rx.vhd" "crc" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 116 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_fcs_crc eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|rx_fcs_crc:crc_core " "Elaborating entity \"rx_fcs_crc\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|rx_fcs_crc:crc_core\"" {  } { { "rx_fcs_verify.vhd" "crc_core" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx_fsm_adr eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_adr:addr_reader A:behavioral " "Elaborating entity \"rx_fsm_adr\" using architecture \"A:behavioral\" for hierarchy \"eth_port:c_eth0\|eth_rx:c_rx\|rx_fsm_adr:addr_reader\"" {  } { { "eth_rx.vhd" "addr_reader" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/eth_rx.vhd" 127 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820707987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ringbuffer ringbuffer:c_eth0_rb " "Elaborating entity \"ringbuffer\" for hierarchy \"ringbuffer:c_eth0_rb\"" {  } { { "ethernet_switch.vhd" "c_eth0_rb" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820708014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2048x9_cascade ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst " "Elaborating entity \"ram_2048x9_cascade\" for hierarchy \"ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\"" {  } { { "ringbuffer.vhd" "ram_inst" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820708025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "axi4s_interconnect axi4s_interconnect:c_interconnect " "Elaborating entity \"axi4s_interconnect\" for hierarchy \"axi4s_interconnect:c_interconnect\"" {  } { { "ethernet_switch.vhd" "c_interconnect" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820708034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8b24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8b24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8b24 " "Found entity 1: altsyncram_8b24" {  } { { "db/altsyncram_8b24.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_8b24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tgi " "Found entity 1: cntr_tgi" {  } { { "db/cntr_tgi.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cntr_tgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ugi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ugi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ugi " "Found entity 1: cntr_ugi" {  } { { "db/cntr_ugi.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cntr_ugi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820709452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820709452 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "ringbuffer " "Analysis and Synthesis generated Signal Tap or debug node instance \"ringbuffer\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820709709 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761820709792 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.10.30.21:38:32 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl " "2025.10.30.21:38:32 Progress: Loading sldec52bfc8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820712221 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820714584 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820714671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719883 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719885 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820719886 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1761820720547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldec52bfc8/alt_sld_fab.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720848 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/sldec52bfc8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820720887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820720887 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ringbuffer:c_eth1_rb\|ram_2048x9_cascade:ram_inst\|ram1_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ringbuffer:c_eth1_rb\|ram_2048x9_cascade:ram_inst\|ram1_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ringbuffer:c_eth1_rb\|ram_2048x9_cascade:ram_inst\|ram0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ringbuffer:c_eth1_rb\|ram_2048x9_cascade:ram_inst\|ram0_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif " "Parameter INIT_FILE set to db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1761820722298 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1761820722298 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1761820722298 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|altsyncram:ram1_rtl_0 " "Elaborated megafunction instantiation \"ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|altsyncram:ram1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820722316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|altsyncram:ram1_rtl_0 " "Instantiated megafunction \"ringbuffer:c_eth0_rb\|ram_2048x9_cascade:ram_inst\|altsyncram:ram1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif " "Parameter \"INIT_FILE\" = \"db/FPGACode.ram0_ram_2048x9_cascade_7cfbc130.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1761820722316 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1761820722316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qkm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qkm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qkm1 " "Found entity 1: altsyncram_qkm1" {  } { { "db/altsyncram_qkm1.tdf" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/altsyncram_qkm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761820722342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820722342 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tx_phy.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/tx_phy.vhd" 42 -1 0 } } { "rx_fsm_adr.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fsm_adr.vhd" 55 -1 0 } } { "rx_fcs_crc.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_crc.vhd" 65 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761820723070 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761820723070 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_TX_EN VCC " "Pin \"ETH0_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH0_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_GRN VCC " "Pin \"ETH0_LED_GRN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH0_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH0_LED_YEL GND " "Pin \"ETH0_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH0_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_EN VCC " "Pin \"ETH1_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH1_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_GRN VCC " "Pin \"ETH1_LED_GRN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH1_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_LED_YEL GND " "Pin \"ETH1_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH1_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX GND " "Pin \"ETH2_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH2_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_TX_EN VCC " "Pin \"ETH2_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH2_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_GRN GND " "Pin \"ETH2_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH2_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH2_LED_YEL GND " "Pin \"ETH2_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH2_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX GND " "Pin \"ETH3_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH3_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_TX_EN VCC " "Pin \"ETH3_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH3_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_GRN GND " "Pin \"ETH3_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH3_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH3_LED_YEL GND " "Pin \"ETH3_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH3_LED_YEL"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX GND " "Pin \"ETH4_TX\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH4_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_TX_EN VCC " "Pin \"ETH4_TX_EN\" is stuck at VCC" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH4_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_GRN GND " "Pin \"ETH4_LED_GRN\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH4_LED_GRN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH4_LED_YEL GND " "Pin \"ETH4_LED_YEL\" is stuck at GND" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761820723469 "|ethernet_switch|ETH4_LED_YEL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761820723469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820723630 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[0\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[0\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[1\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[1\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[2\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[2\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[3\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[3\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[4\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[4\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[5\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[5\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[6\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[6\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[7\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[7\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[8\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[8\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[9\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[9\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[10\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[10\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[11\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[11\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[12\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[12\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[13\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[13\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[14\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[14\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[15\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[15\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[16\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[16\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[17\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[17\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[18\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[18\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[19\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[19\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[20\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[20\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[21\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[21\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[22\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[22\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[23\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[23\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[24\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[24\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[25\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[25\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[26\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[26\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[27\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[27\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[28\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[28\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[29\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[29\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[30\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[30\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[31\] Low " "Register eth_port:c_eth0\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[31\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[0\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[0\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[1\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[1\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[2\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[2\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[3\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[3\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[4\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[4\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[5\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[5\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[6\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[6\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[7\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[7\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[8\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[8\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[9\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[9\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[10\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[10\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[11\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[11\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[12\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[12\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[13\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[13\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[14\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[14\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[15\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[15\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[16\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[16\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[17\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[17\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[18\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[18\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[19\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[19\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[20\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[20\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[21\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[21\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[22\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[22\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[23\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[23\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[24\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[24\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[25\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[25\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[26\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[26\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[27\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[27\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[28\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[28\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[29\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[29\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[30\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[30\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[31\] Low " "Register eth_port:c_eth1\|eth_rx:c_rx\|rx_fcs_verify:crc\|crc_reg\[31\] will power up to Low" {  } { { "rx_fcs_verify.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/rx_fcs_verify.vhd" 46 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1761820723707 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1761820723707 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761820724387 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761820724451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761820724452 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:ringbuffer " "Timing-Driven Synthesis is running on partition \"sld_signaltap:ringbuffer\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820724637 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1761820725085 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1761820725085 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820725159 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "ringbuffer 108 " "Successfully connected in-system debug instance \"ringbuffer\" to all 108 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1761820726156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761820726195 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761820726195 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY2 " "No output dependent on input pin \"KEY2\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|KEY2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY3 " "No output dependent on input pin \"KEY3\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|KEY3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|UART_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH2_RX " "No output dependent on input pin \"ETH2_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|ETH2_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH3_RX " "No output dependent on input pin \"ETH3_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|ETH3_RX"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH4_RX " "No output dependent on input pin \"ETH4_RX\"" {  } { { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761820726407 "|ethernet_switch|ETH4_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761820726407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3476 " "Implemented 3476 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761820726407 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761820726407 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3327 " "Implemented 3327 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761820726407 ""} { "Info" "ICUT_CUT_TM_RAMS" "105 " "Implemented 105 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1761820726407 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1761820726407 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761820726407 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761820726442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:38:46 2025 " "Processing ended: Thu Oct 30 21:38:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761820726442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761820726442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761820726442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761820726442 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1761820727391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761820727391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:38:47 2025 " "Processing started: Thu Oct 30 21:38:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761820727391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1761820727391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1761820727391 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1761820727445 ""}
{ "Info" "0" "" "Project  = FPGACode" {  } {  } 0 0 "Project  = FPGACode" 0 0 "Fitter" 0 0 1761820727446 ""}
{ "Info" "0" "" "Revision = FPGACode" {  } {  } 0 0 "Revision = FPGACode" 0 0 "Fitter" 0 0 1761820727446 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1761820727506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1761820727506 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACode EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGACode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1761820727523 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761820727550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1761820727550 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1761820727577 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1761820727577 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1761820727635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1761820727639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761820727718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761820727718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1761820727718 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1761820727718 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 9547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761820727723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 9549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761820727723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 9551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761820727723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 9553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761820727723 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 9555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1761820727723 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1761820727723 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1761820727724 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1761820727750 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761820728227 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761820728227 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761820728227 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1761820728227 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1761820728237 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1761820728238 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1761820728238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1761820728238 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1761820728270 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1761820728271 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761820728271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761820728271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761820728271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761820728271 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1761820728271 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1761820728271 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node pll_main:c_pll\|altpll:altpll_component\|pll_main_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock CLKCTRL_G3 " "Automatically promoted altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/ip/altclkctrl/submodules/altclkctrl_altclkctrl_0.v" 62 -1 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "altclkctrl:c_alt_clk_ctrl\|altclkctrl_altclkctrl_0:altclkctrl_0\|altclkctrl_altclkctrl_0_sub:altclkctrl_altclkctrl_0_sub_component\|wire_clkctrl1_outclk" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761820728462 ""}  } { { "db/pll_main_altpll.v" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/db/pll_main_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 1065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761820728462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761820728463 ""}  } { { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 6302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761820728463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_ctrl:c_reset_ctrl\|r_resetn  " "Automatically promoted node reset_ctrl:c_reset_ctrl\|r_resetn " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth0_rb\|m_axis_tvalid_i " "Destination node ringbuffer:c_eth0_rb\|m_axis_tvalid_i" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|dropping " "Destination node ringbuffer:c_eth1_rb\|dropping" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 175 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|dropping" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|m_axis_tvalid_i " "Destination node ringbuffer:c_eth1_rb\|m_axis_tvalid_i" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|m_axis_tvalid_i" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[0\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[0\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[0\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[1\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[1\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[1\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[2\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[2\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[2\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[3\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[3\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[3\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[4\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[4\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[4\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[5\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[5\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[5\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ringbuffer:c_eth1_rb\|occ_words\[6\] " "Destination node ringbuffer:c_eth1_rb\|occ_words\[6\]" {  } { { "ringbuffer.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ringbuffer.vhd" 247 0 0 } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ringbuffer:c_eth1_rb\|occ_words\[6\]" } } } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1761820728463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761820728463 ""}  } { { "reset_ctrl.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/reset_ctrl.vhd" 28 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 1058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761820728463 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 8305 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:ringbuffer\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 6892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1761820728463 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1761820728463 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 7539 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1761820728463 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1761820728764 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761820728768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1761820728768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761820728772 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1761820728781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1761820728787 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1761820728788 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1761820728791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1761820728927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1761820728931 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1761820728931 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761820729002 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1761820729006 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1761820729458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761820729827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1761820729855 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1761820733451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761820733451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1761820733881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1761820735180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1761820735180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1761820735804 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1761820735804 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1761820735804 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761820735806 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.82 " "Total time spent on timing analysis during the Fitter is 1.82 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1761820735931 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761820735953 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761820736170 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1761820736172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1761820736450 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1761820737185 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "12 Cyclone IV E " "12 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL 88 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY1 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY2 3.3-V LVTTL 89 " "Pin KEY2 uses I/O standard 3.3-V LVTTL at 89" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY2 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY3 3.3-V LVTTL 90 " "Pin KEY3 uses I/O standard 3.3-V LVTTL at 90" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY3 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL 115 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at 115" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH2_RX 3.3-V LVTTL 59 " "Pin ETH2_RX uses I/O standard 3.3-V LVTTL at 59" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH2_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH2_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH3_RX 3.3-V LVTTL 49 " "Pin ETH3_RX uses I/O standard 3.3-V LVTTL at 49" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH3_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH3_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH4_RX 3.3-V LVTTL 33 " "Pin ETH4_RX uses I/O standard 3.3-V LVTTL at 33" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH4_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH4_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 47 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL 23 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { MAIN_CLK } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH1_RX 3.3-V LVTTL 66 " "Pin ETH1_RX uses I/O standard 3.3-V LVTTL at 66" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH1_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH1_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 29 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX 3.3-V LVTTL 77 " "Pin ETH0_RX uses I/O standard 3.3-V LVTTL at 77" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ETH0_RX } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ETH0_RX" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 23 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY4 3.3-V LVTTL 91 " "Pin KEY4 uses I/O standard 3.3-V LVTTL at 91" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { KEY4 } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/24.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "ethernet_switch.vhd" "" { Text "G:/FPGA_Projects/Ethernet_Switch/FPGACode/ethernet_switch.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "G:/FPGA_Projects/Ethernet_Switch/FPGACode/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1761820737376 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1761820737376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg " "Generated suppressed messages file G:/FPGA_Projects/Ethernet_Switch/FPGACode/output_files/FPGACode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1761820737519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6567 " "Peak virtual memory: 6567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761820738151 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:38:58 2025 " "Processing ended: Thu Oct 30 21:38:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761820738151 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761820738151 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761820738151 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1761820738151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1761820738994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761820738994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:38:58 2025 " "Processing started: Thu Oct 30 21:38:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761820738994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1761820738994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1761820738994 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1761820739176 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1761820739947 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1761820739957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761820740077 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:39:00 2025 " "Processing ended: Thu Oct 30 21:39:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761820740077 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761820740077 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761820740077 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1761820740077 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1761820740680 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1761820741129 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761820741129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:39:00 2025 " "Processing started: Thu Oct 30 21:39:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761820741129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1761820741129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGACode -c FPGACode " "Command: quartus_sta FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1761820741129 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1761820741205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1761820741316 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1761820741316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741341 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741341 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761820741538 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1761820741538 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1761820741538 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1761820741538 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1761820741548 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{c_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1761820741549 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820741549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1761820741549 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820741577 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1761820741578 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1761820741592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.449 " "Worst-case setup slack is 1.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.449               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.795               0.000 altera_reserved_tck  " "   43.795               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.322 " "Worst-case hold slack is 0.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.322               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.490 " "Worst-case recovery slack is 4.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.490               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.490               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.669               0.000 altera_reserved_tck  " "   95.669               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.432 " "Worst-case removal slack is 1.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432               0.000 altera_reserved_tck  " "    1.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.675               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.675               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.693 " "Worst-case minimum pulse width slack is 4.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.693               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.693               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 main_clk  " "    9.858               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.395               0.000 altera_reserved_tck  " "   49.395               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820741697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820741697 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.109 ns " "Worst Case Available Settling Time: 16.109 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820741777 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820741777 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761820741781 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1761820741804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1761820742153 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820742288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.152 " "Worst-case setup slack is 2.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.152               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.152               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742315 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.242               0.000 altera_reserved_tck  " "   44.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742315 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742315 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.310               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.854 " "Worst-case recovery slack is 4.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.854               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.854               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.978               0.000 altera_reserved_tck  " "   95.978               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.284 " "Worst-case removal slack is 1.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.284               0.000 altera_reserved_tck  " "    1.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.409               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.409               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.672 " "Worst-case minimum pulse width slack is 4.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.672               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.672               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 main_clk  " "    9.855               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.246               0.000 altera_reserved_tck  " "   49.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742342 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 16.346 ns " "Worst Case Available Settling Time: 16.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742422 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820742422 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1761820742427 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820742545 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.317 " "Worst-case setup slack is 6.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.317               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.317               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.417               0.000 altera_reserved_tck  " "   47.417               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.093               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.430 " "Worst-case recovery slack is 7.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.430               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.430               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.950               0.000 altera_reserved_tck  " "   97.950               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.586 " "Worst-case removal slack is 0.586" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.586               0.000 altera_reserved_tck  " "    0.586               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.141               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.141               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742582 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.732 " "Worst-case minimum pulse width slack is 4.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.732               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.732               0.000 c_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 main_clk  " "    9.423               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742589 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.275               0.000 altera_reserved_tck  " "   49.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1761820742589 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1761820742589 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.289 ns " "Worst Case Available Settling Time: 18.289 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1761820742693 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1761820742693 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761820742916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1761820742916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4955 " "Peak virtual memory: 4955 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761820742992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:39:02 2025 " "Processing ended: Thu Oct 30 21:39:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761820742992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761820742992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761820742992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1761820742992 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1761820743855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761820743855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 21:39:03 2025 " "Processing started: Thu Oct 30 21:39:03 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761820743855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761820743855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1761820743855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1761820744142 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGACode.vho G:/FPGA_Projects/Ethernet_Switch/FPGACode/simulation/questa/ simulation " "Generated file FPGACode.vho in folder \"G:/FPGA_Projects/Ethernet_Switch/FPGACode/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1761820744633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761820745239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 21:39:05 2025 " "Processing ended: Thu Oct 30 21:39:05 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761820745239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761820745239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761820745239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761820745239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus Prime Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1761820745899 ""}
