input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '--optbw', '--bounds', '-opt', '4']
Solving an Aggregator module
VALID MAP:{'valid_in': 'strg_ub.agg_only.agg_write', 'valid_out': 'strg_ub.agg_sram_shared.agg_read'}
DATA MAP:{'data_in': 'data_in', 'data_out': 'formal_agg_data_out'}
optimize_dims = True, optimize_ranges = True, optimize_strides = True, optimize_start_addrs = True, optimize_bit_width = True, binary_search = True, add_bounds = True
dump done!
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
input: ['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '--optbw', '--bounds', '-opt', '4']
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

-- FIRST -- dump_time: 00:00:09  ; solve_time: 00:00:39 ; total_time: 00:00:49
-- FIRST -- dump_time: 9.707648025; solve_time: 39.82173723700001; total_time: 49.530549086
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 128
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 113
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 101
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 79
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 63
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 62
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '--optbw', '--bounds', '-opt', '4']
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 128
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 113
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 101
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 79
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 63
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 62
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

-- OPTIMIZATION LAYER 1 -- dump_time: 00:00:09 ; solve_time: 00:01:17 ; total_time: 00:01:27 
-- OPTIMIZATION LAYER 1 -- dump_time: 9.707648025; solve_time: 77.74293669100001; total_time: 87.450969906
input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '--optbw', '--bounds', '-opt', '4']
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 128
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 113
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 101
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 79
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 63
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 62
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

-- OPTIMIZATION LAYER 2 -- dump_time: 00:00:09 ; solve_time: 00:01:29 ; total_time: 00:01:39 
-- OPTIMIZATION LAYER 2 -- dump_time: 9.707648025; solve_time: 89.867840537; total_time: 99.575957493
7 optimization steps
sat
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 254
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 128
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 113
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 101
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 79
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 63
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4
____________________________________________________________
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_0"] = 4
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_enable"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_0"] = 254
    config["strg_ub_agg_only_loops_in2buf_0_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_0_dimensionality"] = 1
    config["strg_ub_agg_only_loops_in2buf_1_dimensionality"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_0"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_0"] = 1
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_strides_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_0_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_0"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_1"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_2"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_3"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_4"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_strides_5"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_0"] = 1
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_0"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_1"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_2"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_3"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_4"] = 0
    config["strg_ub_agg_only_loops_in2buf_1_ranges_5"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_0"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_1"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_2"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_3"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_4"] = 0
    config["strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides_5"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_0"] = 62
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_1"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_2"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_3"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_4"] = 0
    config["strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges_5"] = 0
    config["strg_ub_agg_only_agg_read_addr_gen_1_starting_addr"] = 0
    config["strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr"] = 4

input:['config_finder_Lake_Top_coi_cluster.py', '--seq', '/Users/nestantsiskaridze/Documents/Clockwork/clockwork/aha_garnet_smt/identity_stream_16_16/lake_stream/buf/agg_post.csv', '--hwpath', './agg_sram_tb/modular/', '--agg', '--optbw', '--bounds', '-opt', '4']
-- MIN -- dump_time: 00:00:09  ; solve_time: 00:01:38  ; total_time: 00:01:47 
-- MIN -- dump_time: 9.707648025; solve_time: 98.096486897; total_time: 107.807463168
