{"vcs1":{"timestamp_begin":1768399449.846053895, "rt":3.30, "ut":2.43, "st":0.33}}
{"vcselab":{"timestamp_begin":1768399453.257061268, "rt":0.84, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1768399454.193790214, "rt":0.51, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768399449.225258215}
{"VCS_COMP_START_TIME": 1768399449.225258215}
{"VCS_COMP_END_TIME": 1768400840.909321060}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 331716}}
{"stitch_vcselab": {"peak_mem": 231536}}
