

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_73_5'
================================================================
* Date:           Fri May 10 15:23:05 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D2
* Solution:       comb_30 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.890 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_73_5  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add239386 = alloca i32 1"   --->   Operation 5 'alloca' 'add239386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add239_141388 = alloca i32 1"   --->   Operation 6 'alloca' 'add239_141388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add239_273390 = alloca i32 1"   --->   Operation 7 'alloca' 'add239_273390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add239_3392 = alloca i32 1"   --->   Operation 8 'alloca' 'add239_3392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add239_4394 = alloca i32 1"   --->   Operation 9 'alloca' 'add239_4394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add239_1396 = alloca i32 1"   --->   Operation 10 'alloca' 'add239_1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add239_1_1398 = alloca i32 1"   --->   Operation 11 'alloca' 'add239_1_1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg2_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_10_reload"   --->   Operation 13 'read' 'arg2_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%conv60_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv60"   --->   Operation 14 'read' 'conv60_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_6_reload"   --->   Operation 15 'read' 'arg1_r_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_5_reload"   --->   Operation 16 'read' 'arg1_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_4_reload"   --->   Operation 17 'read' 'arg1_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_3_reload"   --->   Operation 18 'read' 'arg1_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_reload"   --->   Operation 19 'read' 'arg1_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_reload"   --->   Operation 20 'read' 'arg1_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg2_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_11_reload"   --->   Operation 21 'read' 'arg2_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arg2_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_12_reload"   --->   Operation 22 'read' 'arg2_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arg2_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_13_reload"   --->   Operation 23 'read' 'arg2_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%arg2_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_14_reload"   --->   Operation 24 'read' 'arg2_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arg2_r_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_15_reload"   --->   Operation 25 'read' 'arg2_r_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%arg2_r_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_5_reload"   --->   Operation 26 'read' 'arg2_r_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arg2_r_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_4_reload"   --->   Operation 27 'read' 'arg2_r_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arg2_r_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_3_reload"   --->   Operation 28 'read' 'arg2_r_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arg2_r_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_2_reload"   --->   Operation 29 'read' 'arg2_r_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%arg2_r_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_1_reload"   --->   Operation 30 'read' 'arg2_r_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arg2_r_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg2_r_reload"   --->   Operation 31 'read' 'arg2_r_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arg1_r_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_14_reload"   --->   Operation 32 'read' 'arg1_r_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arg1_r_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_13_reload"   --->   Operation 33 'read' 'arg1_r_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arg1_r_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_12_reload"   --->   Operation 34 'read' 'arg1_r_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arg1_r_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_11_reload"   --->   Operation 35 'read' 'arg1_r_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arg1_r_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_10_reload"   --->   Operation 36 'read' 'arg1_r_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arg1_r_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_9_reload"   --->   Operation 37 'read' 'arg1_r_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%add175_4415_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4415_reload"   --->   Operation 38 'read' 'add175_4415_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%add175_4_1417_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_1417_reload"   --->   Operation 39 'read' 'add175_4_1417_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%add175_4_2419_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_2419_reload"   --->   Operation 40 'read' 'add175_4_2419_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%add175_4_3421_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_3421_reload"   --->   Operation 41 'read' 'add175_4_3421_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%add175_4_4423_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_4423_reload"   --->   Operation 42 'read' 'add175_4_4423_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%add175_4_5425_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_5425_reload"   --->   Operation 43 'read' 'add175_4_5425_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%add175_4_6427_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add175_4_6427_reload"   --->   Operation 44 'read' 'add175_4_6427_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv60_cast = zext i32 %conv60_read"   --->   Operation 45 'zext' 'conv60_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 14, i4 %i"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_6427_reload_read, i64 %add239_1_1398"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_5425_reload_read, i64 %add239_1396"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_4423_reload_read, i64 %add239_4394"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_3421_reload_read, i64 %add239_3392"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_2419_reload_read, i64 %add239_273390"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4_1417_reload_read, i64 %add239_141388"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add175_4415_reload_read, i64 %add239386"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body214"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [d2.cpp:73]   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln73 = icmp_ugt  i4 %i_1, i4 8" [d2.cpp:73]   --->   Operation 56 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %for.end286.exitStub, void %for.body214.split" [d2.cpp:73]   --->   Operation 57 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%empty = add i4 %i_1, i4 9" [d2.cpp:73]   --->   Operation 58 'add' 'empty' <Predicate = (icmp_ln73)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i4 %empty" [d2.cpp:86]   --->   Operation 59 'trunc' 'trunc_ln86' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.54ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_9_reload_read, i32 %arg1_r_10_reload_read, i32 %arg1_r_11_reload_read, i32 %arg1_r_12_reload_read, i32 %arg1_r_13_reload_read, i32 %arg1_r_14_reload_read, i4 %i_1" [d2.cpp:86]   --->   Operation 60 'mux' 'tmp_s' <Predicate = (icmp_ln73)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.54ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg1_r_1_reload_read, i32 %arg1_r_2_reload_read, i32 %arg1_r_3_reload_read, i32 %arg1_r_4_reload_read, i32 %arg1_r_5_reload_read, i32 %arg1_r_6_reload_read, i4 %i_1" [d2.cpp:87]   --->   Operation 61 'mux' 'tmp_7' <Predicate = (icmp_ln73)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.67ns)   --->   "%icmp_ln87 = icmp_eq  i3 %trunc_ln86, i3 7" [d2.cpp:87]   --->   Operation 62 'icmp' 'icmp_ln87' <Predicate = (icmp_ln73)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node sub_ln83_3)   --->   "%select_ln87_3 = select i1 %icmp_ln87, i3 6, i3 7" [d2.cpp:87]   --->   Operation 63 'select' 'select_ln87_3' <Predicate = (icmp_ln73)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.79ns)   --->   "%icmp_ln87_1 = icmp_sgt  i4 %empty, i4 5" [d2.cpp:87]   --->   Operation 64 'icmp' 'icmp_ln87_1' <Predicate = (icmp_ln73)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln83_3)   --->   "%zext_ln83 = zext i1 %icmp_ln87_1" [d2.cpp:83]   --->   Operation 65 'zext' 'zext_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.54ns) (out node of the LUT)   --->   "%sub_ln83_3 = sub i3 %select_ln87_3, i3 %zext_ln83" [d2.cpp:83]   --->   Operation 66 'sub' 'sub_ln83_3' <Predicate = (icmp_ln73)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.79ns)   --->   "%icmp_ln87_2 = icmp_sgt  i4 %empty, i4 4" [d2.cpp:87]   --->   Operation 67 'icmp' 'icmp_ln87_2' <Predicate = (icmp_ln73)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln83_1 = zext i1 %icmp_ln87_2" [d2.cpp:83]   --->   Operation 68 'zext' 'zext_ln83_1' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.67ns)   --->   "%sub_ln83 = sub i3 %sub_ln83_3, i3 %zext_ln83_1" [d2.cpp:83]   --->   Operation 69 'sub' 'sub_ln83' <Predicate = (icmp_ln73)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3" [d2.cpp:87]   --->   Operation 70 'partselect' 'tmp' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.54ns)   --->   "%icmp_ln87_3 = icmp_eq  i2 %tmp, i2 1" [d2.cpp:87]   --->   Operation 71 'icmp' 'icmp_ln87_3' <Predicate = (icmp_ln73)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%icmp_ln87_4 = icmp_sgt  i4 %empty, i4 2" [d2.cpp:87]   --->   Operation 72 'icmp' 'icmp_ln87_4' <Predicate = (icmp_ln73)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln73 = add i4 %i_1, i4 15" [d2.cpp:73]   --->   Operation 73 'add' 'add_ln73' <Predicate = (icmp_ln73)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln73 = store i4 %add_ln73, i4 %i" [d2.cpp:73]   --->   Operation 74 'store' 'store_ln73' <Predicate = (icmp_ln73)> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%add239386_load_1 = load i64 %add239386"   --->   Operation 179 'load' 'add239386_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%add239_141388_load_1 = load i64 %add239_141388"   --->   Operation 180 'load' 'add239_141388_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%add239_273390_load_1 = load i64 %add239_273390"   --->   Operation 181 'load' 'add239_273390_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%add239_3392_load_1 = load i64 %add239_3392"   --->   Operation 182 'load' 'add239_3392_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%add239_4394_load_1 = load i64 %add239_4394"   --->   Operation 183 'load' 'add239_4394_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%add239_1396_load_1 = load i64 %add239_1396"   --->   Operation 184 'load' 'add239_1396_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%add239_1_1398_load_1 = load i64 %add239_1_1398"   --->   Operation 185 'load' 'add239_1_1398_load_1' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_1_1398_out, i64 %add239_1_1398_load_1"   --->   Operation 186 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_1396_out, i64 %add239_1396_load_1"   --->   Operation 187 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_4394_out, i64 %add239_4394_load_1"   --->   Operation 188 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_3392_out, i64 %add239_3392_load_1"   --->   Operation 189 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_273390_out, i64 %add239_273390_load_1"   --->   Operation 190 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_141388_out, i64 %add239_141388_load_1"   --->   Operation 191 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239386_out, i64 %add239386_load_1"   --->   Operation 192 'write' 'write_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 193 'ret' 'ret_ln0' <Predicate = (!icmp_ln73)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.89>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%add239386_load = load i64 %add239386" [d2.cpp:86]   --->   Operation 75 'load' 'add239386_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%add239_141388_load = load i64 %add239_141388" [d2.cpp:87]   --->   Operation 76 'load' 'add239_141388_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%add239_273390_load = load i64 %add239_273390" [d2.cpp:87]   --->   Operation 77 'load' 'add239_273390_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%add239_3392_load = load i64 %add239_3392" [d2.cpp:87]   --->   Operation 78 'load' 'add239_3392_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%add239_4394_load = load i64 %add239_4394" [d2.cpp:87]   --->   Operation 79 'load' 'add239_4394_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%add239_1396_load = load i64 %add239_1396" [d2.cpp:87]   --->   Operation 80 'load' 'add239_1396_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%add239_1_1398_load = load i64 %add239_1_1398" [d2.cpp:87]   --->   Operation 81 'load' 'add239_1_1398_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2" [d2.cpp:75]   --->   Operation 82 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln73 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [d2.cpp:73]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [d2.cpp:73]   --->   Operation 84 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i4 %i_1" [d2.cpp:73]   --->   Operation 85 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i32 %tmp_s" [d2.cpp:86]   --->   Operation 86 'zext' 'zext_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.12ns)   --->   "%xor_ln86 = xor i3 %trunc_ln73, i3 7" [d2.cpp:86]   --->   Operation 87 'xor' 'xor_ln86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.67ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.7i32.i3, i32 0, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i32 %arg2_r_5_reload_read, i3 %xor_ln86" [d2.cpp:86]   --->   Operation 88 'mux' 'tmp_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln86_1 = zext i32 %tmp_1" [d2.cpp:86]   --->   Operation 89 'zext' 'zext_ln86_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 90 '%mul_ln86 = mul i64 %zext_ln86_1, i64 %zext_ln86'
ST_2 : Operation 90 [1/1] (2.09ns)   --->   "%mul_ln86 = mul i64 %zext_ln86_1, i64 %zext_ln86" [d2.cpp:86]   --->   Operation 90 'mul' 'mul_ln86' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln86 = add i64 %mul_ln86, i64 %add239386_load" [d2.cpp:86]   --->   Operation 91 'add' 'add_ln86' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.67ns)   --->   "%sub_ln86 = sub i3 6, i3 %trunc_ln73" [d2.cpp:86]   --->   Operation 92 'sub' 'sub_ln86' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.62ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 %arg2_r_4_reload_read, i3 %sub_ln86" [d2.cpp:86]   --->   Operation 93 'mux' 'tmp_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln86_2 = zext i32 %tmp_2" [d2.cpp:86]   --->   Operation 94 'zext' 'zext_ln86_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_ult  i4 %i_1, i4 14" [d2.cpp:86]   --->   Operation 95 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.79ns)   --->   "%sub_ln86_1 = sub i4 13, i4 %i_1" [d2.cpp:86]   --->   Operation 96 'sub' 'sub_ln86_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.48ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 %arg2_r_3_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_14_reload_read, i4 %sub_ln86_1" [d2.cpp:86]   --->   Operation 97 'mux' 'tmp_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln86_3 = zext i32 %tmp_3" [d2.cpp:86]   --->   Operation 98 'zext' 'zext_ln86_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.79ns)   --->   "%icmp_ln86_1 = icmp_ult  i4 %i_1, i4 13" [d2.cpp:86]   --->   Operation 99 'icmp' 'icmp_ln86_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.79ns)   --->   "%sub_ln86_2 = sub i4 12, i4 %i_1" [d2.cpp:86]   --->   Operation 100 'sub' 'sub_ln86_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.48ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 %arg2_r_2_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln86_2" [d2.cpp:86]   --->   Operation 101 'mux' 'tmp_4' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln86_4 = zext i32 %tmp_4" [d2.cpp:86]   --->   Operation 102 'zext' 'zext_ln86_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.79ns)   --->   "%icmp_ln86_2 = icmp_ult  i4 %i_1, i4 12" [d2.cpp:86]   --->   Operation 103 'icmp' 'icmp_ln86_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.79ns)   --->   "%sub_ln86_3 = sub i4 11, i4 %i_1" [d2.cpp:86]   --->   Operation 104 'sub' 'sub_ln86_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.48ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 %arg2_r_1_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln86_3" [d2.cpp:86]   --->   Operation 105 'mux' 'tmp_5' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln86_5 = zext i32 %tmp_5" [d2.cpp:86]   --->   Operation 106 'zext' 'zext_ln86_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.79ns)   --->   "%icmp_ln86_3 = icmp_ult  i4 %i_1, i4 11" [d2.cpp:86]   --->   Operation 107 'icmp' 'icmp_ln86_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.79ns)   --->   "%sub_ln86_4 = sub i4 10, i4 %i_1" [d2.cpp:86]   --->   Operation 108 'sub' 'sub_ln86_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.48ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %arg2_r_15_reload_read, i32 %arg2_r_reload_read, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i4 %sub_ln86_4" [d2.cpp:86]   --->   Operation 109 'mux' 'tmp_6' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln86_6 = zext i32 %tmp_6" [d2.cpp:86]   --->   Operation 110 'zext' 'zext_ln86_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.79ns)   --->   "%icmp_ln86_4 = icmp_ult  i4 %i_1, i4 10" [d2.cpp:86]   --->   Operation 111 'icmp' 'icmp_ln86_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i32 %tmp_7" [d2.cpp:87]   --->   Operation 112 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 113 '%mul_ln87 = mul i64 %zext_ln86_2, i64 %zext_ln86'
ST_2 : Operation 113 [1/1] (2.09ns)   --->   "%mul_ln87 = mul i64 %zext_ln86_2, i64 %zext_ln86" [d2.cpp:87]   --->   Operation 113 'mul' 'mul_ln87' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln87)   --->   "%select_ln87_1 = select i1 %icmp_ln86, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 114 'select' 'select_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87 = and i64 %mul_ln87, i64 %select_ln87_1" [d2.cpp:87]   --->   Operation 115 'and' 'and_ln87' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 116 '%mul_ln87_1 = mul i64 %zext_ln87, i64 %conv60_cast'
ST_2 : Operation 116 [1/1] (2.09ns)   --->   "%mul_ln87_1 = mul i64 %zext_ln87, i64 %conv60_cast" [d2.cpp:87]   --->   Operation 116 'mul' 'mul_ln87_1' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_1)   --->   "%select_ln87_2 = select i1 %icmp_ln87, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 117 'select' 'select_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_1 = and i64 %mul_ln87_1, i64 %select_ln87_2" [d2.cpp:87]   --->   Operation 118 'and' 'and_ln87_1' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87 = add i64 %and_ln87_1, i64 %and_ln87" [d2.cpp:87]   --->   Operation 119 'add' 'add_ln87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 120 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_1 = add i64 %add239_141388_load, i64 %add_ln87" [d2.cpp:87]   --->   Operation 120 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (0.44ns)   --->   "%select_ln87 = select i1 %icmp_ln87, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read" [d2.cpp:87]   --->   Operation 121 'select' 'select_ln87' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln87_1 = zext i32 %select_ln87" [d2.cpp:87]   --->   Operation 122 'zext' 'zext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 123 '%mul_ln87_2 = mul i64 %zext_ln86_3, i64 %zext_ln86'
ST_2 : Operation 123 [1/1] (2.09ns)   --->   "%mul_ln87_2 = mul i64 %zext_ln86_3, i64 %zext_ln86" [d2.cpp:87]   --->   Operation 123 'mul' 'mul_ln87_2' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_2)   --->   "%select_ln87_4 = select i1 %icmp_ln86_1, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 124 'select' 'select_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_2 = and i64 %mul_ln87_2, i64 %select_ln87_4" [d2.cpp:87]   --->   Operation 125 'and' 'and_ln87_2' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 126 '%mul_ln87_3 = mul i64 %zext_ln87_1, i64 %zext_ln87'
ST_2 : Operation 126 [1/1] (2.09ns)   --->   "%mul_ln87_3 = mul i64 %zext_ln87_1, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 126 'mul' 'mul_ln87_3' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_3)   --->   "%select_ln87_5 = select i1 %icmp_ln87_1, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 127 'select' 'select_ln87_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_3 = and i64 %mul_ln87_3, i64 %select_ln87_5" [d2.cpp:87]   --->   Operation 128 'and' 'and_ln87_3' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_2 = add i64 %and_ln87_3, i64 %and_ln87_2" [d2.cpp:87]   --->   Operation 129 'add' 'add_ln87_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_3 = add i64 %add239_273390_load, i64 %add_ln87_2" [d2.cpp:87]   --->   Operation 130 'add' 'add_ln87_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln87 = sext i3 %sub_ln83_3" [d2.cpp:87]   --->   Operation 131 'sext' 'sext_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.48ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln87" [d2.cpp:87]   --->   Operation 132 'mux' 'tmp_8' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln87_2 = zext i32 %tmp_8" [d2.cpp:87]   --->   Operation 133 'zext' 'zext_ln87_2' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 134 '%mul_ln87_4 = mul i64 %zext_ln86_4, i64 %zext_ln86'
ST_2 : Operation 134 [1/1] (2.09ns)   --->   "%mul_ln87_4 = mul i64 %zext_ln86_4, i64 %zext_ln86" [d2.cpp:87]   --->   Operation 134 'mul' 'mul_ln87_4' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_4)   --->   "%select_ln87_6 = select i1 %icmp_ln86_2, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 135 'select' 'select_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_4 = and i64 %mul_ln87_4, i64 %select_ln87_6" [d2.cpp:87]   --->   Operation 136 'and' 'and_ln87_4' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 137 '%mul_ln87_5 = mul i64 %zext_ln87_2, i64 %zext_ln87'
ST_2 : Operation 137 [1/1] (2.09ns)   --->   "%mul_ln87_5 = mul i64 %zext_ln87_2, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 137 'mul' 'mul_ln87_5' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_5)   --->   "%select_ln87_7 = select i1 %icmp_ln87_2, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 138 'select' 'select_ln87_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_5 = and i64 %mul_ln87_5, i64 %select_ln87_7" [d2.cpp:87]   --->   Operation 139 'and' 'and_ln87_5' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_4 = add i64 %and_ln87_5, i64 %and_ln87_4" [d2.cpp:87]   --->   Operation 140 'add' 'add_ln87_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 141 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_5 = add i64 %add239_3392_load, i64 %add_ln87_4" [d2.cpp:87]   --->   Operation 141 'add' 'add_ln87_5' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln87_1 = sext i3 %sub_ln83" [d2.cpp:87]   --->   Operation 142 'sext' 'sext_ln87_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.48ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sext_ln87_1" [d2.cpp:87]   --->   Operation 143 'mux' 'tmp_9' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln87_3 = zext i32 %tmp_9" [d2.cpp:87]   --->   Operation 144 'zext' 'zext_ln87_3' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 145 '%mul_ln87_6 = mul i64 %zext_ln86_5, i64 %zext_ln86'
ST_2 : Operation 145 [1/1] (2.09ns)   --->   "%mul_ln87_6 = mul i64 %zext_ln86_5, i64 %zext_ln86" [d2.cpp:87]   --->   Operation 145 'mul' 'mul_ln87_6' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_6)   --->   "%select_ln87_8 = select i1 %icmp_ln86_3, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 146 'select' 'select_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_6 = and i64 %mul_ln87_6, i64 %select_ln87_8" [d2.cpp:87]   --->   Operation 147 'and' 'and_ln87_6' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 148 '%mul_ln87_7 = mul i64 %zext_ln87_3, i64 %zext_ln87'
ST_2 : Operation 148 [1/1] (2.09ns)   --->   "%mul_ln87_7 = mul i64 %zext_ln87_3, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 148 'mul' 'mul_ln87_7' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_7)   --->   "%select_ln87_9 = select i1 %icmp_ln87_3, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 149 'select' 'select_ln87_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_7 = and i64 %mul_ln87_7, i64 %select_ln87_9" [d2.cpp:87]   --->   Operation 150 'and' 'and_ln87_7' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_6 = add i64 %and_ln87_7, i64 %and_ln87_6" [d2.cpp:87]   --->   Operation 151 'add' 'add_ln87_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_7 = add i64 %add239_4394_load, i64 %add_ln87_6" [d2.cpp:87]   --->   Operation 152 'add' 'add_ln87_7' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i1 %icmp_ln87_3" [d2.cpp:88]   --->   Operation 153 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.67ns)   --->   "%sub_ln83_1 = sub i4 %sext_ln87_1, i4 %zext_ln88" [d2.cpp:83]   --->   Operation 154 'sub' 'sub_ln83_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.48ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln83_1" [d2.cpp:87]   --->   Operation 155 'mux' 'tmp_10' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln87_4 = zext i32 %tmp_10" [d2.cpp:87]   --->   Operation 156 'zext' 'zext_ln87_4' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 157 '%mul_ln87_8 = mul i64 %zext_ln86_6, i64 %zext_ln86'
ST_2 : Operation 157 [1/1] (2.09ns)   --->   "%mul_ln87_8 = mul i64 %zext_ln86_6, i64 %zext_ln86" [d2.cpp:87]   --->   Operation 157 'mul' 'mul_ln87_8' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_8)   --->   "%select_ln87_10 = select i1 %icmp_ln86_4, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 158 'select' 'select_ln87_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_8 = and i64 %mul_ln87_8, i64 %select_ln87_10" [d2.cpp:87]   --->   Operation 159 'and' 'and_ln87_8' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 160 '%mul_ln87_9 = mul i64 %zext_ln87_4, i64 %zext_ln87'
ST_2 : Operation 160 [1/1] (2.09ns)   --->   "%mul_ln87_9 = mul i64 %zext_ln87_4, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 160 'mul' 'mul_ln87_9' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node and_ln87_9)   --->   "%select_ln87_11 = select i1 %icmp_ln87_4, i64 18446744073709551615, i64 0" [d2.cpp:87]   --->   Operation 161 'select' 'select_ln87_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln87_9 = and i64 %mul_ln87_9, i64 %select_ln87_11" [d2.cpp:87]   --->   Operation 162 'and' 'and_ln87_9' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_8 = add i64 %and_ln87_9, i64 %and_ln87_8" [d2.cpp:87]   --->   Operation 163 'add' 'add_ln87_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87_9 = add i64 %add239_1396_load, i64 %add_ln87_8" [d2.cpp:87]   --->   Operation 164 'add' 'add_ln87_9' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln88_1 = zext i1 %icmp_ln87_4" [d2.cpp:88]   --->   Operation 165 'zext' 'zext_ln88_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.79ns)   --->   "%sub_ln83_2 = sub i4 %sub_ln83_1, i4 %zext_ln88_1" [d2.cpp:83]   --->   Operation 166 'sub' 'sub_ln83_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.48ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 0, i32 %arg2_r_10_reload_read, i32 %arg2_r_11_reload_read, i32 %arg2_r_12_reload_read, i32 %arg2_r_13_reload_read, i32 %arg2_r_14_reload_read, i32 %arg2_r_15_reload_read, i4 %sub_ln83_2" [d2.cpp:87]   --->   Operation 167 'mux' 'tmp_11' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln87_5 = zext i32 %tmp_11" [d2.cpp:87]   --->   Operation 168 'zext' 'zext_ln87_5' <Predicate = true> <Delay = 0.00>
ST_2 : [1/1] (1.32ns)   --->   Input mux for Operation 169 '%mul_ln87_10 = mul i64 %zext_ln87_5, i64 %zext_ln87'
ST_2 : Operation 169 [1/1] (2.09ns)   --->   "%mul_ln87_10 = mul i64 %zext_ln87_5, i64 %zext_ln87" [d2.cpp:87]   --->   Operation 169 'mul' 'mul_ln87_10' <Predicate = true> <Delay = 2.09> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (1.08ns)   --->   "%add_ln87_10 = add i64 %mul_ln87_10, i64 %add239_1_1398_load" [d2.cpp:87]   --->   Operation 170 'add' 'add_ln87_10' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_10, i64 %add239_1_1398" [d2.cpp:73]   --->   Operation 171 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 172 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_9, i64 %add239_1396" [d2.cpp:73]   --->   Operation 172 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 173 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_7, i64 %add239_4394" [d2.cpp:73]   --->   Operation 173 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_5, i64 %add239_3392" [d2.cpp:73]   --->   Operation 174 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 175 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_3, i64 %add239_273390" [d2.cpp:73]   --->   Operation 175 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 176 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln87_1, i64 %add239_141388" [d2.cpp:73]   --->   Operation 176 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 177 [1/1] (0.42ns)   --->   "%store_ln73 = store i64 %add_ln86, i64 %add239386" [d2.cpp:73]   --->   Operation 177 'store' 'store_ln73' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln73 = br void %for.body214" [d2.cpp:73]   --->   Operation 178 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.815ns
The critical path consists of the following:
	'alloca' operation ('i') [47]  (0.000 ns)
	'load' operation ('i', d2.cpp:73) on local variable 'i' [91]  (0.000 ns)
	'add' operation ('empty', d2.cpp:73) [106]  (0.797 ns)
	'icmp' operation ('icmp_ln87_1', d2.cpp:87) [149]  (0.797 ns)
	'sub' operation ('sub_ln83_3', d2.cpp:83) [159]  (0.548 ns)
	'sub' operation ('sub_ln83', d2.cpp:83) [173]  (0.673 ns)

 <State 2>: 6.890ns
The critical path consists of the following:
	'sub' operation ('sub_ln83_1', d2.cpp:83) [188]  (0.673 ns)
	'sub' operation ('sub_ln83_2', d2.cpp:83) [201]  (0.797 ns)
	'mux' operation ('tmp_11', d2.cpp:87) [202]  (0.489 ns)
	multiplexor before operation 'mul' with delay (1.321 ns)
'mul' operation ('mul_ln87_10', d2.cpp:87) [204]  (2.099 ns)
	'add' operation ('add_ln87_10', d2.cpp:87) [205]  (1.085 ns)
	'store' operation ('store_ln73', d2.cpp:73) of variable 'add_ln87_10', d2.cpp:87 on local variable 'add239_1_1398' [208]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
