# Loading project iir_filter_lookahead_opt_postplace_final
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/hdl/tb/clk_gen.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/hdl/tb/data_maker_new.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# vcom -work work -2002 -explicit -vopt /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/hdl/tb/data_sink.vhd
# Model Technology ModelSim SE vcom 6.2g Compiler 2007.02 Feb 21 2007
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Loading package textio
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# vlog -work work -vopt /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/hdl/tb/tb_iir.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module tb_iir
# 
# Top level modules:
# 	tb_iir
# vlog -work work -vopt /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v
# Model Technology ModelSim SE vlog 6.2g Compiler 2007.02 Feb 21 2007
# -- Compiling module iir_filter
# 
# Top level modules:
# 	iir_filter
# 5 compiles, 0 failed with no errors. 
# vsim -L /software/dk/nangate45/verilog/msim6.2g -sdftyp /tb_iir/UUT=../innovus/iir_filter.sdf work.tb_iir 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  ModelSim SE 6.2g Feb 21 2007 Linux 3.10.0-957.5.1.el7.x86_64
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.tb_iir(fast)
# Loading work.iir_filter(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X2(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.CLKBUF_X3(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.BUF_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.INV_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NAND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI21_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.DFFR_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AND2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.FA_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.XNOR2_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.NOR4_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.AOI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.OAI222_X1(fast)
# Loading /software/dk/nangate45/verilog/msim6.2g.HA_X1(fast)
# Loading instances from ../innovus/iir_filter.sdf
# Loading /software/mentor/modelsim_6.2g/linux/../std.standard
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_1164(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_arith(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading /software/mentor/modelsim_6.2g/linux/../std.textio(body)
# Loading /software/mentor/modelsim_6.2g/linux/../ieee.std_logic_textio(body)
# Loading work.data_maker(beh)
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v(2515): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_52_U1_6
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v(2555): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_58_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v(2595): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_58_2_U1_7
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v(3788): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_1_root_add_0_root_add_53_2_U1_6
# ** Warning: (vsim-3017) /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/innovus/iir_filter.v(3823): [TFMPC] - Too few port connections. Expected 5, found 4.
#         Region: /tb_iir/UUT/add_0_root_add_0_root_add_53_2_U1_6
# Loading work.data_sink(beh)
# Loading timing data from ../innovus/iir_filter.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ns  Iteration: 0  Region: /tb_iir  File: /home/isa18_2021_2022/github/isa/lab1/iir_lookahead_optimized_final/hdl/tb/tb_iir.v
# reading /software/mentor/modelsim_6.2g/linux/../modelsim.ini
