
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.156975                       # Number of seconds simulated
sim_ticks                                156975411000                       # Number of ticks simulated
final_tick                               156975411000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 920533                       # Simulator instruction rate (inst/s)
host_op_rate                                   978624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             3308043760                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654300                       # Number of bytes of host memory used
host_seconds                                    47.45                       # Real time elapsed on the host
sim_insts                                    43681717                       # Number of instructions simulated
sim_ops                                      46438300                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           68320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        58278464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           58346784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8381472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8381472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1821202                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1823337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        261921                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             261921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             435227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          371258553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             371693781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        435227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           435227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        53393534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53393534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        53393534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            435227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         371258553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            425087315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1823337                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     263349                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1823337                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   263349                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               97106560                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                19587008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2269888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                58346784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8427168                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 306047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                227851                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             51748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             47536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             68206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            232680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            681952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            44454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           181473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            44924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            46450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              164                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  156975410000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1823337                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               263349                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1517281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       202457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    490.850857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   312.692944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   392.503380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32432     16.02%     16.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        51110     25.24%     41.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        21422     10.58%     51.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9548      4.72%     56.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8896      4.39%     60.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10286      5.08%     66.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6870      3.39%     69.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5833      2.88%     72.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        56060     27.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       202457                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     712.634570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    558.378531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    515.513145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           222     10.43%     10.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          724     34.01%     44.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          488     22.92%     67.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          265     12.45%     79.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          154      7.23%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          108      5.07%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           86      4.04%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           35      1.64%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           15      0.70%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           12      0.56%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            7      0.33%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            4      0.19%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            4      0.19%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.05%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            3      0.14%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658995                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.633645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.932000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1396     65.57%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               78      3.66%     69.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              640     30.06%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2129                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  16596020750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             45045208250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 7586450000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10937.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29687.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       618.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        14.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    371.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.68                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.09                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1317183                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   33115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75227.14                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                907786740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                482500095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8168024340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              133423200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12392986320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          17541427950                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            260937600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     50939790210                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2348173440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          2357220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            93177409035                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            593.579647                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         117834507250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    105436750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5242219000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      2914250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6113980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   33793248000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 111717613000                       # Time in different power states
system.mem_ctrls_1.actEnergy                537770520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                285824220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              2665426260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               51714540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12747018960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8045571660                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            335599680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     49512683490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10893226560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        819518520                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            85899749700                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            547.217868                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         138446679000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    328146250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5397768000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1497383500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  28366843250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   12802786500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 108582483500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        313950822                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681717                       # Number of instructions committed
system.cpu.committedOps                      46438300                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550915                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550915                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405338                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331328                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328405                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199993                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019314                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  313950822                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367989     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019298     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1821074                       # number of replacements
system.cpu.dcache.tags.tagsinuse           127.969875                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12280697                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1821202                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.743182                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   127.969875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999765                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999765                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15923101                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15923101                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7375964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7375964                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4714273                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4714273                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12090237                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12090237                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12090237                       # number of overall hits
system.cpu.dcache.overall_hits::total        12090237                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1673078                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1673078                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       148124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       148124                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1821202                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1821202                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1821202                       # number of overall misses
system.cpu.dcache.overall_misses::total       1821202                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  94891077500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  94891077500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5784866500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5784866500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 100675944000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 100675944000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 100675944000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 100675944000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.184890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.184890                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.030463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030463                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.130914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.130914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.130914                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.130914                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56716.469585                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56716.469585                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39054.214712                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39054.214712                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55279.943686                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55279.943686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55279.943686                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55279.943686                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       261921                       # number of writebacks
system.cpu.dcache.writebacks::total            261921                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1673078                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1673078                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       148124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       148124                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1821202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1821202                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1821202                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1821202                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  93217999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  93217999500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5636742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5636742500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  98854742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  98854742000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  98854742000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  98854742000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.184890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.184890                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.030463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.130914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.130914                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130914                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55716.469585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55716.469585                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38054.214712                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38054.214712                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54279.943686                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54279.943686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54279.943686                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54279.943686                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1447                       # number of replacements
system.cpu.icache.tags.tagsinuse           621.104274                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43811884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20520.788759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   621.104274                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.606547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.606547                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87630173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87630173                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43811884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43811884                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43811884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43811884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43811884                       # number of overall hits
system.cpu.icache.overall_hits::total        43811884                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2135                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2135                       # number of overall misses
system.cpu.icache.overall_misses::total          2135                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    119563500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    119563500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    119563500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    119563500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    119563500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    119563500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814019                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56001.639344                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56001.639344                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56001.639344                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56001.639344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56001.639344                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56001.639344                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1447                       # number of writebacks
system.cpu.icache.writebacks::total              1447                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2135                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2135                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117428500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117428500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117428500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117428500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117428500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 55001.639344                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55001.639344                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 55001.639344                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55001.639344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 55001.639344                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55001.639344                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       3645858                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1822529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        14807                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 156975411000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1675213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       261921                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1447                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1559153                       # Transaction distribution
system.membus.trans_dist::ReadExReq            148124                       # Transaction distribution
system.membus.trans_dist::ReadExResp           148124                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1673078                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         5717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      5463478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5469195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       114624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     66659936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                66774560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1823337                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008125                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.089773                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1808522     99.19%     99.19% # Request fanout histogram
system.membus.snoop_fanout::1                   14815      0.81%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1823337                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4192699500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6921250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5890601500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
