<dec f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='73' type='1'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineInstr.h' l='73'>// higher bits are reserved for target dep comments.</doc>
<use f='llvm/llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp' l='866' u='r' c='_ZL12emitCommentsRKN4llvm12MachineInstrERNS_11raw_ostreamE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='696' u='r' c='_ZL15spillVGPRtoAGPRRKN4llvm12GCNSubtargetENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijjb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='970' u='r' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1008' u='r' c='_ZNK4llvm14SIRegisterInfo19buildSpillLoadStoreENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiNS_8RegisterEbNS_10MCRegisterElPNS_17MachineM5810928'/>
