Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Sun Apr  6 18:09:51 2025
| Host         : MIoT running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file countBCDLento_control_sets_placed.rpt
| Design       : countBCDLento
| Device       : xc7z010
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------+------------------------------+------------------+----------------+
|   Clock Signal   |   Enable Signal  |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------+------------------+------------------------------+------------------+----------------+
|  clk_i_IBUF_BUFG |                  |                              |                1 |              1 |
|  clk_i_IBUF_BUFG | genEna_inst/E[0] | rst_i_IBUF                   |                1 |              4 |
|  clk_i_IBUF_BUFG |                  | genEna_inst/count[0]_i_1_n_0 |                7 |             27 |
+------------------+------------------+------------------------------+------------------+----------------+


