Classic Timing Analyzer report for five_to_one_mult
Sun Oct 28 17:38:02 2018
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                   ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From   ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 10.556 ns   ; SW[15] ; m[0] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;        ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+--------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To   ;
+-------+-------------------+-----------------+--------+------+
; N/A   ; None              ; 10.556 ns       ; SW[15] ; m[0] ;
; N/A   ; None              ; 10.525 ns       ; SW[16] ; m[0] ;
; N/A   ; None              ; 10.277 ns       ; SW[15] ; m[2] ;
; N/A   ; None              ; 10.259 ns       ; SW[15] ; m[1] ;
; N/A   ; None              ; 10.257 ns       ; SW[16] ; m[2] ;
; N/A   ; None              ; 10.238 ns       ; SW[16] ; m[1] ;
; N/A   ; None              ; 9.199 ns        ; SW[17] ; m[0] ;
; N/A   ; None              ; 9.190 ns        ; SW[17] ; m[2] ;
; N/A   ; None              ; 9.170 ns        ; SW[17] ; m[1] ;
; N/A   ; None              ; 9.126 ns        ; SW[13] ; m[1] ;
; N/A   ; None              ; 8.921 ns        ; SW[14] ; m[2] ;
; N/A   ; None              ; 7.959 ns        ; SW[0]  ; m[0] ;
; N/A   ; None              ; 7.782 ns        ; SW[4]  ; m[1] ;
; N/A   ; None              ; 7.693 ns        ; SW[2]  ; m[2] ;
; N/A   ; None              ; 7.685 ns        ; SW[1]  ; m[1] ;
; N/A   ; None              ; 7.651 ns        ; SW[8]  ; m[2] ;
; N/A   ; None              ; 7.638 ns        ; SW[6]  ; m[0] ;
; N/A   ; None              ; 7.628 ns        ; SW[7]  ; m[1] ;
; N/A   ; None              ; 7.444 ns        ; SW[3]  ; m[0] ;
; N/A   ; None              ; 7.413 ns        ; SW[5]  ; m[2] ;
; N/A   ; None              ; 7.255 ns        ; SW[9]  ; m[0] ;
; N/A   ; None              ; 5.836 ns        ; SW[11] ; m[2] ;
; N/A   ; None              ; 5.636 ns        ; SW[10] ; m[1] ;
; N/A   ; None              ; 5.213 ns        ; SW[12] ; m[0] ;
+-------+-------------------+-----------------+--------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Oct 28 17:38:02 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off five_to_one_mult -c five_to_one_mult --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "SW[15]" to destination pin "m[0]" is 10.556 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 6; PIN Node = 'SW[15]'
    Info: 2: + IC(4.861 ns) + CELL(0.437 ns) = 6.130 ns; Loc. = LCCOMB_X1_Y16_N26; Fanout = 1; COMB Node = 'Mux2~0'
    Info: 3: + IC(0.248 ns) + CELL(0.416 ns) = 6.794 ns; Loc. = LCCOMB_X1_Y16_N28; Fanout = 1; COMB Node = 'Mux2~1'
    Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 7.463 ns; Loc. = LCCOMB_X1_Y16_N30; Fanout = 1; COMB Node = 'Mux2~2'
    Info: 5: + IC(0.471 ns) + CELL(2.622 ns) = 10.556 ns; Loc. = PIN_R5; Fanout = 0; PIN Node = 'm[0]'
    Info: Total cell delay = 4.727 ns ( 44.78 % )
    Info: Total interconnect delay = 5.829 ns ( 55.22 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 217 megabytes
    Info: Processing ended: Sun Oct 28 17:38:02 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


