ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f7xx_it.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NMI_Handler,"ax",%progbits
  18              		.align	1
  19              		.global	NMI_Handler
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-sp-d16
  26              	NMI_Handler:
  27              	.LFB144:
  28              		.file 1 "Core/Src/stm32f7xx_it.c"
   1:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f7xx_it.c **** /**
   3:Core/Src/stm32f7xx_it.c ****  ******************************************************************************
   4:Core/Src/stm32f7xx_it.c ****  * @file    stm32f7xx_it.c
   5:Core/Src/stm32f7xx_it.c ****  * @brief   Interrupt Service Routines.
   6:Core/Src/stm32f7xx_it.c ****  ******************************************************************************
   7:Core/Src/stm32f7xx_it.c ****  * @attention
   8:Core/Src/stm32f7xx_it.c ****  *
   9:Core/Src/stm32f7xx_it.c ****  * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/stm32f7xx_it.c ****  * All rights reserved.
  11:Core/Src/stm32f7xx_it.c ****  *
  12:Core/Src/stm32f7xx_it.c ****  * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f7xx_it.c ****  * in the root directory of this software component.
  14:Core/Src/stm32f7xx_it.c ****  * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f7xx_it.c ****  *
  16:Core/Src/stm32f7xx_it.c ****  ******************************************************************************
  17:Core/Src/stm32f7xx_it.c ****  */
  18:Core/Src/stm32f7xx_it.c **** /* USER CODE END Header */
  19:Core/Src/stm32f7xx_it.c **** 
  20:Core/Src/stm32f7xx_it.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f7xx_it.c **** #include "main.h"
  22:Core/Src/stm32f7xx_it.c **** #include "stm32f7xx_it.h"
  23:Core/Src/stm32f7xx_it.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f7xx_it.c **** 
  26:Core/Src/stm32f7xx_it.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f7xx_it.c **** 
  28:Core/Src/stm32f7xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f7xx_it.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 2


  31:Core/Src/stm32f7xx_it.c **** /* USER CODE END TD */
  32:Core/Src/stm32f7xx_it.c **** 
  33:Core/Src/stm32f7xx_it.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PD */
  35:Core/Src/stm32f7xx_it.c **** #define MAX_TICKS 1000U
  36:Core/Src/stm32f7xx_it.c **** /* USER CODE END PD */
  37:Core/Src/stm32f7xx_it.c **** 
  38:Core/Src/stm32f7xx_it.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PM */
  40:Core/Src/stm32f7xx_it.c **** 
  41:Core/Src/stm32f7xx_it.c **** /* USER CODE END PM */
  42:Core/Src/stm32f7xx_it.c **** 
  43:Core/Src/stm32f7xx_it.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f7xx_it.c **** uint16_t globalTick;
  46:Core/Src/stm32f7xx_it.c **** volatile uint8_t loopMask = 0x00;
  47:Core/Src/stm32f7xx_it.c **** volatile bool flag;
  48:Core/Src/stm32f7xx_it.c **** /* USER CODE END PV */
  49:Core/Src/stm32f7xx_it.c **** 
  50:Core/Src/stm32f7xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32f7xx_it.c **** 
  53:Core/Src/stm32f7xx_it.c **** /* USER CODE END PFP */
  54:Core/Src/stm32f7xx_it.c **** 
  55:Core/Src/stm32f7xx_it.c **** /* Private user code ---------------------------------------------------------*/
  56:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN 0 */
  57:Core/Src/stm32f7xx_it.c **** 
  58:Core/Src/stm32f7xx_it.c **** /* USER CODE END 0 */
  59:Core/Src/stm32f7xx_it.c **** 
  60:Core/Src/stm32f7xx_it.c **** /* External variables --------------------------------------------------------*/
  61:Core/Src/stm32f7xx_it.c **** 
  62:Core/Src/stm32f7xx_it.c **** /* USER CODE BEGIN EV */
  63:Core/Src/stm32f7xx_it.c **** 
  64:Core/Src/stm32f7xx_it.c **** /* USER CODE END EV */
  65:Core/Src/stm32f7xx_it.c **** 
  66:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  67:Core/Src/stm32f7xx_it.c **** /*           Cortex-M7 Processor Interruption and Exception Handlers          */
  68:Core/Src/stm32f7xx_it.c **** /******************************************************************************/
  69:Core/Src/stm32f7xx_it.c **** /**
  70:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Non maskable interrupt.
  71:Core/Src/stm32f7xx_it.c ****  */
  72:Core/Src/stm32f7xx_it.c **** void NMI_Handler(void)
  73:Core/Src/stm32f7xx_it.c **** {
  29              		.loc 1 73 1 view -0
  30              		.cfi_startproc
  31              		@ Volatile: function does not return.
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.L2:
  74:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  75:Core/Src/stm32f7xx_it.c **** 
  76:Core/Src/stm32f7xx_it.c ****     /* USER CODE END NonMaskableInt_IRQn 0 */
  77:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  78:Core/Src/stm32f7xx_it.c ****     while (1)
  36              		.loc 1 78 5 discriminator 1 view .LVU1
  79:Core/Src/stm32f7xx_it.c ****     {
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 3


  80:Core/Src/stm32f7xx_it.c ****     }
  37              		.loc 1 80 5 discriminator 1 view .LVU2
  78:Core/Src/stm32f7xx_it.c ****     {
  38              		.loc 1 78 11 discriminator 1 view .LVU3
  39 0000 FEE7     		b	.L2
  40              		.cfi_endproc
  41              	.LFE144:
  43              		.section	.text.HardFault_Handler,"ax",%progbits
  44              		.align	1
  45              		.global	HardFault_Handler
  46              		.syntax unified
  47              		.thumb
  48              		.thumb_func
  49              		.fpu fpv5-sp-d16
  51              	HardFault_Handler:
  52              	.LFB145:
  81:Core/Src/stm32f7xx_it.c ****     /* USER CODE END NonMaskableInt_IRQn 1 */
  82:Core/Src/stm32f7xx_it.c **** }
  83:Core/Src/stm32f7xx_it.c **** 
  84:Core/Src/stm32f7xx_it.c **** /**
  85:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Hard fault interrupt.
  86:Core/Src/stm32f7xx_it.c ****  */
  87:Core/Src/stm32f7xx_it.c **** void HardFault_Handler(void)
  88:Core/Src/stm32f7xx_it.c **** {
  53              		.loc 1 88 1 view -0
  54              		.cfi_startproc
  55              		@ Volatile: function does not return.
  56              		@ args = 0, pretend = 0, frame = 0
  57              		@ frame_needed = 0, uses_anonymous_args = 0
  58              		@ link register save eliminated.
  59              	.L4:
  89:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN HardFault_IRQn 0 */
  90:Core/Src/stm32f7xx_it.c **** 
  91:Core/Src/stm32f7xx_it.c ****     /* USER CODE END HardFault_IRQn 0 */
  92:Core/Src/stm32f7xx_it.c ****     while (1)
  60              		.loc 1 92 5 discriminator 1 view .LVU5
  93:Core/Src/stm32f7xx_it.c ****     {
  94:Core/Src/stm32f7xx_it.c ****         /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  95:Core/Src/stm32f7xx_it.c ****         /* USER CODE END W1_HardFault_IRQn 0 */
  96:Core/Src/stm32f7xx_it.c ****     }
  61              		.loc 1 96 5 discriminator 1 view .LVU6
  92:Core/Src/stm32f7xx_it.c ****     {
  62              		.loc 1 92 11 discriminator 1 view .LVU7
  63 0000 FEE7     		b	.L4
  64              		.cfi_endproc
  65              	.LFE145:
  67              		.section	.text.MemManage_Handler,"ax",%progbits
  68              		.align	1
  69              		.global	MemManage_Handler
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv5-sp-d16
  75              	MemManage_Handler:
  76              	.LFB146:
  97:Core/Src/stm32f7xx_it.c **** }
  98:Core/Src/stm32f7xx_it.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 4


  99:Core/Src/stm32f7xx_it.c **** /**
 100:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Memory management fault.
 101:Core/Src/stm32f7xx_it.c ****  */
 102:Core/Src/stm32f7xx_it.c **** void MemManage_Handler(void)
 103:Core/Src/stm32f7xx_it.c **** {
  77              		.loc 1 103 1 view -0
  78              		.cfi_startproc
  79              		@ Volatile: function does not return.
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
  83              	.L6:
 104:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 105:Core/Src/stm32f7xx_it.c **** 
 106:Core/Src/stm32f7xx_it.c ****     /* USER CODE END MemoryManagement_IRQn 0 */
 107:Core/Src/stm32f7xx_it.c ****     while (1)
  84              		.loc 1 107 5 discriminator 1 view .LVU9
 108:Core/Src/stm32f7xx_it.c ****     {
 109:Core/Src/stm32f7xx_it.c ****         /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 110:Core/Src/stm32f7xx_it.c ****         /* USER CODE END W1_MemoryManagement_IRQn 0 */
 111:Core/Src/stm32f7xx_it.c ****     }
  85              		.loc 1 111 5 discriminator 1 view .LVU10
 107:Core/Src/stm32f7xx_it.c ****     {
  86              		.loc 1 107 11 discriminator 1 view .LVU11
  87 0000 FEE7     		b	.L6
  88              		.cfi_endproc
  89              	.LFE146:
  91              		.section	.text.BusFault_Handler,"ax",%progbits
  92              		.align	1
  93              		.global	BusFault_Handler
  94              		.syntax unified
  95              		.thumb
  96              		.thumb_func
  97              		.fpu fpv5-sp-d16
  99              	BusFault_Handler:
 100              	.LFB147:
 112:Core/Src/stm32f7xx_it.c **** }
 113:Core/Src/stm32f7xx_it.c **** 
 114:Core/Src/stm32f7xx_it.c **** /**
 115:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Pre-fetch fault, memory access fault.
 116:Core/Src/stm32f7xx_it.c ****  */
 117:Core/Src/stm32f7xx_it.c **** void BusFault_Handler(void)
 118:Core/Src/stm32f7xx_it.c **** {
 101              		.loc 1 118 1 view -0
 102              		.cfi_startproc
 103              		@ Volatile: function does not return.
 104              		@ args = 0, pretend = 0, frame = 0
 105              		@ frame_needed = 0, uses_anonymous_args = 0
 106              		@ link register save eliminated.
 107              	.L8:
 119:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN BusFault_IRQn 0 */
 120:Core/Src/stm32f7xx_it.c **** 
 121:Core/Src/stm32f7xx_it.c ****     /* USER CODE END BusFault_IRQn 0 */
 122:Core/Src/stm32f7xx_it.c ****     while (1)
 108              		.loc 1 122 5 discriminator 1 view .LVU13
 123:Core/Src/stm32f7xx_it.c ****     {
 124:Core/Src/stm32f7xx_it.c ****         /* USER CODE BEGIN W1_BusFault_IRQn 0 */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 5


 125:Core/Src/stm32f7xx_it.c ****         /* USER CODE END W1_BusFault_IRQn 0 */
 126:Core/Src/stm32f7xx_it.c ****     }
 109              		.loc 1 126 5 discriminator 1 view .LVU14
 122:Core/Src/stm32f7xx_it.c ****     {
 110              		.loc 1 122 11 discriminator 1 view .LVU15
 111 0000 FEE7     		b	.L8
 112              		.cfi_endproc
 113              	.LFE147:
 115              		.section	.text.UsageFault_Handler,"ax",%progbits
 116              		.align	1
 117              		.global	UsageFault_Handler
 118              		.syntax unified
 119              		.thumb
 120              		.thumb_func
 121              		.fpu fpv5-sp-d16
 123              	UsageFault_Handler:
 124              	.LFB148:
 127:Core/Src/stm32f7xx_it.c **** }
 128:Core/Src/stm32f7xx_it.c **** 
 129:Core/Src/stm32f7xx_it.c **** /**
 130:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Undefined instruction or illegal state.
 131:Core/Src/stm32f7xx_it.c ****  */
 132:Core/Src/stm32f7xx_it.c **** void UsageFault_Handler(void)
 133:Core/Src/stm32f7xx_it.c **** {
 125              		.loc 1 133 1 view -0
 126              		.cfi_startproc
 127              		@ Volatile: function does not return.
 128              		@ args = 0, pretend = 0, frame = 0
 129              		@ frame_needed = 0, uses_anonymous_args = 0
 130              		@ link register save eliminated.
 131              	.L10:
 134:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN UsageFault_IRQn 0 */
 135:Core/Src/stm32f7xx_it.c **** 
 136:Core/Src/stm32f7xx_it.c ****     /* USER CODE END UsageFault_IRQn 0 */
 137:Core/Src/stm32f7xx_it.c ****     while (1)
 132              		.loc 1 137 5 discriminator 1 view .LVU17
 138:Core/Src/stm32f7xx_it.c ****     {
 139:Core/Src/stm32f7xx_it.c ****         /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 140:Core/Src/stm32f7xx_it.c ****         /* USER CODE END W1_UsageFault_IRQn 0 */
 141:Core/Src/stm32f7xx_it.c ****     }
 133              		.loc 1 141 5 discriminator 1 view .LVU18
 137:Core/Src/stm32f7xx_it.c ****     {
 134              		.loc 1 137 11 discriminator 1 view .LVU19
 135 0000 FEE7     		b	.L10
 136              		.cfi_endproc
 137              	.LFE148:
 139              		.section	.text.SVC_Handler,"ax",%progbits
 140              		.align	1
 141              		.global	SVC_Handler
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 145              		.fpu fpv5-sp-d16
 147              	SVC_Handler:
 148              	.LFB149:
 142:Core/Src/stm32f7xx_it.c **** }
 143:Core/Src/stm32f7xx_it.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 6


 144:Core/Src/stm32f7xx_it.c **** /**
 145:Core/Src/stm32f7xx_it.c ****  * @brief This function handles System service call via SWI instruction.
 146:Core/Src/stm32f7xx_it.c ****  */
 147:Core/Src/stm32f7xx_it.c **** void SVC_Handler(void)
 148:Core/Src/stm32f7xx_it.c **** {
 149              		.loc 1 148 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
 149:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN SVCall_IRQn 0 */
 150:Core/Src/stm32f7xx_it.c **** 
 151:Core/Src/stm32f7xx_it.c ****     /* USER CODE END SVCall_IRQn 0 */
 152:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN SVCall_IRQn 1 */
 153:Core/Src/stm32f7xx_it.c **** 
 154:Core/Src/stm32f7xx_it.c ****     /* USER CODE END SVCall_IRQn 1 */
 155:Core/Src/stm32f7xx_it.c **** }
 154              		.loc 1 155 1 view .LVU21
 155 0000 7047     		bx	lr
 156              		.cfi_endproc
 157              	.LFE149:
 159              		.section	.text.DebugMon_Handler,"ax",%progbits
 160              		.align	1
 161              		.global	DebugMon_Handler
 162              		.syntax unified
 163              		.thumb
 164              		.thumb_func
 165              		.fpu fpv5-sp-d16
 167              	DebugMon_Handler:
 168              	.LFB150:
 156:Core/Src/stm32f7xx_it.c **** 
 157:Core/Src/stm32f7xx_it.c **** /**
 158:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Debug monitor.
 159:Core/Src/stm32f7xx_it.c ****  */
 160:Core/Src/stm32f7xx_it.c **** void DebugMon_Handler(void)
 161:Core/Src/stm32f7xx_it.c **** {
 169              		.loc 1 161 1 view -0
 170              		.cfi_startproc
 171              		@ args = 0, pretend = 0, frame = 0
 172              		@ frame_needed = 0, uses_anonymous_args = 0
 173              		@ link register save eliminated.
 162:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 163:Core/Src/stm32f7xx_it.c **** 
 164:Core/Src/stm32f7xx_it.c ****     /* USER CODE END DebugMonitor_IRQn 0 */
 165:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 166:Core/Src/stm32f7xx_it.c **** 
 167:Core/Src/stm32f7xx_it.c ****     /* USER CODE END DebugMonitor_IRQn 1 */
 168:Core/Src/stm32f7xx_it.c **** }
 174              		.loc 1 168 1 view .LVU23
 175 0000 7047     		bx	lr
 176              		.cfi_endproc
 177              	.LFE150:
 179              		.section	.text.PendSV_Handler,"ax",%progbits
 180              		.align	1
 181              		.global	PendSV_Handler
 182              		.syntax unified
 183              		.thumb
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 7


 184              		.thumb_func
 185              		.fpu fpv5-sp-d16
 187              	PendSV_Handler:
 188              	.LFB151:
 169:Core/Src/stm32f7xx_it.c **** 
 170:Core/Src/stm32f7xx_it.c **** /**
 171:Core/Src/stm32f7xx_it.c ****  * @brief This function handles Pendable request for system service.
 172:Core/Src/stm32f7xx_it.c ****  */
 173:Core/Src/stm32f7xx_it.c **** void PendSV_Handler(void)
 174:Core/Src/stm32f7xx_it.c **** {
 189              		.loc 1 174 1 view -0
 190              		.cfi_startproc
 191              		@ args = 0, pretend = 0, frame = 0
 192              		@ frame_needed = 0, uses_anonymous_args = 0
 193              		@ link register save eliminated.
 175:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN PendSV_IRQn 0 */
 176:Core/Src/stm32f7xx_it.c **** 
 177:Core/Src/stm32f7xx_it.c ****     /* USER CODE END PendSV_IRQn 0 */
 178:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN PendSV_IRQn 1 */
 179:Core/Src/stm32f7xx_it.c **** 
 180:Core/Src/stm32f7xx_it.c ****     /* USER CODE END PendSV_IRQn 1 */
 181:Core/Src/stm32f7xx_it.c **** }
 194              		.loc 1 181 1 view .LVU25
 195 0000 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE151:
 199              		.section	.text.SysTick_Handler,"ax",%progbits
 200              		.align	1
 201              		.global	SysTick_Handler
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 205              		.fpu fpv5-sp-d16
 207              	SysTick_Handler:
 208              	.LFB152:
 182:Core/Src/stm32f7xx_it.c **** 
 183:Core/Src/stm32f7xx_it.c **** /**
 184:Core/Src/stm32f7xx_it.c ****  * @brief This function handles System tick timer.
 185:Core/Src/stm32f7xx_it.c ****  */
 186:Core/Src/stm32f7xx_it.c **** void SysTick_Handler(void)
 187:Core/Src/stm32f7xx_it.c **** {
 209              		.loc 1 187 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213              		@ link register save eliminated.
 188:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN SysTick_IRQn 0 */
 189:Core/Src/stm32f7xx_it.c ****     globalTick++;
 214              		.loc 1 189 5 view .LVU27
 215              		.loc 1 189 15 is_stmt 0 view .LVU28
 216 0000 3A4A     		ldr	r2, .L23
 217 0002 1388     		ldrh	r3, [r2]
 218 0004 0133     		adds	r3, r3, #1
 219 0006 9BB2     		uxth	r3, r3
 220 0008 1380     		strh	r3, [r2]	@ movhi
 190:Core/Src/stm32f7xx_it.c ****     if (globalTick >= MAX_TICKS)
 221              		.loc 1 190 5 is_stmt 1 view .LVU29
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 8


 222              		.loc 1 190 8 is_stmt 0 view .LVU30
 223 000a B3F57A7F 		cmp	r3, #1000
 224 000e 02D3     		bcc	.L15
 191:Core/Src/stm32f7xx_it.c ****         globalTick = 0;
 225              		.loc 1 191 9 is_stmt 1 view .LVU31
 226              		.loc 1 191 20 is_stmt 0 view .LVU32
 227 0010 1346     		mov	r3, r2
 228 0012 0022     		movs	r2, #0
 229 0014 1A80     		strh	r2, [r3]	@ movhi
 230              	.L15:
 192:Core/Src/stm32f7xx_it.c **** 
 193:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_1000HZ))
 231              		.loc 1 193 5 is_stmt 1 view .LVU33
 194:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_1000HZ;
 232              		.loc 1 194 9 view .LVU34
 233              		.loc 1 194 18 is_stmt 0 view .LVU35
 234 0016 364A     		ldr	r2, .L23+4
 235 0018 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 236 001a 43F00103 		orr	r3, r3, #1
 237 001e 1370     		strb	r3, [r2]
 195:Core/Src/stm32f7xx_it.c **** 
 196:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_500HZ))
 238              		.loc 1 196 5 is_stmt 1 view .LVU36
 239              		.loc 1 196 9 is_stmt 0 view .LVU37
 240 0020 324B     		ldr	r3, .L23
 241 0022 1B88     		ldrh	r3, [r3]
 242              		.loc 1 196 8 view .LVU38
 243 0024 13F0010F 		tst	r3, #1
 244 0028 04D1     		bne	.L16
 197:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_500HZ;
 245              		.loc 1 197 9 is_stmt 1 view .LVU39
 246              		.loc 1 197 18 is_stmt 0 view .LVU40
 247 002a 1146     		mov	r1, r2
 248 002c 1278     		ldrb	r2, [r2]	@ zero_extendqisi2
 249 002e 42F00202 		orr	r2, r2, #2
 250 0032 0A70     		strb	r2, [r1]
 251              	.L16:
 198:Core/Src/stm32f7xx_it.c **** 
 199:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_200HZ))
 252              		.loc 1 199 5 is_stmt 1 view .LVU41
 253              		.loc 1 199 9 is_stmt 0 view .LVU42
 254 0034 2F4A     		ldr	r2, .L23+8
 255 0036 A2FB0312 		umull	r1, r2, r2, r3
 256 003a 9208     		lsrs	r2, r2, #2
 257 003c 02EB8202 		add	r2, r2, r2, lsl #2
 258 0040 9A1A     		subs	r2, r3, r2
 259 0042 92B2     		uxth	r2, r2
 260              		.loc 1 199 8 view .LVU43
 261 0044 22B9     		cbnz	r2, .L17
 200:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_200HZ;
 262              		.loc 1 200 9 is_stmt 1 view .LVU44
 263              		.loc 1 200 18 is_stmt 0 view .LVU45
 264 0046 2A49     		ldr	r1, .L23+4
 265 0048 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 266 004a 42F00402 		orr	r2, r2, #4
 267 004e 0A70     		strb	r2, [r1]
 268              	.L17:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 9


 201:Core/Src/stm32f7xx_it.c **** 
 202:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_100HZ))
 269              		.loc 1 202 5 is_stmt 1 view .LVU46
 270              		.loc 1 202 9 is_stmt 0 view .LVU47
 271 0050 284A     		ldr	r2, .L23+8
 272 0052 A2FB0312 		umull	r1, r2, r2, r3
 273 0056 D208     		lsrs	r2, r2, #3
 274 0058 02EB8202 		add	r2, r2, r2, lsl #2
 275 005c 5100     		lsls	r1, r2, #1
 276 005e 591A     		subs	r1, r3, r1
 277 0060 89B2     		uxth	r1, r1
 278              		.loc 1 202 8 view .LVU48
 279 0062 21B9     		cbnz	r1, .L18
 203:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_100HZ;
 280              		.loc 1 203 9 is_stmt 1 view .LVU49
 281              		.loc 1 203 18 is_stmt 0 view .LVU50
 282 0064 2249     		ldr	r1, .L23+4
 283 0066 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 284 0068 42F00802 		orr	r2, r2, #8
 285 006c 0A70     		strb	r2, [r1]
 286              	.L18:
 204:Core/Src/stm32f7xx_it.c **** 
 205:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_50HZ))
 287              		.loc 1 205 5 is_stmt 1 view .LVU51
 288              		.loc 1 205 9 is_stmt 0 view .LVU52
 289 006e 214A     		ldr	r2, .L23+8
 290 0070 A2FB0312 		umull	r1, r2, r2, r3
 291 0074 1209     		lsrs	r2, r2, #4
 292 0076 02EB8202 		add	r2, r2, r2, lsl #2
 293 007a 9100     		lsls	r1, r2, #2
 294 007c 591A     		subs	r1, r3, r1
 295 007e 89B2     		uxth	r1, r1
 296              		.loc 1 205 8 view .LVU53
 297 0080 21B9     		cbnz	r1, .L19
 206:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_50HZ;
 298              		.loc 1 206 9 is_stmt 1 view .LVU54
 299              		.loc 1 206 18 is_stmt 0 view .LVU55
 300 0082 1B49     		ldr	r1, .L23+4
 301 0084 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 302 0086 42F01002 		orr	r2, r2, #16
 303 008a 0A70     		strb	r2, [r1]
 304              	.L19:
 207:Core/Src/stm32f7xx_it.c **** 
 208:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_10HZ))
 305              		.loc 1 208 5 is_stmt 1 view .LVU56
 306              		.loc 1 208 9 is_stmt 0 view .LVU57
 307 008c 1A4A     		ldr	r2, .L23+12
 308 008e A2FB0312 		umull	r1, r2, r2, r3
 309 0092 5209     		lsrs	r2, r2, #5
 310 0094 6421     		movs	r1, #100
 311 0096 01FB1232 		mls	r2, r1, r2, r3
 312 009a 92B2     		uxth	r2, r2
 313              		.loc 1 208 8 view .LVU58
 314 009c 22B9     		cbnz	r2, .L20
 209:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_10HZ;
 315              		.loc 1 209 9 is_stmt 1 view .LVU59
 316              		.loc 1 209 18 is_stmt 0 view .LVU60
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 10


 317 009e 1449     		ldr	r1, .L23+4
 318 00a0 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 319 00a2 42F02002 		orr	r2, r2, #32
 320 00a6 0A70     		strb	r2, [r1]
 321              	.L20:
 210:Core/Src/stm32f7xx_it.c **** 
 211:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_5HZ))
 322              		.loc 1 211 5 is_stmt 1 view .LVU61
 323              		.loc 1 211 9 is_stmt 0 view .LVU62
 324 00a8 134A     		ldr	r2, .L23+12
 325 00aa A2FB0312 		umull	r1, r2, r2, r3
 326 00ae 9209     		lsrs	r2, r2, #6
 327 00b0 C821     		movs	r1, #200
 328 00b2 01FB1232 		mls	r2, r1, r2, r3
 329 00b6 92B2     		uxth	r2, r2
 330              		.loc 1 211 8 view .LVU63
 331 00b8 22B9     		cbnz	r2, .L21
 212:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_5HZ;
 332              		.loc 1 212 9 is_stmt 1 view .LVU64
 333              		.loc 1 212 18 is_stmt 0 view .LVU65
 334 00ba 0D49     		ldr	r1, .L23+4
 335 00bc 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 336 00be 42F04002 		orr	r2, r2, #64
 337 00c2 0A70     		strb	r2, [r1]
 338              	.L21:
 213:Core/Src/stm32f7xx_it.c **** 
 214:Core/Src/stm32f7xx_it.c ****     if (!(globalTick % COUNT_1HZ))
 339              		.loc 1 214 5 is_stmt 1 view .LVU66
 340              		.loc 1 214 9 is_stmt 0 view .LVU67
 341 00c4 0D4A     		ldr	r2, .L23+16
 342 00c6 A2FB0312 		umull	r1, r2, r2, r3
 343 00ca 9209     		lsrs	r2, r2, #6
 344 00cc 4FF47A71 		mov	r1, #1000
 345 00d0 01FB1233 		mls	r3, r1, r2, r3
 346 00d4 9BB2     		uxth	r3, r3
 347              		.loc 1 214 8 view .LVU68
 348 00d6 23B9     		cbnz	r3, .L22
 215:Core/Src/stm32f7xx_it.c ****         loopMask |= MASK_1HZ;
 349              		.loc 1 215 9 is_stmt 1 view .LVU69
 350              		.loc 1 215 18 is_stmt 0 view .LVU70
 351 00d8 054A     		ldr	r2, .L23+4
 352 00da 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 353 00dc 43F08003 		orr	r3, r3, #128
 354 00e0 1370     		strb	r3, [r2]
 355              	.L22:
 216:Core/Src/stm32f7xx_it.c **** 
 217:Core/Src/stm32f7xx_it.c ****     flag = true;
 356              		.loc 1 217 5 is_stmt 1 view .LVU71
 357              		.loc 1 217 10 is_stmt 0 view .LVU72
 358 00e2 074B     		ldr	r3, .L23+20
 359 00e4 0122     		movs	r2, #1
 360 00e6 1A70     		strb	r2, [r3]
 218:Core/Src/stm32f7xx_it.c **** 
 219:Core/Src/stm32f7xx_it.c ****     /* USER CODE END SysTick_IRQn 0 */
 220:Core/Src/stm32f7xx_it.c ****     /* USER CODE BEGIN SysTick_IRQn 1 */
 221:Core/Src/stm32f7xx_it.c **** 
 222:Core/Src/stm32f7xx_it.c ****     /* USER CODE END SysTick_IRQn 1 */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 11


 223:Core/Src/stm32f7xx_it.c **** }
 361              		.loc 1 223 1 view .LVU73
 362 00e8 7047     		bx	lr
 363              	.L24:
 364 00ea 00BF     		.align	2
 365              	.L23:
 366 00ec 00000000 		.word	.LANCHOR0
 367 00f0 00000000 		.word	.LANCHOR1
 368 00f4 CDCCCCCC 		.word	-858993459
 369 00f8 1F85EB51 		.word	1374389535
 370 00fc D34D6210 		.word	274877907
 371 0100 00000000 		.word	.LANCHOR2
 372              		.cfi_endproc
 373              	.LFE152:
 375              		.global	flag
 376              		.global	loopMask
 377              		.global	globalTick
 378              		.section	.bss.flag,"aw",%nobits
 379              		.set	.LANCHOR2,. + 0
 382              	flag:
 383 0000 00       		.space	1
 384              		.section	.bss.globalTick,"aw",%nobits
 385              		.align	1
 386              		.set	.LANCHOR0,. + 0
 389              	globalTick:
 390 0000 0000     		.space	2
 391              		.section	.bss.loopMask,"aw",%nobits
 392              		.set	.LANCHOR1,. + 0
 395              	loopMask:
 396 0000 00       		.space	1
 397              		.text
 398              	.Letext0:
 399              		.file 2 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 400              		.file 3 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 401              		.file 4 "Core/Inc/stm32f7xx_it.h"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f7xx_it.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:18     .text.NMI_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:26     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:44     .text.HardFault_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:51     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:68     .text.MemManage_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:75     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:92     .text.BusFault_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:99     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:116    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:123    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:140    .text.SVC_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:147    .text.SVC_Handler:0000000000000000 SVC_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:160    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:167    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:180    .text.PendSV_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:187    .text.PendSV_Handler:0000000000000000 PendSV_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:200    .text.SysTick_Handler:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:207    .text.SysTick_Handler:0000000000000000 SysTick_Handler
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:366    .text.SysTick_Handler:00000000000000ec $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:382    .bss.flag:0000000000000000 flag
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:395    .bss.loopMask:0000000000000000 loopMask
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:389    .bss.globalTick:0000000000000000 globalTick
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:383    .bss.flag:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:385    .bss.globalTick:0000000000000000 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccbR8apL.s:396    .bss.loopMask:0000000000000000 $d

NO UNDEFINED SYMBOLS
