info x 46 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 logic_16bit
term mark 34 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

var add 1 1 0 164 10 15 0 0 SELinstd_logic_vector
var add 2 15 0 164 11 12 0 0 Ainstd_logic_vector
var add 3 15 0 164 11 15 0 0 Binstd_logic_vector
var add 4 15 0 164 12 18 0 0 MUX_OUToutstd_logic_vector
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 143 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 00
cell fill 1 2 0 0 0 0 0 0 01
cell fill 1 4 0 0 0 0 0 0 10
cell fill 1 6 0 0 0 0 0 0 11
cell fill 1 8 0 0 0 0 0 0 00
cell fill 1 10 0 0 0 0 0 0 01
cell fill 1 12 0 0 0 0 0 0 10
cell fill 1 14 0 0 0 0 0 0 11
cell fill 2 0 0 0 0 0 0 0 1101110010100110
cell fill 2 2 0 0 0 0 0 0 0001100110010010
cell fill 2 4 0 0 0 0 0 0 0000001111011000
cell fill 2 6 0 0 0 0 0 0 0000100110010110
cell fill 2 8 0 0 0 0 0 0 0000000001010100
cell fill 2 10 0 0 0 0 0 0 0000001010101100
cell fill 2 12 0 0 0 0 0 0 0000000000110011
cell fill 2 14 0 0 0 0 0 0 0000000111100100
cell fill 3 0 0 0 0 0 0 0 0000001000110100
cell fill 3 2 0 0 0 0 0 0 0001011011010111
cell fill 3 4 0 0 0 0 0 0 0000001010001110
cell fill 3 6 0 0 0 0 0 0 0000001111011000
cell fill 3 8 0 0 0 0 0 0 0000010101001010
cell fill 3 10 0 0 0 0 0 0 0001110101101011
cell fill 3 12 0 0 0 0 0 0 0000000010100101
cell fill 3 14 0 0 0 0 0 0 0001001001001100
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 677390336 29636509 8 0 0 0 0 logic_16bit.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 220 6 0 -67 0 Waveform created by
HDL Bencher 4.1i
Source = logic_16bit.vhd
Wed May 12 10:43:35 2004
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
