// Seed: 2980113225
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
  always @(posedge id_0) begin
    id_1[1] <= "";
  end
endmodule
