Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Tue Jul  2 21:32:07 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MAC_timing_summary_routed.rpt -warn_on_violation -rpx MAC_timing_summary_routed.rpx
| Design       : MAC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.546        0.000                      0                   67        0.179        0.000                      0                   67        2.767        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.267}        6.534           153.046         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.546        0.000                      0                   43        0.179        0.000                      0                   43        2.767        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      4.315        0.000                      0                   24        0.410        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.546ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.546ns  (required time - arrival time)
  Source:                 in1_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 2.185ns (43.809%)  route 2.803ns (56.191%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 10.947 - 6.534 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.719     4.779    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  in1_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.235 r  in1_internal_reg[0]/Q
                         net (fo=14, routed)          1.141     6.375    in1_internal[0]
    SLICE_X2Y63          LUT6 (Prop_lut6_I1_O)        0.124     6.499 r  prod_val[6]_i_19/O
                         net (fo=1, routed)           0.578     7.077    prod_val[6]_i_19_n_0
    SLICE_X1Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.201 r  prod_val[6]_i_13/O
                         net (fo=1, routed)           0.000     7.201    prod_val[6]_i_13_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.781 r  prod_val_reg[6]_i_3/O[2]
                         net (fo=4, routed)           0.654     8.436    prod_val_reg[6]_i_3_n_5
    SLICE_X1Y65          LUT4 (Prop_lut4_I0_O)        0.328     8.764 r  prod_val[7]_i_4/O
                         net (fo=1, routed)           0.430     9.193    prod_val[7]_i_4_n_0
    SLICE_X0Y65          LUT6 (Prop_lut6_I2_O)        0.326     9.519 r  prod_val[7]_i_3/O
                         net (fo=1, routed)           0.000     9.519    prod_val[7]_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.766 r  prod_val_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.766    prod_val_reg0[7]
    SLICE_X0Y65          FDCE                                         r  prod_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.596    10.947    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  prod_val_reg[7]/C
                         clock pessimism              0.339    11.286    
                         clock uncertainty           -0.035    11.250    
    SLICE_X0Y65          FDCE (Setup_fdce_C_D)        0.062    11.312    prod_val_reg[7]
  -------------------------------------------------------------------
                         required time                         11.312    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  1.546    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 in1_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        4.272ns  (logic 2.109ns (49.370%)  route 2.163ns (50.630%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 10.948 - 6.534 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     4.780    clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  in1_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.419     5.199 r  in1_internal_reg[1]/Q
                         net (fo=14, routed)          1.204     6.403    in1_internal[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.299     6.702 r  prod_val[2]_i_3/O
                         net (fo=1, routed)           0.324     7.025    prod_val[2]_i_3_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.423 r  prod_val_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.423    prod_val_reg[2]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.645 r  prod_val_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.635     8.280    prod_val_reg[6]_i_3_n_7
    SLICE_X0Y64          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.771     9.051 r  prod_val_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.051    prod_val_reg0[6]
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.597    10.948    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[6]/C
                         clock pessimism              0.339    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.062    11.313    prod_val_reg[6]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -9.051    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 in1_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.050ns (48.661%)  route 2.163ns (51.339%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 10.948 - 6.534 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.720     4.780    clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  in1_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.419     5.199 r  in1_internal_reg[1]/Q
                         net (fo=14, routed)          1.204     6.403    in1_internal[1]
    SLICE_X2Y63          LUT4 (Prop_lut4_I0_O)        0.299     6.702 r  prod_val[2]_i_3/O
                         net (fo=1, routed)           0.324     7.025    prod_val[2]_i_3_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.423 r  prod_val_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.423    prod_val_reg[2]_i_1_n_0
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.645 r  prod_val_reg[6]_i_3/O[0]
                         net (fo=2, routed)           0.635     8.280    prod_val_reg[6]_i_3_n_7
    SLICE_X0Y64          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     8.992 r  prod_val_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.992    prod_val_reg0[5]
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.597    10.948    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[5]/C
                         clock pessimism              0.339    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.062    11.313    prod_val_reg[5]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.992    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.676ns  (required time - arrival time)
  Source:                 in1_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 1.950ns (50.535%)  route 1.909ns (49.465%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 10.948 - 6.534 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.719     4.779    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  in1_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.235 r  in1_internal_reg[0]/Q
                         net (fo=14, routed)          1.474     6.708    in1_internal[0]
    SLICE_X1Y63          LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  prod_val[2]_i_7/O
                         net (fo=1, routed)           0.000     6.832    prod_val[2]_i_7_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.472 r  prod_val_reg[2]_i_1/O[3]
                         net (fo=3, routed)           0.435     7.907    prod_val_reg[2]_i_1_n_4
    SLICE_X0Y64          LUT2 (Prop_lut2_I0_O)        0.306     8.213 r  prod_val[6]_i_7/O
                         net (fo=1, routed)           0.000     8.213    prod_val[6]_i_7_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     8.637 r  prod_val_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.637    prod_val_reg0[4]
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.597    10.948    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[4]/C
                         clock pessimism              0.339    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y64          FDCE (Setup_fdce_C_D)        0.062    11.313    prod_val_reg[4]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -8.637    
  -------------------------------------------------------------------
                         slack                                  2.676    

Slack (MET) :             2.695ns  (required time - arrival time)
  Source:                 in1_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.526ns (40.078%)  route 2.282ns (59.922%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 10.947 - 6.534 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.719     4.779    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  in1_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.235 r  in1_internal_reg[0]/Q
                         net (fo=14, routed)          1.474     6.708    in1_internal[0]
    SLICE_X1Y63          LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  prod_val[2]_i_7/O
                         net (fo=1, routed)           0.000     6.832    prod_val[2]_i_7_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.472 r  prod_val_reg[2]_i_1/O[3]
                         net (fo=3, routed)           0.808     8.280    prod_val_reg[2]_i_1_n_4
    SLICE_X1Y65          LUT2 (Prop_lut2_I0_O)        0.306     8.586 r  prod_val[3]_i_1/O
                         net (fo=1, routed)           0.000     8.586    prod_val_reg0[3]
    SLICE_X1Y65          FDCE                                         r  prod_val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.596    10.947    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  prod_val_reg[3]/C
                         clock pessimism              0.339    11.286    
                         clock uncertainty           -0.035    11.250    
    SLICE_X1Y65          FDCE (Setup_fdce_C_D)        0.031    11.281    prod_val_reg[3]
  -------------------------------------------------------------------
                         required time                         11.281    
                         arrival time                          -8.586    
  -------------------------------------------------------------------
                         slack                                  2.695    

Slack (MET) :             3.901ns  (required time - arrival time)
  Source:                 in1_internal_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 1.160ns (44.042%)  route 1.474ns (55.958%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.414ns = ( 10.948 - 6.534 ) 
    Source Clock Delay      (SCD):    4.779ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.719     4.779    clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  in1_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.235 r  in1_internal_reg[0]/Q
                         net (fo=14, routed)          1.474     6.708    in1_internal[0]
    SLICE_X1Y63          LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  prod_val[2]_i_7/O
                         net (fo=1, routed)           0.000     6.832    prod_val[2]_i_7_n_0
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.412 r  prod_val_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.412    prod_val_reg0[2]
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.597    10.948    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[2]/C
                         clock pessimism              0.339    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X1Y63          FDCE (Setup_fdce_C_D)        0.062    11.313    prod_val_reg[2]
  -------------------------------------------------------------------
                         required time                         11.313    
                         arrival time                          -7.412    
  -------------------------------------------------------------------
                         slack                                  3.901    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 prod_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 1.446ns (56.808%)  route 1.099ns (43.192%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 10.945 - 6.534 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  prod_val_reg[0]/Q
                         net (fo=1, routed)           1.099     6.333    prod_val[0]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124     6.457 r  sum_val[3]_i_9/O
                         net (fo=1, routed)           0.000     6.457    sum_val[3]_i_9_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.989 r  sum_val_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    sum_val_reg[3]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.323 r  sum_val_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.323    sum_val_reg[7]_i_1_n_6
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594    10.945    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[5]/C
                         clock pessimism              0.339    11.284    
                         clock uncertainty           -0.035    11.248    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    11.310    sum_val_reg[5]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             4.008ns  (required time - arrival time)
  Source:                 prod_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 1.425ns (56.449%)  route 1.099ns (43.551%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 10.945 - 6.534 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  prod_val_reg[0]/Q
                         net (fo=1, routed)           1.099     6.333    prod_val[0]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124     6.457 r  sum_val[3]_i_9/O
                         net (fo=1, routed)           0.000     6.457    sum_val[3]_i_9_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.989 r  sum_val_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    sum_val_reg[3]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.302 r  sum_val_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.302    sum_val_reg[7]_i_1_n_4
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594    10.945    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[7]/C
                         clock pessimism              0.339    11.284    
                         clock uncertainty           -0.035    11.248    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    11.310    sum_val_reg[7]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                  4.008    

Slack (MET) :             4.082ns  (required time - arrival time)
  Source:                 prod_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 1.351ns (55.134%)  route 1.099ns (44.866%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 10.945 - 6.534 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  prod_val_reg[0]/Q
                         net (fo=1, routed)           1.099     6.333    prod_val[0]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124     6.457 r  sum_val[3]_i_9/O
                         net (fo=1, routed)           0.000     6.457    sum_val[3]_i_9_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.989 r  sum_val_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    sum_val_reg[3]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.228 r  sum_val_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.228    sum_val_reg[7]_i_1_n_5
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594    10.945    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[6]/C
                         clock pessimism              0.339    11.284    
                         clock uncertainty           -0.035    11.248    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    11.310    sum_val_reg[6]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.228    
  -------------------------------------------------------------------
                         slack                                  4.082    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 prod_val_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        2.434ns  (logic 1.335ns (54.839%)  route 1.099ns (45.161%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.411ns = ( 10.945 - 6.534 ) 
    Source Clock Delay      (SCD):    4.778ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.718     4.778    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.456     5.234 r  prod_val_reg[0]/Q
                         net (fo=1, routed)           1.099     6.333    prod_val[0]
    SLICE_X0Y66          LUT4 (Prop_lut4_I3_O)        0.124     6.457 r  sum_val[3]_i_9/O
                         net (fo=1, routed)           0.000     6.457    sum_val[3]_i_9_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.989 r  sum_val_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.989    sum_val_reg[3]_i_1_n_0
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.212 r  sum_val_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.212    sum_val_reg[7]_i_1_n_7
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594    10.945    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[4]/C
                         clock pessimism              0.339    11.284    
                         clock uncertainty           -0.035    11.248    
    SLICE_X0Y67          FDCE (Setup_fdce_C_D)        0.062    11.310    sum_val_reg[4]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -7.212    
  -------------------------------------------------------------------
                         slack                                  4.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sum_val_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.246%)  route 0.129ns (47.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  sum_val_reg[7]/Q
                         net (fo=2, routed)           0.129     1.708    sum_val[7]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[7]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.078     1.529    out_internal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 sum_val_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  sum_val_reg[5]/Q
                         net (fo=3, routed)           0.125     1.704    sum_val[5]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[5]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.071     1.522    out_internal_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sum_val_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.985%)  route 0.159ns (53.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  sum_val_reg[6]/Q
                         net (fo=3, routed)           0.159     1.738    sum_val[6]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[6]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.076     1.527    out_internal_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 sum_val_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.536%)  route 0.133ns (48.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  sum_val_reg[2]/Q
                         net (fo=3, routed)           0.133     1.713    sum_val[2]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[2]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.047     1.498    out_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sum_val_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.127%)  route 0.165ns (53.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.596     1.438    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.141     1.579 r  sum_val_reg[4]/Q
                         net (fo=3, routed)           0.165     1.744    sum_val[4]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[4]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.075     1.526    out_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 in1_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.256ns (67.789%)  route 0.122ns (32.211%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.598     1.440    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  in1_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  in1_internal_reg[7]/Q
                         net (fo=1, routed)           0.122     1.703    in1_internal[7]
    SLICE_X0Y65          LUT6 (Prop_lut6_I0_O)        0.045     1.748 r  prod_val[7]_i_3/O
                         net (fo=1, routed)           0.000     1.748    prod_val[7]_i_3_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.818 r  prod_val_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.818    prod_val_reg0[7]
    SLICE_X0Y65          FDCE                                         r  prod_val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.869     1.958    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  prod_val_reg[7]/C
                         clock pessimism             -0.503     1.454    
    SLICE_X0Y65          FDCE (Hold_fdce_C_D)         0.105     1.559    prod_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 begin_ops_internal_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.251ns (65.499%)  route 0.132ns (34.501%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  begin_ops_internal_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  begin_ops_internal_delayed_reg/Q
                         net (fo=16, routed)          0.132     1.713    begin_ops_internal_delayed
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.045     1.758 r  sum_val[3]_i_8/O
                         net (fo=1, routed)           0.000     1.758    sum_val[3]_i_8_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.823 r  sum_val_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.823    sum_val_reg[3]_i_1_n_6
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[1]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.557    sum_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 sum_val_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.141ns (43.470%)  route 0.183ns (56.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  sum_val_reg[3]/Q
                         net (fo=3, routed)           0.183     1.764    sum_val[3]
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[3]/C
                         clock pessimism             -0.503     1.451    
    SLICE_X0Y68          FDCE (Hold_fdce_C_D)         0.047     1.498    out_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 begin_ops_internal_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.256ns (66.114%)  route 0.131ns (33.886%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  begin_ops_internal_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  begin_ops_internal_delayed_reg/Q
                         net (fo=16, routed)          0.131     1.712    begin_ops_internal_delayed
    SLICE_X0Y66          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  sum_val[3]_i_9/O
                         net (fo=1, routed)           0.000     1.757    sum_val[3]_i_9_n_0
    SLICE_X0Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.827 r  sum_val_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    sum_val_reg[3]_i_1_n_7
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.868     1.957    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[0]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X0Y66          FDCE (Hold_fdce_C_D)         0.105     1.557    sum_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 end_ops_internal_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            mac_ready_internal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.073%)  route 0.211ns (59.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  end_ops_internal_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  end_ops_internal_delayed_reg/Q
                         net (fo=17, routed)          0.211     1.791    end_ops_internal_delayed
    SLICE_X1Y68          FDRE                                         r  mac_ready_internal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.955    clk_IBUF_BUFG
    SLICE_X1Y68          FDRE                                         r  mac_ready_internal_reg/C
                         clock pessimism             -0.503     1.451    
    SLICE_X1Y68          FDRE (Hold_fdre_C_D)         0.070     1.521    mac_ready_internal_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.267 }
Period(ns):         6.534
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         6.534       4.379      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y66    begin_ops_internal_delayed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y67    begin_ops_internal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y66    end_ops_internal_delayed_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y67    end_ops_internal_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y62    in0_internal_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y61    in0_internal_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y61    in0_internal_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X1Y61    in0_internal_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         6.534       5.534      SLICE_X0Y61    in0_internal_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y66    begin_ops_internal_delayed_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y66    begin_ops_internal_delayed_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y67    begin_ops_internal_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y67    begin_ops_internal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y66    end_ops_internal_delayed_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y66    end_ops_internal_delayed_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y67    end_ops_internal_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y67    end_ops_internal_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y61    in0_internal_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y61    in0_internal_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y62    in0_internal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y61    in0_internal_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y61    in0_internal_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X1Y61    in0_internal_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y61    in0_internal_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y61    in0_internal_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y61    in0_internal_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y61    in0_internal_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y62    in1_internal_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.267       2.767      SLICE_X0Y61    in1_internal_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.419ns (26.513%)  route 1.161ns (73.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 10.947 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.161     6.355    rst_internal
    SLICE_X0Y65          FDCE                                         f  prod_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.596    10.947    clk_IBUF_BUFG
    SLICE_X0Y65          FDCE                                         r  prod_val_reg[7]/C
                         clock pessimism              0.339    11.286    
                         clock uncertainty           -0.035    11.250    
    SLICE_X0Y65          FDCE (Recov_fdce_C_CLR)     -0.580    10.670    prod_val_reg[7]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -6.355    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.419ns (26.586%)  route 1.157ns (73.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 10.947 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.157     6.351    rst_internal
    SLICE_X1Y65          FDCE                                         f  prod_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.596    10.947    clk_IBUF_BUFG
    SLICE_X1Y65          FDCE                                         r  prod_val_reg[3]/C
                         clock pessimism              0.339    11.286    
                         clock uncertainty           -0.035    11.250    
    SLICE_X1Y65          FDCE (Recov_fdce_C_CLR)     -0.580    10.670    prod_val_reg[3]
  -------------------------------------------------------------------
                         required time                         10.670    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.419ns (29.300%)  route 1.011ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 10.946 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.011     6.205    rst_internal
    SLICE_X0Y66          FDCE                                         f  sum_val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.595    10.946    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[0]/C
                         clock pessimism              0.341    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.580    10.671    sum_val_reg[0]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.419ns (29.300%)  route 1.011ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 10.946 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.011     6.205    rst_internal
    SLICE_X0Y66          FDCE                                         f  sum_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.595    10.946    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[1]/C
                         clock pessimism              0.341    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.580    10.671    sum_val_reg[1]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.419ns (29.300%)  route 1.011ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 10.946 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.011     6.205    rst_internal
    SLICE_X0Y66          FDCE                                         f  sum_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.595    10.946    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[2]/C
                         clock pessimism              0.341    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.580    10.671    sum_val_reg[2]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.419ns (29.300%)  route 1.011ns (70.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.412ns = ( 10.946 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          1.011     6.205    rst_internal
    SLICE_X0Y66          FDCE                                         f  sum_val_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.595    10.946    clk_IBUF_BUFG
    SLICE_X0Y66          FDCE                                         r  sum_val_reg[3]/C
                         clock pessimism              0.341    11.287    
                         clock uncertainty           -0.035    11.251    
    SLICE_X0Y66          FDCE (Recov_fdce_C_CLR)     -0.580    10.671    sum_val_reg[3]
  -------------------------------------------------------------------
                         required time                         10.671    
                         arrival time                          -6.205    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.003%)  route 0.684ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 10.943 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.684     5.877    rst_internal
    SLICE_X0Y68          FDCE                                         f  out_internal_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.592    10.943    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[0]/C
                         clock pessimism              0.339    11.282    
                         clock uncertainty           -0.035    11.246    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.580    10.666    out_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.003%)  route 0.684ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 10.943 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.684     5.877    rst_internal
    SLICE_X0Y68          FDCE                                         f  out_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.592    10.943    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[1]/C
                         clock pessimism              0.339    11.282    
                         clock uncertainty           -0.035    11.246    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.580    10.666    out_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.003%)  route 0.684ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 10.943 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.684     5.877    rst_internal
    SLICE_X0Y68          FDCE                                         f  out_internal_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.592    10.943    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[2]/C
                         clock pessimism              0.339    11.282    
                         clock uncertainty           -0.035    11.246    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.580    10.666    out_internal_reg[2]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            out_internal_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.534ns  (clk rise@6.534ns - clk rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.419ns (38.003%)  route 0.684ns (61.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 10.943 - 6.534 ) 
    Source Clock Delay      (SCD):    4.775ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.016     2.963    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.059 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.715     4.775    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.419     5.194 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.684     5.877    rst_internal
    SLICE_X0Y68          FDCE                                         f  out_internal_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.534     6.534 r  
    N15                                               0.000     6.534 r  clk (IN)
                         net (fo=0)                   0.000     6.534    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.814     7.348 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.911     9.259    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.592    10.943    clk_IBUF_BUFG
    SLICE_X0Y68          FDCE                                         r  out_internal_reg[3]/C
                         clock pessimism              0.339    11.282    
                         clock uncertainty           -0.035    11.246    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.580    10.666    out_internal_reg[3]
  -------------------------------------------------------------------
                         required time                         10.666    
                         arrival time                          -5.877    
  -------------------------------------------------------------------
                         slack                                  4.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.165%)  route 0.149ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.149     1.717    rst_internal
    SLICE_X0Y67          FDCE                                         f  sum_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[4]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X0Y67          FDCE (Remov_fdce_C_CLR)     -0.146     1.306    sum_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.165%)  route 0.149ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.149     1.717    rst_internal
    SLICE_X0Y67          FDCE                                         f  sum_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[5]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X0Y67          FDCE (Remov_fdce_C_CLR)     -0.146     1.306    sum_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.165%)  route 0.149ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.149     1.717    rst_internal
    SLICE_X0Y67          FDCE                                         f  sum_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[6]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X0Y67          FDCE (Remov_fdce_C_CLR)     -0.146     1.306    sum_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            sum_val_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.128ns (46.165%)  route 0.149ns (53.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.149     1.717    rst_internal
    SLICE_X0Y67          FDCE                                         f  sum_val_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.867     1.956    clk_IBUF_BUFG
    SLICE_X0Y67          FDCE                                         r  sum_val_reg[7]/C
                         clock pessimism             -0.503     1.452    
    SLICE_X0Y67          FDCE (Remov_fdce_C_CLR)     -0.146     1.306    sum_val_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.590%)  route 0.213ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.213     1.780    rst_internal
    SLICE_X0Y64          FDCE                                         f  prod_val_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[4]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.590%)  route 0.213ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.213     1.780    rst_internal
    SLICE_X0Y64          FDCE                                         f  prod_val_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[5]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.471ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.128ns (37.590%)  route 0.213ns (62.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.213     1.780    rst_internal
    SLICE_X0Y64          FDCE                                         f  prod_val_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X0Y64          FDCE                                         r  prod_val_reg[6]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X0Y64          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.262     1.830    rst_internal
    SLICE_X1Y63          FDCE                                         f  prod_val_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[0]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.262     1.830    rst_internal
    SLICE_X1Y63          FDCE                                         f  prod_val_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[1]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 rst_internal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Destination:            prod_val_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@3.267ns period=6.534ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.801%)  route 0.262ns (67.199%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.177     0.177 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.843 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.597     1.439    clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  rst_internal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.128     1.567 f  rst_internal_reg/Q
                         net (fo=24, routed)          0.262     1.830    rst_internal
    SLICE_X1Y63          FDCE                                         f  prod_val_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N15                  IBUF (Prop_ibuf_I_O)         0.365     0.365 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.060    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.089 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.870     1.959    clk_IBUF_BUFG
    SLICE_X1Y63          FDCE                                         r  prod_val_reg[2]/C
                         clock pessimism             -0.503     1.455    
    SLICE_X1Y63          FDCE (Remov_fdce_C_CLR)     -0.146     1.309    prod_val_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.520    





