vendor_name = ModelSim
source_file = 1, D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/halfadder.vhd
source_file = 1, D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/fulladder.vhd
source_file = 1, d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Programas/intelFPGA_lite/Projects_MAX10/Tarea_4/db/ALU_3b.cbx.xml
design_name = hard_block
design_name = fulladder
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, fulladder, 1
instance = comp, \Sum~output\, Sum~output, fulladder, 1
instance = comp, \Cout~output\, Cout~output, fulladder, 1
instance = comp, \Afa~input\, Afa~input, fulladder, 1
instance = comp, \Cin~input\, Cin~input, fulladder, 1
instance = comp, \Bfa~input\, Bfa~input, fulladder, 1
instance = comp, \M2|s1~0\, M2|s1~0, fulladder, 1
instance = comp, \Cout~0\, Cout~0, fulladder, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, fulladder, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, fulladder, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, fulladder, 1
