"use strict";(globalThis.webpackChunksemiconductor_docs=globalThis.webpackChunksemiconductor_docs||[]).push([[9179],{1777(e,n,t){t.r(n),t.d(n,{assets:()=>l,contentTitle:()=>o,default:()=>d,frontMatter:()=>r,metadata:()=>s,toc:()=>c});var i=t(8168),a=(t(6540),t(5680));t(2073);const r={title:"M6-1000 - \xa9 SEMI 1981, 20006...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M6-1000 - \xa9 SEMI 1981, 20006...",sidebar_position:990,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-099.pdf",chapter:99,page_count:50}},o=void 0,s={unversionedId:"standards/semi/semi-chapter-099",id:"standards/semi/semi-chapter-099",title:"M6-1000 - \xa9 SEMI 1981, 20006...",description:"SEMI\u6807\u51c6\u6587\u6863",source:"@site/docs/standards/semi/semi-chapter-099.md",sourceDirName:"standards/semi",slug:"/standards/semi/semi-chapter-099",permalink:"/semiconductor-docs/docs/standards/semi/semi-chapter-099",draft:!1,editUrl:"https://github.com/your-org/semiconductor-docs/tree/main/docs/standards/semi/semi-chapter-099.md",tags:[{label:"SEMI",permalink:"/semiconductor-docs/docs/tags/semi"},{label:"Standard",permalink:"/semiconductor-docs/docs/tags/standard"}],version:"current",sidebarPosition:990,frontMatter:{title:"M6-1000 - \xa9 SEMI 1981, 20006...",description:"SEMI\u6807\u51c6\u6587\u6863",sidebar_label:"M6-1000 - \xa9 SEMI 1981, 20006...",sidebar_position:990,tags:["SEMI","Standard"],custom_props:{source_type:"pdf",source_file:"semi-chapter-099.pdf",chapter:99,page_count:50}}},l={},c=[],p={toc:c};function d({components:e,...n}){return(0,a.yg)("wrapper",(0,i.A)({},p,n,{components:e,mdxType:"MDXLayout"}),(0,a.yg)("p",null,'PdfDownloadCard\npdfLink="/pdfs/semi/099.pdf"\npdfSize="0.84MB"\ntitle="M6-1000 - \xa9 SEMI 1981, 20006..."\ndescription="SEMI\u6807\u51c6\u6587\u6863\uff0c\u517150\u9875"\n/'),(0,a.yg)("h1",{id:"\u6587\u6863\u6807\u9898"},"\u6587\u6863\u6807\u9898"),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20006\nA\nB\nC\nD\nFigure 1\nRectangular Mainly Square Photovoltaic Solar Cell Silicon Wafer Dimensions\nTable 2  Rectangular Mainly Square Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as in Figure 1)\nNominal Size (mm)Dimensions (mm)\nABCD\nMax.Min.Max.Min.Max.Min.Max.Min.\n1001019910199142. 8140.02.00.5\n125126124126124187. 2175.42.00.5\n150151149151149213. 5210.72.00.5\n200201199201199284. 3281.42.00.5"),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20007\nA\nA\nB\nC\nCDD\nD\nD\nFigure 2\nPseudo-Square Monocrystalline Photovoltaic Solar Cell Silicon Wafer Dimensions\nTable 3  Pseudo-Square Monocrystalline Photovoltaic Solar Cell Silicon Wafer Dimensions (letters as in\nFigure 2)\nNominal size (mm)Dimensions (mm)\nABCD\nMin.Max.Min.Max.Min.Max.Min.Max.\n1009910112412671. 977.910.614.6\n12512412614915179. 586.223.228.9\n15014915117417686. 493.727.632.3"),(0,a.yg)("p",null,"SEMI M6-1000 \xa9 SEMI 1981, 20008\nAPPENDIX 1\nNOTE: The material in this appendix is an official part of SEMI M6 and was approved by full letter ballot procedures on July 28,\n2000 by the European Regional Standards Committee.\nA1-1  Crystal  Orientation  of  Monocr ystalline  silicon\nwafers\nA1-1.1   A  typical  crystal  orientation  fo r   monocrystal-\nline silicon wafers is <100>.in the plane of the wafer.\nA1-2  Wafer resistivity\nA1-2.1 Typical  wafer  resistivity  is  betw een  0.5  \u2126-cm\nand 2 \u2126-cm.\nA1-3  Oxygen and Carbon Contents\nA1-3.1  Typical values.\nA-1.3.1.1   Interstitial  oxygen  <  l  \xd7  10\nl8\nat /cm\n3\nfor  CZ\nmaterial  and  less  than  8  \xd7  10\n17\nat/cm\n3\nfor  multicrystal-\nline wafers.\nA-1.3.1.2   Substitutional  carbon  <  5  \xd7  10\nl7\nat/cm\n3\nfor\nCZ and 1 \xd7 10\nl8\nat/cm\n3\nfor multicrystalline material.\nA1-4  Lifetime and Minority Carrier  Diffusion Length\nA1-4.1   Typical  minority  carrier  lifetim e  values  for\nwafers  used  in  the  solar  cell  manufacturing  process  lie\nin a range between 1 \u03bcs and 20 \u03bcs.\nNOTICE:      SEMI      makes      no      warranties      or\nrepresentations as to the suitability of the guidelines set\nforth    herein    for    any    particular    application.    The\ndetermination  of  the  suitability  of  these  guidelines  is\nsolely the responsibility of the user. Users are cautioned\nto  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct   data   sheets,   and   other   relevant   literature\nrespecting   any   materials   mentioned   herein.   These\nguidelines are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 1\nSEMI M8-0703\nSPECIFICATION FOR POLISHED MONOCRYSTALLINE SILICON TEST\nWAFERS\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  North  American  Silicon  Wafer  Committee.  Current  edition  approved  by  the  North\nAmerican Regional Standards Committee on April 11, 2003.  Initially available at ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," June 2003;\nto be published July 2003. Originally published in 1984; previously published March 2001.\nNOTICE:  This  document  was  completely  rewritten  in"),(0,a.yg)("h1",{id:"2003"},"2003"),(0,a.yg)("ol",{start:2003},(0,a.yg)("li",{parentName:"ol"},"1  Purpose"),(0,a.yg)("li",{parentName:"ol"},"1    This  specification  covers  requirements  for  virgin\nsilicon  test  wafers  to  be  used  for  mechanical  testing,\nand   routine   process   monitoring   in   semiconductor\nmanufacturing.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1          This     specification     covers     dimensional     and\ncrystallographic  properties  of  monocrystalline  virgin\nsilicon  test  wafers  together  with  selected  electrical  and\nsurface defect characteristic."),(0,a.yg)("li",{parentName:"ol"},"2    This  specification  covers  virgin  test  wafers  in  all\nstandard  wafer  diameters  from  2  inch  to  300  mm.    It\nclassifies  test  wafers  according  to  the  items  specified.\nIt provides three classes of smaller diameter test wafers\n(through  125  mm),  and  two  classes  of  larger  diameter\ntest wafers (from 150 mm)."),(0,a.yg)("li",{parentName:"ol"},"3      This   specification   does   not   cover   test   wafers\nintended  for  applications  placing  higher  demands  on\nsilicon  wafers,  such  as  particle  counting,  measuring\nresolution in a photolithography process, or monitoring\nmetallic  contamination;  for  wafers  to  be  used  in  these\napplications, the user should reference SEMI M24."),(0,a.yg)("li",{parentName:"ol"},"4  For referee purposes, U.S. customary units shall be\nused  for  wafers  of  2-  and  3-inch  nominal  diameter  and\nSI   (System   International),   commonly   called   metric\nunits, for 100 mm and larger diameter wafers.\nNOTICE: This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory or other limitations prior\nto use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI      M1      \xf3      Specifications      for      Polished\nMonocrystalline Silicon Wafers\nSEMI  M18  \xf3  Format  for  Silicon  Wafer  Specification\nForm for Order Entry\nSEMI      M24      \xf3      Specification      for      Polished\nMonocrystalline Silicon Premium Wafers"),(0,a.yg)("li",{parentName:"ol"},"2  ASTM Standards\n1")),(0,a.yg)("p",null,"F1241 \xf3 Standard Terminology of Silicon Technology\n3. 3  Other Standards\nA   comprehensive   list   of   applicable   standard   test\nmethods from a variety of sources is given in Table 1 of\nSEMI M18.\nNOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1      Definitions   of   terms   related   to   silicon   wafer\ntechnology are given in ASTM Terminology F1241.\n4. 2    Definitions  for  some  additional  relevant  terms  are\ngiven in SEMI M1.\n4. 3    The  following  definitions  apply  in  the  context  of\nthis specification:\n4. 4  Definitions\n4. 4.1  mechanical  test  wafer  \xf3  silicon  wafer  suitable\nfor  testing  equipment  with  emphasis  on  dimensional\nand structural characteristics only.\n4. 4.2  process  test  wafer  \xf3  silicon  wafer  suitable  for\nprocess    monitoring    as    well    as    some    processing\napplications   in   semiconductor   manufacturing.   Also\ncalled monitor wafer.\n4. 4.3  virgin  test  wafer  \xf3  test  wafer  that  has  not  been\nused previously in semiconductor manufacturing."),(0,a.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohocken, Pennsylvania 19428-2959, USA.\nTelephone: 610.832.9585, Fax: 610.832.9555 Website:\n",(0,a.yg)("a",{parentName:"p",href:"http://www.astm.org"},"www.astm.org")),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 2\n5  Ordering Information\n5. 1  Small Diameter Wafers\n5. 1.1  Items that may be specified when ordering silicon\nwafers  are  listed  in  SEMI  M18.  Not  all  of  these  items\nare  required  for  ordering  small  diameter  (2  in.,  3  in.,\n100  mm,  and  125  mm)  test  wafers.    The  following\nitems  are  included  in  the  three  specification  groups\nshown in Table 1; numbers in square brackets following\nthe item are the item numbers in SEMI M18:\n5. 1.1.1  Group  1,  General  and  Geometrical  \xf3  Growth\nmethod  ","[1.1]",",  diameter  ","[6.1]",",  surface  orientation  ","[6.9]",",\nthickness ","[6.7]",", orientation fiducials (flats and notches)\n","[6.2\xf16.5]",", and edge profile ","[6.6]",".\n5. 1.1.2  Group  2,  Surface  Characteristics  \xf3  Surface\ndefects as listed in Tables 3 and 4 ","[7.1\xf17.2, 8.1\xf18.16]",".\n5. 1.1.3  Group    3,    Basic    Intrinsic    Properties    \xf3\nConductivity  type  ","[1.3]",",  dopant  ","[1.4]",",  and  resistivity\n","[2.1]",".\nTable 1  Classifications for Small Diameter Wafers\nClassification Applicable Specification Groups\nA 1, 2, 3\nB                                              1,                                              2\nC                                                1\n5. 1.2    Not  all  of  the  above  items  must  be  specified\nexplicitly;  the  specifications  for  many  of  the  items  are\ndetermined  by  the  combination  of  wafer  classification\nand nominal diameter.  In all cases, the following must\nbe  specified  on  the  purchase  order  for  all  classes  of\nsmall diameter test wafers:\n5. 1.2.1  Wafer Classification (A, B or C),\n5. 1.2.2  Nominal diameter and surface orientation,\n5. 1.2.3  Growth method (see Section 7.1),\n5. 1.2.4  Lot acceptance procedures (see Section 9.1),\n5. 1.2.5  Certification (if required) (see Section 12),\n5. 1.2.6  Packing and Marking (see Section 13),\n5. 1.2.7  Any options listed in the table, and\n5. 1.2.8    Appropriate  test  methods  when  more  than  one\nis listed for the parameter in Table 1 of SEMI M18.\n5. 1.3    For  Class  A  and  B  test  wafers,  that  require\ncontrolled surface characteristics, certain surface defect\nlimits (see Section 11), must be specified in addition to\nthe  items  listed  in  Section  5.1.2,  see  Table  3,  Sections\n8. 1\xf18.16.\n5. 1.4      For   Class   A   wafers,   the   following   must   be\nspecified in addition to the items listed in Sections 5.1.2\nand 5.1.3 (see Section 8.1):\n5. 1.4.1  Conductivity type\n5. 1.4.2  Resistivity\n5. 2  Large Diameter Wafers\n5. 2.1  Items that may be specified when ordering silicon\nwafers are listed in SEMI M18.  Not all of these items\nare required for ordering large  diameter  (150,  200,  and\n300 mm) test wafers.  The following items are included\nin  the  two  specification  groups  shown  in  Table  2;\nnumbers  in  square  brackets  following  the  item  are  the\nitem numbers in SEMI M18.\nTable 2  Wafer Classifications for Large Diameter\nWafers\nClassifications Applicable Specification Groups\nMechanical                                        1\nProcess                                         1,                                         2"),(0,a.yg)("ol",{start:5},(0,a.yg)("li",{parentName:"ol"},"2.1.1  Group  1,  General  and  Geometrical  \u2015 Growth\nmethod  ","[1.1]",",  diameter  ","[6.1]",",  surface  orientation  ","[6.9]",",\nthickness ","[6.7]",", orientation fiducials (flats and notches)\n","[6.2\xf16.5]",", and edge profile ","[6.6]","."),(0,a.yg)("li",{parentName:"ol"},"2.1.2  Group  2,  Surface  and  Intrinsic  Properties  \u2015\nSurface defects as listed in Table 3 ","[7.1\xf17.2, 8.1\xf18.16]",",\nconductivity  type  ","[1.3]",",  dopant  ","[1.4]",",  and  resistivity\n","[2.1]","."),(0,a.yg)("li",{parentName:"ol"},"2.2      Not   all   the   specifications   must   be   specified\nexplicitly;  the  specifications  for  many  of  the  items  are\ndetermined    by    wafer    classification    and    nominal\ndiameter.    In  all  cases  the  following  must  be  specified\non  the  purchase  order  for  all  classes  of  large  diameter\ntest wafers:"),(0,a.yg)("li",{parentName:"ol"},"2.2.1  Wafer Classification (Mechanical or Process),"),(0,a.yg)("li",{parentName:"ol"},"2.2.2  Nominal diameter and surface orientation,"),(0,a.yg)("li",{parentName:"ol"},"2.2.3  Growth method (see Section 7.1),"),(0,a.yg)("li",{parentName:"ol"},"2.2.4  Lot acceptance procedures (see Section 9.1),"),(0,a.yg)("li",{parentName:"ol"},"2.2.5  Certification (if required) (see Section 12),"),(0,a.yg)("li",{parentName:"ol"},"2.2.6  Packing and Marking (see Section 13),"),(0,a.yg)("li",{parentName:"ol"},"2.2.7  Any options listed in the table, and"),(0,a.yg)("li",{parentName:"ol"},"2.2.8    Appropriate  test  methods  when  more  than  one\nis listed for the parameter in Table 1 of SEMI M18.\n6  Dimensions and Permissible Variations"),(0,a.yg)("li",{parentName:"ol"},"1    The  material  shall  conform  to  the  parameters  as\nspecified in Table 3, 4, or 5.")),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 3\n6. 2    If  test  wafers  are  specified  to  be  edge  contoured,\nthe profile shall conform to the requirements in Section\n5. 2  of  SEMI  M1  and  to  the  dimension  C\ny\nin  the\nassociated polished silicon wafer standard applicable to\nthe   same   nominal   diameter   and   thickness.   If   edge\nprofiling   is   not   specified   explicitly,   there   is   no\nspecification  for  the  geometrical  dimensions  of  any\nprofiles that may exist on the wafers.\n6. 3    The  material  shall  conform  to  the  crystallographic\norientation details as listed in the tables.\n7  Materials and Manufacture\n7. 1    The  material  shall  consist  of  wafers  from  crystals\ngrown by the process specified in the purchase order or\ncontract.\n8  Electrical Requirements\n8. 1    Class  A  test  wafers  and  process  test  wafers  (only)\nshall  conform  to  the  details  specified  in  the  purchase\norder or contract, as follows:\n8. 1.1  Conductivity type\n8. 1.2  Resistivity\n9  Sampling\n9. 1  Unless  otherwise  specified,  ASTM  Practice  E  122\nshall  be  used.  When  so  specified,  appropriate  sample\nsizes shall be selected from each lot in accordance with\nANSI/ASQC  Z1.4.  Each  quality  characteristic  shall  be\nassigned an acceptable quality level (AQL) and lot total\npercent  defective  (LTPD)  value  in  accordance  with\nANSI/ASQC  Z1.4  definitions  for  critical,  major,  and\nminor  classifications.  If  desired  and  so  specified  in  the\ncontract  or  order,  each  of  these  classifications  may\nalternatively  be  assigned  cumulative  AQL  and  LTPD\nvalues.  Inspection  levels  shall  be  agreed  upon  between\nthe supplier and the purchaser.\n10  Test Methods\nNOTE   1:   Silicon   wafers   are   extremely   fragile.   While   the\nmechanical dimensions of a wafer can be measured by use of\ntools  such  as  micrometer  calipers  and  other  conventional\ntechniques, the wafer may be damaged physically in ways that\nare  not  immediately  evident.  Special  care  must  therefore  be\nused in the selection and execution of measurement methods.\nNOTE     2:     The     crystal     growth     method     (for     example,\nCzochralski  or  Float  Zone)  and  dopant  (for  example,  boron,\nphosphorous  or  antimony)  used  are  difficult  to  ascertain  in\nfinished  wafers.  Verification  test  procedures  for  certification\nof  these  characteristics  shall  be  agreed  upon  between  the\nsupplier and the purchaser.\n10. 1    Use  test  methods  for  the  specified  quantities  as\nlisted in Table 1 of SEMI M18.\n11  Surface Defect Criteria\n11. 1  Minimal   Conditions   or   Dimensions   \xf3   The\nminimal  conditions  or  dimensions  for  defects  stated\nbelow shall be used for determining wafer acceptability.\nAnomalies   smaller   than   these   limits   shall   not   be\nconsidered defects.\n11. 2  area  contamination  \xf3  any  foreign  matter  on  the\nsurface  in  localized  areas  which  is  revealed  under  the\ninspection lighting conditions as discolored, mottled, or\ncloudy   appearance   resulting   from   smudges,   stains,\nwater spots, etc.\n11. 3  crack    \xf3    any    anomaly    conforming    to    the\ndefinition  and  greater  than  0.25  mm  (0.010  inch)  in\ntotal length.\n11. 4  crow's  foot  \xf3  any  anomaly  conforming  to  the\ndefinition  and  greater  than  0.25  mm  (0.010  inch)  in\ntotal length.\n11. 5  dimple  \xf3  any  smooth  surface  depression  greater\nthan 3 mm in diameter.\n11. 6  edge   chip   and   indent   \xf3   any   edge   anomaly\nincluding  saw  exit  marks  conforming  to  the  definition\nand  greater  than  0.25  mm  (0.010  inch)  in  radial  depth\nand peripheral length.\n11. 7  hand scribe mark \xf3 any mark such as that caused\nby   a   diamond   scribe   that   is   visible   under   diffuse\nillumination.\n11. 8  haze  \xf3  haze  is  indicated  when  the  image  of  a\nnarrow  beam  tungsten  lamp  filament  is  detectable  on\nthe  polished  wafer  surface.  (Under  some  conditions\ncontamination may appear as haze.)\n11. 9  orange peel \xf3 any roughened surface conforming\nto   the   definition   that   is   observable   under   diffuse\nillumination.\n11. 10  particulate  contamination  \xf3  distinct  particles\nresting   on   the   surface,   which   is   revealed   under,\ncollimated light as bright points.\n11. 11  pit   \xf3   any   individually   distinguishable   non-\nremovable    surface    anomaly    conforming    to    the\ndefinition and visible when viewed under high intensity\nillumination.\n11. 12  saw    marks    \xf3    any    surface    irregularities\nconforming  to  the  definition  that  is  observable  under\ndiffuse illumination.\n11. 13  scratch   \xf3   any   anomaly   conforming   to   the\ndefinition  and  having  a  length-to-width  ratio  greater\nthan 5:1.\n11. 14  slip  \xf3  any  pattern  of  short  ridges  aligned  along\n<110> directions and visible under diffuse illumination."),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 4\n11. 15  striations  \xf3  any  helical  features  conforming  to\nthe definition and visible under diffuse illumination.\n12  Certification\n12. 1    Upon  request  of  the  purchaser  in  the  contract  or\norder,  a  manufacturer\xeds  or  supplier\xeds  certification  that\nthe material was manufactured and tested in accordance\nwith this specification, together with a report of the test\nresults, shall be furnished at the time of shipment.\n12. 2    In  the  interest  of  controlling  inspection  costs,  the\nsupplier  and  the  purchaser  may  agree  that  the  material\nshall   be   certified   as   \xeccapable   of   meeting\xee   certain\nrequirements.  In  this  context,  \xeccapable  of  meeting\xee\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  9.  However,  if  the\npurchaser  performs  the  test  and  the  material  fails  to\nmeet  the  requirement,  the  material  may  be  subject  to\nrejection.\n13  Packing and Marking\n13. 1    Special  packing  requirements  shall  be  subject  to\nagreement  between  the  supplier   and   the   purchaser.\nOtherwise,  all  wafers  shall  be  handled,  inspected,  and\npacked   in   such   a   manner   as   to   avoid   chipping,\nscratches,  and  contamination,  and  in  accordance  with\nthe best industry practices, to provide ample protection\nagainst damage during shipment.\n13. 2  The wafers supplied under this specification shall\nbe  identified  by  appropriately  labeling  the  outside  of\neach   box   or   other   container   and   each   subdivision\nthereof in which it may reasonably be expected that the\nwafers   will   be   stored   prior   to   further   processing.\nTable 3  Specifications for Small Diameter Silicon Test Wafers\nItem                                                                                          Specification"),(0,a.yg)("p",null,"CLASSIFICATION"),(0,a.yg)("p",null,"A                                                    B                                                    C"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nGeneral Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Growth Method User specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Crystal Orientation User specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2.1 Crystal Orientation User specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Conductivity Type User specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                   Dopant                                   User                                   specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5 Nominal Edge Exclusion Distance for\nFQA\nNot specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nElectrical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                 Resistivity                                 User                                 specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2             Radial             Resistivity             Variation (RRG) Optional")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                         Resistivity                         Striations                         Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Minority Carrier Lifetime Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nChemical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Oxygen Concentration Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Radial Oxygen Variation Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Carbon Concentration Unspecified"))),(0,a.yg)("ol",{start:4},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nStructural Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Dislocation Etch Pit Density                          None                                                      Optional                          Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                      Slip                                      None                                                                            Optional                                      Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                   Lineage                                   None                                                                      Optional                                   Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                    Twins                                    None                                                                        Optional                                    Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                     Swirl                                     None                                                                          Optional                                     Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6 Shallow Pits None  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7 OISF  Optional  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8                           Oxide                           Precipitates                           Unspecified"))),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 5\nItem                                                                                          Specification"),(0,a.yg)("p",null,"CLASSIFICATION"),(0,a.yg)("p",null,"A                                                    B                                                    C\n5. 0\nWafer Preparation Characteristics"),(0,a.yg)("ol",{start:5},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Wafer ID Marking Optional  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Front Surface Thin Films Optional  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Denuded Zone Optional  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                          Extrinsic                          Gettering                          Optional  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                  Backseal                                  Optional                                                                    Optional                                  Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                 Annealing                                 Optional                                                                  Optional                                 Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nMechanical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                  Diameter")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"00 inch \xb1 0.015 in. 0.020 in. 0.030 in.")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"00 inch \xb1 0.020 in. 0.025 in. 0.050 in.\n100 mm \xb1 0.20 mm 0.50 mm 1.00 mm\n125 mm \xb1 0.20 mm 0.50 mm 1.00 mm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Primary Flat Dimension")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"00 inch (flat length) 0.500\xf10.750 in. 0.500\xf10.750 in. 0.500\xf10.750 in.")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"00 inch (flat length)  0.750\xf11.00 in. 0.750\xf11.00 in. 0.750\xf11.00 in.\n100 mm (flat length)  30\xf135 mm 28\xf137 mm 28\xf137 mm\n125 mm (flat length)   40\xf145 mm 38\xf147 mm 38\xf147 mm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Primary Flat Orientation  {110} \xb1 2\u221e")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Secondary Flat Length   Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5 Secondary Flat Location  Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6 Edge Profile 5.2 of SEMI M1 Optional")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                                 Thickness\n2 inch 0.0095\xf10.0125 in. 0.0090\xf10.013 in. 0.0080\xf10.0130 in.\n3 inch 0.0135\xf10.0165 in. 0.013\xf10.017 in. 0.012\xf10.018 in.\n100 mm (SEMI M1.5) 505\xf1545 \u03bcm 500\xf1550 \u03bcm 475\xf1575 \u03bcm\n100 mm (SEMI M1.6) 605\xf1645 \u03bcm 600\xf1650 \u03bcm 575\xf1675 \u03bcm\n125 mm 605\xf1645 \u03bcm 600\xf1650 \u03bcm 575\xf1675 \u03bcm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8 Thickness Variation (TTV)  Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"9 Surface Orientation  User specified  Optional Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"10                                     Bow                                                                          Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"11                                    Warp                                                                        Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"12                                     Sori                                                                          Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"13                            Flatness/Global                                                           Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"14                              Flatness/Site                                                            Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nFront Surface Chemistry")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Surface Metal Contamination\nSodium                                        Optional                                                                            Unspecified                                      Unspecified\nAluminum                                     Optional                                                                      Unspecified                                   Unspecified\nPotassium                                      Optional                                                                        Unspecified                                    Unspecified\nChromium                                     Optional                                                                      Unspecified                                   Unspecified\nIron                                           Optional                                                                                  Unspecified                                         Unspecified\nNickel                                         Optional                                                                              Unspecified                                       Unspecified\nCopper                                        Optional                                                                            Unspecified                                      Unspecified"))),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 6\nItem                                                                                          Specification"),(0,a.yg)("p",null,"CLASSIFICATION"),(0,a.yg)("p",null,"A                                                    B                                                    C\nZinc                                          Optional                                                                                Unspecified                                        Unspecified\n7. 2 Surface Organics Optional  Unspecified Unspecified"),(0,a.yg)("ol",{start:8},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nFront Surface Visual Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Scratches  (# of) Unspecified\n(cumulative length)    R/5 R/2 Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                      Pits                                      None                                      Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                     Haze                                     None                                     Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                    Localized                    Light Scatterers"))),(0,a.yg)("p",null,"(Density per square meter with 4 mm edge exclusion)\n2 inch\n\u22641900 \u22645000\nUnspecified\n3 inch\n\u22641900 \u22645000\nUnspecified\n100 mm\n\u22641900 \u22645000\nUnspecified\n125 mm\n\u22641900 \u22645000\nUnspecified\n8. 5                          Contamination/area                          None                          Unspecified\n8. 6                                Edge                                Chips                                None                                Unspecified\n8. 7                               Edge                               Cracks                               None                               Unspecified\n8. 8 Cracks, Crow's feet None Unspecified\n8. 9                                    Craters                                    None                                    Unspecified\n8. 10                                  Dimples                                  None                                  Unspecified\n8. 11                                  Grooves                                  None                                  Unspecified\n8. 12                                  Mounds                                  None                                  Unspecified\n8. 13                               Orange                               Peel                               None                               Unspecified\n8. 14                               Saw                               Marks                               None                               Unspecified\n8. 15 Dopant Striation Rings None Unspecified\n8. 16                                   Stains                                   None                                   Unspecified"),(0,a.yg)("ol",{start:9},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nBack Surface Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                Edge                                Chips                                None                                Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Cracks, Crow's feet None Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                         Contamination/Area                         None                         Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                Saw                                Marks                                None                                Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                    Stains                                    None                                    Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                 Roughness                                 Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                           Brightness                           (gloss)                           Unspecified\nTBD\n(NOTE 1)\nBack Surface Finish  Unspecified\nNOTE  1:  A  revision  to  SEMI  M18  to  provide  this  item  number  is  being  developed.  When  this  revision  is  completed,  this  specification  will  be\nrevised to include the assigned item number from SEMI M18."))),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 7\nTable 4  Specifications for Large Diameter Silicon Test Wafers"),(0,a.yg)("p",null,"Item                                                                              Specification\nCLASSIFICATION"),(0,a.yg)("p",null,"MECHANICAL                                      PROCESS"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nGeneral Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Growth Method CZ or MCZ CZ or MCZ")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Crystal Orientation Unspecified User specified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Conductivity Type Unspecified  ","[  ]","P or ","[  ]","N")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Dopant Unspecified  ","[  ]","Boron ","[  ]","Phosphorus")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5 Nominal Edge Exclusion\nDistance for FQA\n3 mm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nElectrical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                Resistivity                                Unspecified\n\u22651 \u2126\u2211cm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Radial Resistivity Variation (RRG) Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                        Resistivity                        Striations                        Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Minority Carrier Lifetime Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nChemical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                      Oxygen                      Concentration                      Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                    Radial                    Oxygen                    Variation                    Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                       Carbon                       Concentration                       Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nStructural Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Dislocation Etch Pit Density Unspecified < 500/cm\n2")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                     Slip                                     Unspecified                                     None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                  Lineage                                  Unspecified                                  None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                    Twins                                    Unspecified                                    None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                    Swirl                                    Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                               Shallow                               Pits                               Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                                    OISF                                                                        Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8                          Oxide                          Precipitates                          Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nWafer Preparation Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Wafer ID Marking Optional")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Front Surface Thin Films Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                             Denuded                             Zone                             Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                         Extrinsic                         Gettering                         Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                 Backseal                                 Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                Annealing                                Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nMechanical Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                 Diameter\n150 mm \xb1 SEMI M1.8 or SEMI M1.13\n200 mm \xb1 SEMI M1.9 or SEMI M1.10\n300 mm \xb1 SEMI M1.15")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Primary Flat Dimension\n(or Notch Depth)"))),(0,a.yg)("p",null,"150 mm (flat length) SEMI M1.8 or SEMI M1.13"),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 8"),(0,a.yg)("p",null,"Item                                                                              Specification\nCLASSIFICATION"),(0,a.yg)("p",null,"MECHANICAL                                      PROCESS"),(0,a.yg)("p",null,"200 mm (notch depth) SEMI M1.9\n200 mm (flat diameter) SEMI M1.10\n300 mm (notch depth) SEMI M1.15\n6. 3               Primary               Flat/Notch               Orientation  SEMI M1\n6. 4 Secondary Flat Length SEMI M1.8 or SEMI M1.13 (150 mm) or SEMI M1.10 (200 mm)\nSecondary Flat Length (300 mm) None\n6. 5 Secondary Flat Location SEMI M1\n6. 6 Edge Profile 5.2 of SEMI M1\n6. 7                                Thickness\n150 mm (SEMI M1) SEMI M1.8 or SEMI M 1.13"),(0,a.yg)("p",null,"200 mm (notched or flatted) SEMI M1.9 or SEMI M1.10\n300 mm SEMI M1.15\n6. 8 Thickness Variation (TTV) Unspecified\n6. 9 Surface Orientation\n(for all diameters up to 200 mm)\nUnspecified\nSurface Orientation (for 300 mm) Unspecified\n6. 10                                    Bow                                    Unspecified\n6. 11                                   Warp                                   Unspecified\n6. 12                                    Sori                                    Unspecified\n6. 13                           Flatness/Global                           Unspecified\n6. 14                             Flatness/Site                             Unspecified\n7. 0\nFront Surface Chemistry"),(0,a.yg)("ol",{start:7},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Surface Metal Concentration  Unspecified See Note 1.")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nFront Surface Visual\nCharacteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1A Scratches (macro) \xf1 total length Unspecified None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1B Scratches (micro) \xf1 total length Unspecified\n\u2264 0.10 \u25ca Diameter")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                      Pits                                      Unspecified                                      None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                    Haze                                    Unspecified                                    None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                   Localized                   Light Scatterers"))),(0,a.yg)("p",null,"Unspecified See Note 2.\n150 mm  Unspecified\n\u2264 0.20/cm\n2\n@ \u2265 0.20 \u03bcm\n200                                     mm                                     Unspecified\n\u2264 0.20/cm\n2\n@ \u2265 0.20 \u03bcm\n300                                     mm                                     Unspecified\n\u2264 0.20/cm\n2\n@ \u2265 0.20 \u03bcm\n8. 5                         Contamination/area                         Unspecified                         None\n8. 6                               Edge                               Chips                               Unspecified                               None\n8. 7                              Edge                              Cracks                              Unspecified                              None\n8. 8 Cracks, Crow\xeds feet Unspecified None\n8. 9                                   Craters                                   Unspecified                                   None\n8. 10                                 Dimples                                 Unspecified                                 None\n8. 11                                 Grooves                                 Unspecified                                 None\n8. 12                                 Mounds                                 Unspecified                                 None\n8. 13                              Orange                              Peel                              Unspecified                              None\n8. 14                               Saw                               Marks                               Unspecified                               None"),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 9"),(0,a.yg)("p",null,"Item                                                                              Specification\nCLASSIFICATION"),(0,a.yg)("p",null,"MECHANICAL                                      PROCESS"),(0,a.yg)("ol",{start:9},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nBack Surface Characteristics")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                               Edge                               Chips                               Unspecified                               None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                Roughness                                Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                          Brightness                          (gloss)\n150 mm/200 mm Unspecified\n300                                     mm\n\u2265 80%")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8 Localized Light Scatterers (LLS\xeds) Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"9 Scratches (macro) Unspecified < 0.25 \u25ca Diameter")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"10                         Scratches                         (micro)                         Unspecified"))),(0,a.yg)("ol",{start:10},(0,a.yg)("li",{parentName:"ol"},"0\nOther Characteristics")),(0,a.yg)("p",null,"TBD\n(See Note 3.)"),(0,a.yg)("p",null,"150 mm/200 mm Unspecified\nTBD\n(See Note 3.)"),(0,a.yg)("p",null,"300 mm Unspecified Polished\nNOTE  1:  Test  wafers  are  cleaned  according  to  a  defined  prime  wafer  supplier  process,  with  a  stated  capability  for  surface  metals.  Test  wafer\ncharacteristics  are  defined  to  be  the  \xecunsorted\xee  process  capability  for  these  parameters  and  accordingly,  will  not  be  sorted.  Products  needed\nspecial surface metal requirements should be described by SEMI M24 criteria.\nNOTE  2:  Test  wafers  are  cleaned  according  to  a  defined  prime  wafer  supplier  process,  with  a  stated  capability  for  removable  LLS.  Test  wafer\ncharacteristics  are  defined  to  be  the  \xecunsorted\xee  process  capability  for  these  parameters  and  accordingly,  will  not  be  sorted.  Products  needing\nspecial LLS requirements should be described by SEMI M24 criteria.\nNOTE  3:  A  revision  to  SEMI  M18  to  provide  this  item  number  is  being  developed.  When  this  revision  is  completed,  this  specification  will  be\nrevised to include the assigned item number from SEMI M18."),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 10\nTable 5  Guide for Specifying 200 mm & 300 mm Polished Silicon Process Test Wafers for Advanced\nApplications\nItem Process Test Wafers\n0. 18 \u03bcm or 0.13 \u03bcm Design Rule"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nGENERAL CHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Growth Method CZ or MCZ")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                  Crystal                                  Orientation                                  <100>")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                  Conductivity                                  Type                                  P")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                            Dopant                                            Boron")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5 Nominal Edge Exclusion 3 mm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nELECTRICAL CHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                         Resistivity")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5\xf1 50.0 \u2126\u2211cm")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Radial Resistivity Variation Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                 Resistivity                                 Striations                                 Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Minority Carrier Recombination Lifetime Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nCHEMICAL CHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1.1                              Oxygen                              Concentration                              Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                             Radial                             Oxygen                             Variation                             Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                Carbon                                Concentration                                Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nSTRUCTURAL CHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Dislocation Etch Pit Density Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                              Slip                                              None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3                                           Lineage                                           None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4                                            Twins                                            None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                             Swirl                                             Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                        Shallow                                        pits                                        Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                Oxidation-Induced                Stacking                Faults (OSF)  Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8                                   Oxide                                   Precipitates                                   Unspecified"))),(0,a.yg)("ol",{start:5},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nWAFER PREPARATION\nCHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Wafer ID Marking\n200 mm\n300 mm"))),(0,a.yg)("p",null,"User Specified\nSEMI M1.15\n5. 2 Front Surface Thin Films None\n5. 3 Denuded Zone None\n5. 4                                  Extrinsic                                  Gettering                                  None\n5. 5                                          Backseal                                          None"),(0,a.yg)("ol",{start:6},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nMECHANICAL CHARACTERISTICS")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                          Diameter                                          SEMI                                          M1")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2 Primary Fiducial Location SEMI M1")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Primary Fiducial Dimension SEMI M1")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6 Edge Profile SEMI M1"))),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 11\nItem Process Test Wafers\n0. 18 \u03bcm or 0.13 \u03bcm Design Rule\n6. 7                                         Thickness\nTarget\nTolerance"),(0,a.yg)("p",null,"SEMI M1\n\xb1 25 \u03bcm\n6. 8 Thickness Variation (TTV) Unspecified\n6. 9 Wafer Surface Orientation  {100} \xb1 1 deg\n6. 11                                            Warp                                            SEMI                                            M1\n6. 12                                             Sori                                             Unspecified\n6. 14                                      Flatness/Site                                      Unspecified"),(0,a.yg)("ol",{start:7},(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nFRONT SURFACE CHEMISTRY")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 Surface Metal Concentration: See Note 1.")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nFRONT SURFACE CRITERIA")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 A Scratches (macro) \xf1 total length None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1 B Scratches (micro) \xf1 total length\n\u2264 0.10 \u25ca Diameter")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"2                                              Pits                                              None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"3 Haze None by Bright Light Inspection")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"4 Localized Light Scatterers See Note 2.")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5                                 Contamination/Area                                 None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                        Edge                                        Chips                                        None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7                                       Edge                                       Cracks                                       None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8 Crack, crows feet None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"9                                            Craters                                            None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"10                                          Dimples                                          None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"11                                          Grooves                                          None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"12                                          Mounds                                          None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"13                                       Orange                                       Peel                                       None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"14                                       Saw                                       Marks                                       None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nBACK SURFACE CRITERIA")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"1                                        Edge                                        Chips                                        None")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"6                                         Roughness                                         Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"7 Brightness (Gloss) 200 mm\n300 mm\nUnspecified\nSEMI M1.15")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"8 Scratches (macro) \xf1 total length")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"5 \xd7 diameter")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"9 Scratches (micro) \xf1 total length Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"10                             Localized                             Light                             Scatters                             Unspecified")),(0,a.yg)("li",{parentName:"ol"},(0,a.yg)("p",{parentName:"li"},"0\nOTHER CHARACTERISTICS"))),(0,a.yg)("p",null,"TBD\n(See Note 3).\nEdge Condition Bright Etched or Polished\nNOTE  1:  Test  wafers  are  cleaned  according  to  a  defined  prime  wafer  supplier  process,  with  a  stated  capability  for  removable  LLS.  Test  wafer\ncharacteristics  are  defined  to  be  the  \xecunsorted\xee  process  capability  for  these  parameters  and  accordingly,  will  not  be  sorted.  Products  needing\nspecial LLS requirements should be described by SEMI M24 criteria.\nNOTE  2:  Test  wafers  are  cleaned  according  to  a  defined  prime  wafer  supplier  process,  with  a  stated  capability  for  surface  metals.  Test  wafer\ncharacteristics  are  defined  to  be  the  \xecunsorted\xee  process  capability  for  these  parameters  and  accordingly,  will  not  be  sorted.  Products  needed\nspecial surface metal requirements should be described by SEMI M24 criteria.\nNOTE 3: The A revision to SEMI M18 to provide this designation item number is in process being developed. When the this revision to SEMI\nM18 is completed, this document specification will be revised to include the assigned item number from SEMI M18 designation."),(0,a.yg)("p",null,"SEMI M8-0703 \xa9 SEMI 1984, 2003 12\nNOTICE: SEMI makes no warranties or representations as to the suitability of the standard set forth herein for any\nparticular  application.    The  determination  of  the  suitability  of  the  standard  is  solely  the  responsibility  of  the  user.\nUsers  are  cautioned  to  refer  to  manufacturer\xeds  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein.  These standards are subject to change without notice.\nThe  user\xeds  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copy-righted\nmaterial  or  of  an  invention  covered  by  patent  rights.    By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility."),(0,a.yg)("p",null,"Copyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19991\nSEMI M9-0999\nSPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM\nARSENIDE SLICES\nNOTE: This specification was modified in September 1999 to correct an editorial error present in Figure 4A.\nA Publication Improvement Proposal (PIP) form was submitted in August 1999.\n1  Preface"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1  These specifications cover two  groups of substrate\nrequirements  for  monocrystalline  high-purity  gallium\narsenide  wafers  used  in  semiconductor  and  electronic\ndevice  manufacture.  Dimensional  and  crystallographic\norientation  characteristics  and  limits  on  surface  defects\nare the only standardized properties set forth below."),(0,a.yg)("li",{parentName:"ol"},"2   A  complete  purchase  specifica tion  may  require\nthat  additional  physical,  electrical,  and  bulk  properties\nbe  defined.  These  properties  are  listed,  together  with\ntest  methods  suitable  for  determining  their  magnitude\nwhere such procedures are documented."),(0,a.yg)("li",{parentName:"ol"},"3   These  specifications  are  direct ed  specifically  to\ngallium   arsenide   wafers   with   one   or   both   sides\npolished.  Unpolished  wafers  or  wafers  with  epitaxial\nfilms  are  not  covered;  however,  purchasers  of  such\nwafers may find these specifications helpful in defining\ntheir requirements."),(0,a.yg)("li",{parentName:"ol"},"4   The  material  is  Single  Crystal   Gallium  Arsenide\n(GaAs) having a cubic zinc blende structure and having\nthe  following  properties.  The  following  properties  are\nfor use as guidelines:\nDensity5.316 gm/cm\n3\nMelting Point\n1238\xb0C\nDielectric Constant13.1\nLattice Parameter5.654 \xc5\nEnergy Gap1.42 eV"),(0,a.yg)("li",{parentName:"ol"},"5   For  reference  purposes,  SI  (Sy stem  International,\ncommonly called metric) units shall be used.\n2  Applicable Documents"),(0,a.yg)("li",{parentName:"ol"},"1  ASTM Standards\n1\nE   122 \uf8e7   Practice   for   Choice   of   Sample   Size   to\nEstimate Average Quality of a Lot or Process\nF  26 \uf8e7  Test  Methods  for  Determining  the  Orientation\nof a Semiconductive Single Crystal")),(0,a.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohoken, PA 19428-2959 (All cited standards\nexcept for E 122 may be found in Volume 10.05 of the Annual Book of\nASTM Standards; E 122 may be found in Volume 14.02.)\nF 76 \uf8e7 Test Methods for Measuring Hall Mobility and\nHall   Coefficient   in   Extrinsic   Semiconductor   Single\nCrystals\nF 154 \uf8e7 Practices and Nomenclature for Identification\nof   Structures   and   Contaminants   Seen   on   Specular\nSilicon Surfaces\nF  523 \uf8e7  Practice  for  Unaided  Visual  Inspection  of\nPolished Silicon Slices\nF  533  \uf8e7 Test  Method  for  Thickness  and  Thickness\nVariation of Silicon Slices\nF 534 \uf8e7 Test Method for Bow of Silicon Slices\nF  613 \uf8e7  Test  Method  for  Measuring  Diameter  of\nSilicon Slices and Wafers\nF  657 \uf8e7  Test  Method  for  Measuring  Warp  and  Total\nThickness  Variation  on  Silicon  Slices  and  Wafers  by  a\nNon-Contact Scanning Method\nF  671  \uf8e7 Test  Method  for  Measuring  Fiducial  Flat\nLength and Deviation\nF  928  \uf8e7 Test  Method  for  Edge  Contour  of  Silicon\nWafers\n2. 2  Other Standard\n2\nANSI/ASQC  Z1.4-1993  \uf8e7 Sampling  Procedures  and\nTables for Inspection by Attributes\n3  Definitions\n3. 1   Bow \uf8e7  of  a  semiconductor  sli ce  or  wafer,  a\nmeasure   of   concave   or   convex   deformation   of   the\nmedian  surface  of  a  slice  or  wafer,  independent  of  any\nthickness  variation  which  may  be  present.  Bow  is  a\nbulk property of the test specimen, not a property of an\nexposed  surface.  Generally,  bow  is  determined  with  a\ntest  specimen  in  a  free,  unclamped  condition.  Units  of\nbow are generally micrometers or inches.\n3. 2   Dopant \uf8e7  a  chemical  element,   usually  from  the\nsecond,  fourth,  or  sixth  columns  of  the  periodic  table\nfor  the  case  of  III-V  compounds,  incorporated  in  trace\namounts  in  a  semiconductor  crystal  to  establish  its\nconductivity type and resistivity."),(0,a.yg)("p",null,"2 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202"),(0,a.yg)("p",null,'SEMI M9-0999 \xa9 SEMI 1986, 19992\n3. 3  Lot \uf8e7 for the purpose of this d ocument, (a) all of\nthe     wafers     of     nominally     identical     size     and\ncharacteristics  contained  in  a  single  shipment,  or  (b)\nsubdivisions of large shipments consisting of wafers as\nabove  which  have  been  identified  by  the  supplier  as\nconstituting a lot.\n3. 4   Flat  Diameter \uf8e7  the  linear  dim ension  across  the\nsurface of a semiconductor wafer from the center of the\nflat through the wafer center to the circumference of the\nwafer   on   the   opposite   edge   along   the   diameter\nperpendicular to the flat. (See Figure 6.)\nNOTE  4  \uf8e7  The  flat  diameter  may  be  associated  with\nthe  primary  orientation  flat,  with  a  secondary  flat,  if\npresent, or with any other flat, if present. In such cases,\nthe  terms  may  be  modified  as  primary  orientation  flat\ndiameter, secondary flat diameter, etc.\n3. 5  Orthogonal Misorientation \uf8e7  in {100} wafers cut\nintentionally  \u201coff-orientation,\u201d  the  angle  between  the\nprojection of the vector normal to the slice surface onto\nthe {100} plane and the projection on that plane of the\nnearest direction. (See Figure 5.)\n3. 6  Total Thickness Variation \uf8e7 ( TTV) the difference\nbetween  the  maximum  and  minimum  thickness  values\nof a slice or wafer encountered during a scan pattern or\na   series   of   point   requirements.   TTV   is   generally\nexpressed  in  micrometers  or  mils  (thousandths  of  an\ninch).\n3. 7   Warp \uf8e7  of  a  semiconductor  sl ice  or  wafer,  the\ndifference    between    the    maximum    and    minimum\ndistances  of  the  median  surface  of  the  slice  or  wafer\nfrom  a  reference  plane,  encountered  during  a  scan\npattern.  Warp  is  a  bulk  property  of  the  test  specimen,\nnot a property of an exposed surface. Warp is generally\nexpressed  in  micrometers  or  mils  (thousandths  of  an\ninch).\n3. 8   Edge  Contouring \uf8e7  on  slices   whose  edges  have\nbeen  shaped  by  mechanical  and/or  chemical  means,  a\ndescription  of  the  profile  of  the  boundary  of  the  slice\njoining the front and back sides.\n4  Ordering Information\n4. 1    Purchase   orders   for   gallium   ar senide   wafers\nfurnished    to    this    specification    shall    include    the\nfollowing items:\n4. 1.1     Nominal    diameter    (see    applica ble    SEMI\nStandard for polished GaAs wafers),\n4. 1.2   Thickness  (see  applicable  SEM l  Standard  for\npolished GaAs wafers),\n4. 1.3  Total Thickness Variation (see  applicable SEMI\nStandard for polished GaAs wafers),\n4. 1.4     Surface    orientation    (see    applic able    SEMI\nStandard  for  polished  GaAs  wafers).  There  are  two\noptions of flat location for 2" and 3" diameter polished\nmono-crystalline GaAs wafers for integrated circuit and\noptoelectronic   applications.   They   are   V-Groove   (as\nillustrated   in   Figures   1   and   3)   and   Dove-Tail   (as\nillustrated  in  Figures  2  and  4).  These  designations\ndescribe   the   shape   of   groove   that   can   be   etched\nperpendicular to the primary flat.\nThe   following   are   the   options   of   wafer   surface\norientation:\nA. (100) \xb1 0.5\xb0 as shown in Figures 1 and 2\nB. For V-Groove option:\n(100)  off  2\xb0  toward  the  (110)  plane  which  is  located\nbetween  the  primary  and  secondary  flats  as  shown  in\nFigure 3. Figure 5 illustrates orthogonal misorientation.\nFor Dove-Tail option:\n(100)  off  2\xb0  toward  any  of  the  nearest  (110)  planes  as\nshown   in   Figure   4.   Figure   5   illustrates   orthogonal\nmisorientation.\n4. 1.5  Lot Acceptance Procedures (se e Section 8),\n4. 1.6  Certification (see Section 11),\n4. 1.7  Packing and Marking (see Sec tion 12).\n4. 2   Optional  Criteria \uf8e7  The  follo wing  items  may  be\nspecified optionally in addition to those listed above:\n4. 2.1  Crystal Growth Method,\n4. 2.2  Etch Pit Density (EPD) of Cry stal,\n4. 2.3  Crystal Growth Perfection,\n4. 2.4  Impurity Type,\n4. 2.5  Surface Condition of Wafer,\n4. 2.6  Edge Contour,\n4. 2.7  Mobility,\n4. 2.8  Resistivity,\n4. 2.9  Carrier Concentration,\n4. 2.10  Thermal Conversion Characte ristics.\n5  Dimensions and Permissi b le Variations\n5. 1   The  material  shall  conform  to   the  dimensions  and\ndimensional  tolerances  as  specified  in  the  applicable\npolished gallium arsenide slice standard.\n5. 2   If  edge  contoured  wafers  are  s pecified  on  the\npurchase   order,   the   profile   shall   conform   to   the\nfollowing   requirements   at   all   points   on   the   wafer\nperiphery.'),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19993\n5. 2.1  When the wafer is aligned with  the SEMI Wafer\nEdge Profile Template (see Figure 6) so that the x-axis\nof the template is coincident with the wafer surface and\nthe y-axis of the template is tangent with the outermost\nradial  portion  of  the  contour,  the  wafer  edge  profile\nmust   be   contained   within   the   clear   region   of   the\ntemplate.  (See  Figure  7  for  example  of  acceptable  and\nunacceptable contours.)\n5. 2.2   No  sharp  points  or  protrusions   are  permitted\nanywhere on the wafer edge contour.\n5. 2.3   Cosmetic  attributes  of  the  edge   contour  are  not\ncovered  by  this  specification.    They  shall  be  agreed\nupon between supplier and purchaser.\n6  Materials and Manufactur e\n6. 1   The  material  shall  consist  of  w afers  from  ingots\ngrown   to   the   material   definition   specified   in   the\npurchase order or contract.\n7  Physical Requirements\n7. 1  The material shall conform to  the crystallographic\norientation   details   as   specified   in   the   applicable\npolished gallium arsenide slice standard.\n7. 2  The material shall conform to  the details specified\nin the purchase order or contract as follows:\n7. 2.1  Conduction Type,\n7. 2.2  Dopant,\n7. 2.3  Carrier Concentration,\n7. 2.4  Resistivity,\n7. 2.5  Thermal Conversion Characte ristics,\n7. 2.6  Etch Pit Density,\n7. 2.7  Mobility,\n7. 2.8  Surface Characteristics,\n7. 2.9  Growth Methods.\n8  Sampling\n8. 1  Unless otherwise specified, Pr actice E 122 shall be\nused. When so specified, appropriate sample sizes shall\nbe    selected    from    each    lot    in    accordance    with\nANSI/ASQC  Z1.4.  Each  quality  characteristic  shall  be\nassigned  an  acceptable  quality  level  (AQL)  or  lot  total\npercent  defective  (LTPD)  value  in  accordance  with\nANSI/ASQC  Z1.4  definitions  for  critical,  major  and\nminor  classifications.  If  desired  and  so  specified  in  the\ncontract  or  order,  each  of  these  classifications  may\nalternatively  be  assigned  cumulative  AQL  or  LTPD\nvalues.  Inspection  levels  shall  be  agreed  upon  between\nthe supplier and the purchaser.\n9  Test Methods\n9. 1  Diameter \uf8e7 Determine by AS T M Test Method F"),(0,a.yg)("h1",{id:"613"},"613"),(0,a.yg)("ol",{start:613},(0,a.yg)("li",{parentName:"ol"}),(0,a.yg)("li",{parentName:"ol"},"2   Thickness,  Center  Point \uf8e7  De termine  by  ASTM\nTest Method F 533.\nNOTE  2  \uf8e7  GaAs  wafers  are  extremely  fragile.  While\nthe  mechanical  dimensions  of  a  slice  can  be  measured\nby use of tools such as a micrometer calipers and other\nconventional  techniques,  the  slice  may  be  damaged\nphysically  in  ways  that  are  not  immediately  evident.\nSpecial care must therefore be used in the selection and\nexecution of measurement methods."),(0,a.yg)("li",{parentName:"ol"},"3  Flat Length \uf8e7 Determine by ASTM Test Method\nF 671."),(0,a.yg)("li",{parentName:"ol"},"4  Flat Orientation \uf8e7  Determine   by  etching  method\nidentified   in   the   appropriate   polished   GaAs   wafer\nstandard."),(0,a.yg)("li",{parentName:"ol"},"5   Bow  and  Warp \uf8e7  Determine  b o w  in  accordance\nwith ASTM Test Method F 534 and warp in accordance\nwith ASTM Test Method F 657."),(0,a.yg)("li",{parentName:"ol"},"6  Total Thickness Variation \uf8e7 Determine by ASTM\nTest Method F 533 or F 657."),(0,a.yg)("li",{parentName:"ol"},"7  Surface Orientation \uf8e7 Determ ined by ASTM Test\nMethods F 26."),(0,a.yg)("li",{parentName:"ol"},"8   Orthogonal  Misorientation \uf8e7   Determined  by  a\nmethod    agreed    upon    between    the    supplier    and\npurchaser."),(0,a.yg)("li",{parentName:"ol"},"9      Surface     Defects     and     Contamin ation \uf8e7\nDetermined  by  a  method  agreed  upon  between  the\nsupplier and purchaser."),(0,a.yg)("li",{parentName:"ol"},"10  Mobility \uf8e7 Determined by AS T M Test Methods\nF 76."),(0,a.yg)("li",{parentName:"ol"},"11   Crystal  Perfection \uf8e7 Determined by a method\nagreed upon between the supplier and purchaser.\n10  Standard Defect Limits"),(0,a.yg)("li",{parentName:"ol"},"1   Determined  by  agreement  betw een  supplier  and\npurchaser as to limits.\n11  Certification"),(0,a.yg)("li",{parentName:"ol"},"1   Upon  request  of  the  purchaser   in  the  contract  or\norder,  a  manufacturer\u2019s  or  supplier\u2019s  certification  that\nthe material was manufactured and tested in accordance\nwith this specification together, with a report of the test\nresults, shall be furnished at the time of shipment."),(0,a.yg)("li",{parentName:"ol"},"2  In the interest of controlling in spection costs, the\nsupplier  and  the  purchaser  may  agree  that  the  material")),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19994\nshall   be   certified   as   \u201ccapable   of   meeting\u201d   certain\nrequirements.  In  this  context,  \u201ccapable  of  meeting\u201d\nshall signify that the supplier is not required to perform\nthe  appropriate  tests  in  Section  9.  However,  if  the\npurchaser  performs  the  test  and  the  material  fails  to\nmeet  the  requirement,  the  material  may  be  subject  to\nrejection.\n12  Packing and Marking\n12. 1   Special  packing  and  marking  r equirements  shall\nbe  subject  to  agreement  between  the  supplier  and  the\npurchaser.   Otherwise,   all   wafers   shall   be   handled,\ninspected,  and  packed  in  such  a  manner  as  to  avoid\nchipping,  scratches,  and  contamination  in  accordance\nwith   the   best   industry   practices   to   provide   ample\nprotection against damage during shipment.\n12. 2   The  wafers  supplied  under  the se  specifications\nshall be identified by appropriately labeling the outside\nof  each  box  or  other  container  and  each  subdivision\nthereof in which it may reasonably be expected that the\nwafers   will   be   stored   prior   to   further   processing.\nIdentification  shall  include  as  a  minimum  the  nominal\ndiameter,   conductive   dopant,   orientation,   resistivity\nrange, and lot number.\n12. 3    The   lot   number,   either   (1)   assi gned   by   the\noriginal  manufacturer  of  the  wafers,  or  (2)  assigned\nsubsequent to slice manufacture but providing reference\nto  the  original  lot  number,  shall  provide  easy  access  to\ninformation  concerning  the  fabrication  history  of  the\nparticular  wafers  in  that  lot.  Such  information  shall  be\nretained on file at the manufacturer\u2019s facility for at least\none  month  or  as  negotiated  between  vendor  and  user\nafter   that   particular   lot   has   been   accepted   by   the\npurchaser.\nTable 1.  Equivalent Orientations \uf8e7\n\uf8e7\uf8e7\n\uf8e7 V-Groove Option\nSurface orientation:\n)100()100(\n)001()001(\nPrimary flat location:\n)101()110()110(\n)011(\nSecondary flat location:\n)011(\n)110(\n)110(\n)101(\nFor Surface orientation B, the off-\norientation tilt direction is toward:\n)110(\n)011()011()101(\nTable 2.  Equivalent Orientations \uf8e7\n\uf8e7\uf8e7\n\uf8e7 Dove-Tail Option\nSurface orientation:\n)100()100(\n)001()001(\nPrimary flat location:\n)110(\n)011(\n)101(\n)110(\nSecondary flat location:\n)110(\n)101(\n)011(\n)110(\nFor Surface orientation B, the off-\norientation tilt direction is toward:\n)011(\n)110(\n)101()011(\nThe symmetry of GaAs crystal structure allows other Miller indices to be used for identifying surface and flat orientations. This\ntable lists various possibilities which meet the requirements for the above two options.\nNOTE:  For  V-Groove  Option,  the  relative  directions  in  a  single  column  must  be  maintained.  For  Dove-Tail  Option,  any  of  the\n110 tilt directions are considered equivalent."),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19995\nFigures 1A and 1B\nBoth Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option V-Groove"),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19996\nFigures 2A and 2B\nBoth Diagrams Show a GaAs Wafer with Surface Orientation A and Flat Option Dove-Tail"),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19997\nFigures 3A and 3B\nBoth Diagrams Show a GaAs Wafer with Surface Orientation B and Flat Option V-Groove"),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19998\nFigures 4A and 4B\nBoth Diagrams Show a GaAs Wafer with Surface Orientation B and Flat Option Dove-Tail"),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 19999\nFigure 5\nA GaAs Wafer with the Same Orientation as Figure 3,\nbut with a Few Degrees of Orthogonal Misorientation"),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 199910\nFigure 6\nFlat Diameter on Wafer with Primary Orientation Flat and Secondary Flat\nFigure 7\nSEMI Wafer Edge Profile Template\nPointxy\nin.\n\u03bcm\nin.\n\u03bcm\nA0.0030  760.000\nB0.02005080.000\nC0.0020 51(See Note 2)(See Note 2)\nD0.00   00.003076\nNOTE 1:  For referee purposes, U.S. customary units are to be used for 2 and 3 in. diameter wafers and SI units otherwise.\nNOTE 2:  The y-coordinate of point C is 1/3 the nominal wafer thickness."),(0,a.yg)("p",null,"SEMI M9-0999 \xa9 SEMI 1986, 199911\nFigure 8\nExamples of Acceptable and Unacceptable Wafer Edge Profiles\nNOTICE: These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.1-96 \xa9 SEMI 1984, 19961\nSEMI M9.1-96\nSTANDARD FOR ROUND 50.8 mm POLISHED MONOCRYSTALLINE\nGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE\nAPPLICATIONS\nNOTE: This entire document was rewritten in 1995.\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyDimensionToleranceUnits\nDIAMETER\nA\n50. 8\xb1 0.5mm\nTHICKNESS, CENTER POINT450\xb1 25\u03bcm\nPRIMARY FLAT LENGTH16\xb1 2mm\nSECONDARY FLAT LENGTH8\xb1 2mm\nA\nThe diameter standard means that the dimension is centered to this value.\nTable 2  Orientation and Flat Location Requirements\nPropertyRequirement\nPRIMARY FLAT ORIENTATION\n)101( \xb1 0.5\xb0\nA\n, under an Arsenic facet. The primary flat shall\nbe perpendicular to the \u201cV\u201d etch figure\n.B\nSECONDARY FLAT ORIENTATION90\xb0 \xb1 5\xb0 counterclockwise from the primary flat.\nSURFACE ORIENTATION\nC\n(100) \xb1 0.5\xb0\nA.(See Figure 1 in SEMI M9.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 toward the (110) plane which is between the\nprimary and secondary flats (see Figure 3 in SEMI M9.)\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (See Figure 5 in SEMI M9.)\nA\nSee Table 1 in SEMI M9.\nB\nUsing  A-B,  bromine-methanol,  ammonium  hydroxide:    hydrogen  peroxide  etch.  See  Figures  1  and  3  in  SEMI  M9.  Figure  1  also  shows  the\norientation of the V-groove figures relative to KOH etch pits.\nC\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal.\nNOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.2-96 \xa9 SEMI 1984, 19961\nSEMI M9.2-96\nSTANDARD FOR ROUND 76.2 mm POLISHED MONOCRYSTALLINE\nGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE\nAPPLICATIONS\nNOTE: This entire document was revised in 1995.\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyDimensionToleranceUnits\nDIAMETER\nA\n76. 2\xb1 0.5mm\nTHICKNESS, CENTER POINT625\xb1 25\u03bcm\nPRIMARY FLAT LENGTH22\xb1 2mm\nSECONDARY FLAT LENGTH11\xb1 2mm\nA\nThe diameter standard means that the dimension is centered to this value.\nTable 2  Orientation and Flat Location Requirements\nPropertyRequirement\nPRIMARY FLAT ORIENTATION\n(\n)101() \xb1 0.5\xb0\nA\n, under an Arsenic facet. The primary flat shall\nbe perpendicular to the \u201cV\u201d etch figure.\nB\nSECONDARY FLAT ORIENTATION90\xb0 \xb1 5\xb0 counterclockwise from the primary flat.\nSURFACE ORIENTATION\nC\n(100) \xb1 0.5\xb0\nA.(See Figure 1 in SEMI M9.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 toward the (110) plane which is between the\nprimary and secondary flats (see Figure 3 in SEMI M9.)\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (See Figure 5 in SEMI M9.)\nA\nSee Table 1 in SEMI M9.\nB\nUsing  A-B,  bromine-methanol,  ammonium  hydroxide:  hydrogen  peroxide  etch.  See  Figures  1  and  3  in  SEMI  M9.  Figure  1  also  shows  the\norientation of the V-groove figures relative to KOH etch pits.\nC\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal.\nNOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.3-89 \xa9 SEMI 1984, 19961\nSEMI M9.3-89\nSTANDARD FOR ROUND 2 inch DIAMETER POLISHED\nMONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR\nOPTOELECTRIC APPLICATIONS\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyMinMaxUnits\nA\nDIAMETER50.4251.18mm"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"9852.015in.\nTHICKNESS, CENTER POINT350400mm"),(0,a.yg)("li",{parentName:"ol"},"01380.0158in.\nPRIMARY FLAT LENGTH14.2317.52mm"),(0,a.yg)("li",{parentName:"ol"},"5600.690in.\nSECONDARY FLAT LENGTH6.359.65mm"),(0,a.yg)("li",{parentName:"ol"},"2500.380In.\nBOW20\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0008in.\nA.50\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0019in.\nB.30\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0011in.\nC.10\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0039in.\nTOTAL THICKNESS VARIATION SCHEDULE\nA.24\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0009in.\nB.12\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0005in.\nC.8\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0003in.\nD.4\u03bcm"),(0,a.yg)("li",{parentName:"ol"},"0002in.\nA\nFor referee purposes, metric (SI) units apply.")),(0,a.yg)("p",null,"SEMI M9.3-89 \xa9 SEMI 1984, 19962\nTable 2  Orientation and Flat-Location Requirements\nPropertyRequirement\nOptionV-Groove (See Figures 1 and 3.)Dove-Tail (See Figures 2 and 4.)\nPRIMARY FLAT ORIENTATION(011) \xb1 0.5\xb0\nB\n, under an Arsenic facet.\nThe primary flat shall be perpendicular to\nthe \u201cV\u201d etch figure.\nC\n(011) \xb1 0.5\xb0\nB\n, under a Gallium facet. The\nprimary flat shall be perpendicular to the\n\u201cDove-tail\u201d etch figure.\nC\nSECONDARY FLAT LOCATION90\xb0 \xb1 5\xb0 counterclockwise from the\nprimary flat.\n90\xb0 \xb1 5\xb0 clockwise from the primary flat.\nSURFACE ORIENTATION\nA\nA.(100) \xb1 0.5\xb0 (See Figure 1.)(100) \xb1 0.5\xb0 (See Figure 2.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 towards the (110)\nplane which is between the primary and\nsecondary flats (See Figure 3).\n(100) off 2\xb0 \xb1 0.5\xb0 towards any (110)\nplane (See Figure 4).\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (See Figure 5.)\xb1 5\xb0 (See Figure 5.)\nA\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.\nB\nSee Table 1.\nC\nUsing  A-B,  bromine-methanol,  ammonium  hydroxide:  hydrogen  peroxide  etch.  See  Figures  1  through  4.  Figures  1  and  2  also  show  the\norientation of the V-groove and Dove-tail figures relative to KOH etch pits.\nNOTICE:   These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.4-89 \xa9 SEMI 1984, 19961\nSEMI M9.4-89\nSTANDARD FOR ROUND 3 inch DIAMETER POLISHED\nMONOCRYSTALLINE GALLIUM ARSENIDE SLICES FOR\nOPTOELECTRIC APPLICATIONS\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyMinMaxUnits\nA\nDIAMETER75.8276.58mm\n2. 9853.015in.\nTHICKNESS, CENTER POINT475525\u03bcm\n0. 01870.0207in.\nPRIMARY FLAT LENGTH19.0525.40mm in.\n0. 7501.000mm\nSECONDARY FLAT LENGTH9.6612.70mm\n0. 3800.500in.\nBOW20\u03bcm\n0. 0008in.\nA.50\u03bcm\n0. 0019in.\nB.30\u03bcm\n0. 0011in.\nC.10\u03bcm\n0. 0039in.\nTOTAL THICKNESS VARIATION SCHEDULE:\nA.24\u03bcm\n0. 0009in.\nB.12\u03bcm\n0. 0005in.\nC.8\u03bcm\n0. 0003in.\nD.4\u03bcm\n0. 0002in.\nA\nFor referee purposes, metric (SI) units apply."),(0,a.yg)("p",null,"SEMI M9.4-89 \xa9 SEMI 1984, 19962\nTable 2  Orientation and Flat-Location Requirements\nPropertyRequirement\nOptionV-Groove (see Figures 1 and 3)Dove-Tail (see Figures 2 and 4)\nPRIMARY FLAT ORIENTATION(011) \xb1 0.5\xb0\nB\n, under an Arsenic facet.\nThe primary flat shall be perpendicular to\nthe \u201cV\u201d etch figure.\nC\n(011) \xb1 0.5\xb0\nB\n, under a Gallium facet. The\nprimary flat shall be perpendicular to the\n\u201cDove-tail\u201d etch figure.\nC\nSECONDARY FLAT LOCATION90\xb0 \xb1 5\xb0 counterclockwise from the\nprimary flat.\n90\xb0 \xb1 5\xb0 clockwise from the primary flat.\nSURFACE ORIENTATION\nA\nA.(100) \xb1 0.5\xb0 (see Figure 1.)(100) \xb1 0.5\xb0 (see Figure 2.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 towards the(110) plane\nwhich is between the primary and\nsecondary flats (see Figure 3.)\n(100) off 2\xb0 \xb1 0.5\xb0 towards any nearest\n(110) plane (see Figure 4.)\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (see Figure 5.)\xb1 5\xb0 (see Figure 5.)\nA\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.\nB\nSee Table 1.\nC\nUsing  A-B,  bromine-methanol,  ammonium  hydroxide:  hydrogen  peroxide  etch.  See  Figures  1  through  4.  Figures  1  and  2  also  show  the\norientation of the V-groove and Dove-tail figures relative to KOH etch pits.\nNOTICE: These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.5-96 \xa9 SEMI 1990, 19961\nSEMI M9.5-96\nSTANDARD FOR ROUND 100 mm POLISHED MONOCRYSTALLINE\nGALLIUM ARSENIDE WAFERS FOR ELECTRONIC DEVICE\nAPPLICATIONS\nNOTE: This entire document was revised in 1995.\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyDimensionToleranceUnits\nDIAMETER\nA\n100. 0\xb1 0.5mm\nTHICKNESS, CENTER POINT625\xb1 25\u03bcm\nPRIMARY FLAT LENGTH32.5\xb1 2mm\nSECONDARY FLAT LENGTH18\xb1 2mm\nA\nThe diameter standard means that the dimension is centered to this value.\nTable 2  Orientation and Flat- Location Requirements\nPropertyRequirement\nPRIMARY FLAT ORIENTATION\n(\n101  ) \xb1 0.5\xb0\nA\n, under an Arsenic facet. The primary flat shall be\nperpendicular to the \u201cV\u201d etch figure.\nB\nSECONDARY FLAT ORIENTATION90\xb0 \xb1 5\xb0 counterclockwise from the primary flat.\nSURFACE ORIENTATION\nC\n(100) \xb1 0.5\xb0\nA.(See Figure 1 in SEMI M9.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 toward the (110) plane which is between the\nprimary and secondary flats (See Figure 3 in SEMI M9.)\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (See Figure 5 in SEMI M9).\nA\nSee Table 1 in SEMI M9.\nB\nUsing  A-B,  bromine-methanol,  ammonium  hydroxide:  hydrogen  peroxide  etch.  See  Figures  1  and  3  in  SEMI  M9.  Figure  1  also  shows  the\norientation of the V-groove figures relative to KOH etch pits.\nC\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted toward the (110) plane of the crystal.\nNOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.6-95 \xa9 SEMI 1995, 19961\nSEMI M9.6-95\nSTANDARD FOR ROUND 125 mm DIAMETER POLISHED\nMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS\nThe complete specification for this product includes all general requirements of SEMI M9.\nTable 1  Dimension and Tolerance Requirements\nPropertyDimensionToleranceUnits\nDIAMETER125.0\xb1 0.3mm\nTHICKNESS, CENTER POINT625\xb1 25\u03bcm\nPRIMARY ORIENTATION FLAT\nDIAMETER\nA\n121. 0\xb1 0.3mm\nSECONDARY FLAT DIAMETER\nB\n123. 5\xb1 0.3mm\nA\nActual  Primary  Orientation  Flat  Length  depends  on  allowed  variation  in  the  wafer  diameter  and  the  orientation  flat  diameter.    Variation  in\nPrimary Orientation Flat Length is calculated assuming that the end points of Primary Orientation Flat will have curvature of a circle of radius R\n= 0 or R = 3 mm; this circle will be tangent to the orientation flat and also tangent to the wafer circumference.  Calculated nominal linear length\nof Primary Orientation Flat (the straight part of the flat) are 44.00 mm in a case of R = 0 mm and 42.90 respectively on a case of R = 3 mm.\nB\nActual  Secondary  Flat  Length  also  depends  on  allowed  variation  in  the  wafer  diameter  and  the  Secondary  Flat  Diameter.    Variation  in\nSecondary Flat Length is calculated. Calculated nominal linear lengths of the Secondary Flat (the straight part of the flat) are  27.22  mm  in  the\ncase of R = 0 mm, and 26.25 mm, respectively, in the case of R = 3 mm.\nTable 2  Orientation and Flat-Location Requirements\nPropertyRequirement\nPRIMARY FLAT ORIENTATION(011) \xb1 1.0\xb0, under an Arsenic facet. The primary flat shall be\nperpendicular to the \u201cV\u201d etch figure.\nC\nSECONDARY FLAT ORIENTATION90\xb0 \xb1 5\xb0 counterclockwise from the primary flat.\nSURFACE ORIENTATION\nA.(100) \xb1 0.5\xb0 (see Figure 1 in M9.)\nB.(100) off 2\xb0 \xb1 0.5\xb0 towards the (110) plane which is between\nthe primary and secondary flats (see Figure 3 in M9.)\nORTHOGONAL MISORIENTATION\xb1 5\xb0 (see Figure 5 in M9.)\nA\nThe frame of reference is the (100) plane of the crystal. It is the wafer normal that is tilted towards the (110) plane of the crystal.\nB\nSee Table 1.\nC\nUsing A-B, bromine-methanol, ammonium hydroxide:  hydrogen peroxide etch. See Figures 1 through 4. Figure 1 also shows the orientation of\nthe V-groove figure relative to the KOH etch pits.\nNOTICE:  These  standards  do  not  purport  to  address  safety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility  of  the  user  of  these  standards  to  establish  appropriate  safety  and  health  practices  and  determine  the\napplicability of regulatory limitations prior to use. SEMI makes no warranties or representations as to the suitability\nof the standards set forth herein for any particular application. The determination of the suitability of the standard is\nsolely  the  responsibility  of  the  user.  Users  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,\nproduct  data  sheets,  and  other  relevant  literature  respecting  any  materials  mentioned  herein.  These  standards  are\nsubject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.  By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard. Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20001\nSEMI M9.7-0200\nSPECIFICATION FOR ROUND 150 mm POLISHED\nMONOCRYSTALLINE GALLIUM ARSENIDE WAFERS (NOTCHED)\nThis  specification  was  technically  approved  by  the  Global  Compound  Semiconductor  Committee  and  is  the\ndirect responsibility of the North American Compound Semiconductor Committee. Current edition approved\nby  the  North  American  Regional  Standards  Committee  on  December  15,  1999.    Initially  available  at\n",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org"),"  January  2000;  to  be  published  February  2000.  Originally  published  in  1995;  previously\npublished in 1996.\nNOTE:  This  document  was  rewritten  in  its  entirety  in\nFebruary 2000.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1   This  specification  defines  prop erties  of  150  mm\nmonocrystalline  GaAs  substrates,  in  agreement  with\npresently  established  industry  practice.    It  uniquely\ndefines  those  mechanical  parameters  that  do  not  need,\nfor technical reasons, a choice of different values.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1   The  parameters  defined  includ e  the  values  and\ntolerances  of  wafer  diameter,  thickness  and  surface\norientation.  The  position  and  depth  of  the  notch  and\nlaser marking are also specified."),(0,a.yg)("li",{parentName:"ol"},"2  The complete specification of  this product includes\nthe requirements of SEMI M9, excluding those that are\nnot relevant to this specification (e.g., flat positions)."),(0,a.yg)("li",{parentName:"ol"},"3   This  standard  does  not  purport   to  address  safety\nissues,   if   any,   associated   with   its   use.      It   is   the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory limitations prior to use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI  M12  \u2014  Specification  for  Serial  Alphanumeric\nMarking of the Front Surface of Wafers\n4  Physical Requirements\nTable 1  Physical Requirements\nPropertySpecificationToleranceUnitReference\nWAFER\nDiameter150.0\n\xb1 0.5\nmm\nThickness, center point675\n\xb1 25\n\u03bcm\nSurface orientation A(100) 0.5 max.degreesFigure 2\nSurface orientation B\nTilt2 off (100) towards (110)\n\xb1 0.5\ndegreesFigure 3\nOrthogonal misorientation0\n\xb1 5 max.\ndegreesFigure 4\nNOTCH\nOrientation","[010]","\n\xb1 2\ndegreesFigure 1\nDepth1.0+ 0.25, -0.0mmFigure 5\nOpening angle90+ 5, -1degreesFigure 5\nLASER MARKING\nSurfacefront side\nPositionadjacent to notchFigure 6\nMandatory contentcheck charactersSEMI M12")),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20002\n",(0,a.yg)("em",{parentName:"p"},"\n(111)\nAs\n"),"\n(111)\nAs\n",(0,a.yg)("em",{parentName:"p"},"\n(011)\n"),"\n(001)\n(010)\n(110)\n(101)\n(001)\n(011)\n",(0,a.yg)("em",{parentName:"p"},"\n(110)\n")," ",(0,a.yg)("em",{parentName:"p"},"\n(111)\nGa\n(111)\nGa\n"),"\n(011)\n",(0,a.yg)("em",{parentName:"p"},"\n(101)\n(100)\n")," ",(0,a.yg)("em",{parentName:"p"},"\n(011)\nKOH Etch Pit\n"),"\n(010)\nCross Section of Etch Figure\non Front Face of Wafer\nTop View of LEC Crystal\nShowing As and Ga Facet\nAs\nGa\nFigure 1\nDiagram Shows a GaAs Wafer with Notch"),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20003\n(111)Ga\nVector Normal\nto Wafer Surface\n(100)\nVector Normal\nto (100) plane\n",(0,a.yg)("em",{parentName:"p"},"\n(101)\n"),"\n(001)\n",(0,a.yg)("em",{parentName:"p"},"\n(011)\n(010)\n")," ",(0,a.yg)("em",{parentName:"p"},"\n(111)Ga\n(110)\n"),"\n(111)\nAs\nTolerance\nFigure 2\nNotched GaAs Wafer Illustrating Surface Orientation A"),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20004\n(111)Ga\nVector Normal\nto Wafer Surface\n(100)\nVector Normal\nto (100) Plane\nTilt\nAngle\n",(0,a.yg)("em",{parentName:"p"},"\n(101)\n"),"\n(001)\n",(0,a.yg)("em",{parentName:"p"},"\n(011)\n(010)\n")," ",(0,a.yg)("em",{parentName:"p"},"\n(111)Ga\n(110)\n"),"\n(111)\nAs\n_\n(110)\n(100)\nTilt Angle\nwafe\nr\n(110)\nDirection of tilt\ntoward (110) plane\nFigure 3\nNotched GaAs Wafer Illustrating Surface Orientation B, with Tilt"),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20005\n(111)Ga\nVector Normal\nto Wafer Surface\n(100)\nOrthogonal\nMisorientation\nVector Normal\nto (100) Plane\n",(0,a.yg)("em",{parentName:"p"},"\n(101)\n"),"\n(001)\n",(0,a.yg)("em",{parentName:"p"},"\n(011)\n(010)\n")," ",(0,a.yg)("em",{parentName:"p"},"\n(111)Ga\n(110)\nVector Normal\nto (110) Plane\nProjection of Wafer Surface\nNormal on (100) Plane\nProjection of ","[110]"," on (100) Plane\n"),"\n(111)\nAs\nFigure 4\nNotched GaAs Wafer Illustrating Surface Orientation B, with Tilt and Orthogonal Misorientation"),(0,a.yg)("p",null,"SEMI M9.7-0200 \xa9 SEMI 1995, 20006\nFigure 5\nNotch Dimensions\nFigure 6\nCharacter Window Location\nNOTICE:    SEMI  makes  no  warranties  or  representations  as  to  the  suitability  of  the  standards  set  forth  herein  for\nany particular application.  The determination of the suitability of the standard is solely the responsibility of the user.\nUsers  are  cautioned  to  refer  to  manufacturer\u2019s  instructions,  product  labels,  product  data  sheets,  and  other  relevant\nliterature respecting any materials mentioned herein.  These standards are subject to change without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that  compliance  with  this  standard  may  require  use  of  copyrighted\nmaterial  or  of  an  invention  covered  by  patent  rights.    By  publication  of  this  standard,  SEMI  takes  no  position\nrespecting  the  validity  of  any  patent  rights  or  copyrights  asserted  in  connection  with  any  item  mentioned  in  this\nstandard.  Users of this standard are expressly advised that determination of any such patent rights or copyrights, and\nthe risk of infringement of such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational),3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M10-1296 \xa9 SEMI 1987, 19961\nSEMI M10-1296\nSTANDARD NOMENCLATURE FOR IDENTIFICATION OF\nSTRUCTURES AND FEATURES SEEN ON GALLIUM ARSENIDE\nWAFERS\n1  Scope"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1   The  purpose  of  this  document   is  to  list,  illustrate,\nand     define     various     characters,     features,     and\ncontaminants  that  are  seen  on  highly  polished  GaAs\nwafers    and    present    recommended    practices    for\nobservation  of  these  defects.  These  occurrences  are\nfrequently  referred  to  as  surface  defects.  The  defects\nand  common  synonyms  are  arranged  alphabetically  in\nSection  4,  and  each  structure  is  referred  to  by  its  most\ncommon name and, in some cases, probably origins."),(0,a.yg)("li",{parentName:"ol"},"2   Two  cases  of  surface  preparati ons  are  considered\nin this document:  (1) surfaces after chemical polishing,\nand (2) mechanically and chemically polished surfaces."),(0,a.yg)("li",{parentName:"ol"},"3   This  standard  may  involve  haz ardous  materials,\noperations,   and   equipment.   This   standard   does   not\npurport  to  address  all  the  safety  problems  associated\nwith its use. It is the responsibility of whoever uses this\nstandard to consult and establish appropriate safety and\nhealth   practices   and   determine   the   applicability   of\nregulatory limitations prior to use.\n2  Applicable Documents"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standard\nSEMI   M9   \u2014   Specifications   for   Round   Polished\nMonocrystalline Gallium Arsenide Slices"),(0,a.yg)("li",{parentName:"ol"},"2  ASTM Standard\n1\nF   47   \u2014   Crystallographic   Perfection   of   Silicon   by\nPreferential Etch Techniques"),(0,a.yg)("li",{parentName:"ol"},"3  Other Standard\n2\nANSI/ASQC  Z1.4-1993  \u2014  Sampling  Procedures  and\nTables for Inspection by Attributes\n3  Significance and Use"),(0,a.yg)("li",{parentName:"ol"},"1  This document contains a com pilation of the most\ncommonly  observed  singularly  discernable  structures\non     polished     GaAs     surfaces.     Ambiguities     and\nuncertainties regarding surface defects may be resolved\nby reference to this document.")),(0,a.yg)("p",null,"1 American Society for Testing and Materials, 100 Barr Harbor\nDrive, West Conshohoken, PA 19428-2959 (The cited standard may\nbe found in Volume 10.05 of the Annual Book of ASTM Standards.)\n2 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202\n4  Definitions and Descriptio ns of Terms\ncell   structure   \u2014   (block   structure):   Malformations\nattributable  to  crystal  inhomogeneities  and  that  have\ntheir origins in the crystal growth process.\nchips   \u2014   (edge   chips,   peripheral   chips,   peripheral\nindents,  surface  chips):  Areas  of  material  mechanically\nremoved from the surface or edge of a wafer.\nChips   indicate   crystallographic   damage   in   the\nadjacent  material.  The  origins  of  some  chips  are  in\nthe  handling  of  wafers  arising  from  the  physical\ntransfer  or  placement  of  the  specimen  for  process,\nmeasurement,  or  inspection  purposes.  The  size  of  a\nchip  is  defined  by  its  maximum  radial  depth  and\nperipheral   chord   length   as   measurable   on   an\northographic  shadow  projection  of  the  specimen\noutline.\napex  chip  \u2014Any  material  missing  from  the  edge  of  a\nwafer  having  at  least  2  distinct  interior  boundaries\nwhich form one or more distinct intersections.\nchuck marks \u2014 Any physical mark on either surface of\na wafer caused by a chuck or wand.\ncontaminant  \u2014  (solvent  residue,  wax  residue,  film,\nmottled  surface,  smudge):    Surface  feature  that  cannot\nbe    removed    by    the    pre-inspection    (non-etching)\ncleaning.\nNOTE  Contaminant  may  be  foreign  matter  on  the  surface\nsuch   as   localized   areas   which   are   smudged,   stained,\ndiscolored,  mottled,  etc.,  or  larger  areas  exhibiting  a  hazy  or\ncloudy appearance resulting from a film of foreign material.\nSolvent   residue:   type   of   film   found   on   wafer\nsurfaces  after  solvent  evaporation  from  the  surface.\nNote:  The  residue  comes  from  either  the  solvent\nitself  or  material  that  the  solvent  has  removed  from\nthe  surface  and  redeposited.    Wax  residue:  film  of\nwax  that  migrated  onto  the  wafer  surface  from\nseveral possible sources.\nNOTE  The  wax  originally  may  have  been  used  to  hold  the\ncrystal  in  place  during  slicing  or  polishing.  Excessive  heat\nused in mounting or demounting, during lapping or polishing\nprocesses, may cause the wax to polymerize.\ncrack \u2014 Cleavage or fracture that extends to the surface\nof  a  slice.  It  may  or  may  not  pass  through  the  entire"),(0,a.yg)("p",null,"SEMI M10-1296 \xa9 SEMI 1987, 19962\nthickness  of  the  slice.  Often  cracks  are  caused  by  the\nimproper handling of wafers.\nNOTE  Some  crack-defect  structures  can  be  traced  to  process\nrelated events.\ncavity \u2014 (void) A vacancy or hole in the wafer.\nNOTE   Usually   left   by   dissolved   precipitates   and   Ga\ninclusions,   As   disassociation   or   created   by   excess   vapor\npressure.\nDimple   \u2014   Deformation   appearing   in   mechanically\npolished GaAs wafers.\nNOTE    This  surface  texture  can  be  induced  by  floating  the\nwafers during the initial stages of polishing.\nDislocation \u2014  See slip, lineage, pit.\nedge chip \u2014 See chip.\nEmbedded   \u2014   abrasive   grains   Abrasive    particles\nmechanically forced into the surface of the wafer.\netch pi t \u2014 See pit.\nfilm \u2014 See contaminant.\nflake  \u2014  Material  missing  from  one,  but  not  the  other,\nside  of  a  wafer,  whose  sole  interior  boundary  is  one\ndistinct  line  or  arc  not  exceeding  2  mm  in  length,  nor\nprojecting  into  the  wafer  beyond  the  specified  edge\nexclusion.\ngallium   inclusion   \u2014   A   segregated   Ga-rich   droplet\nincorporated into the surface structure.\nNOTE  Normally caused by insufficient As vapor pressure at\nthe  termination  of  the  crystal  growth  process  or  by  Ga\ncomplexing with some dopants near saturation.\ngrain boundary \u2014 See lineage.\nhaze  \u2014  (cloud,  nebula):  Attributable  to  light  scattering\nby  concentrations  of  microscopic  surface  irregularities\nsuch as pits, oxides, small ridges or scratches, particles,\netc.  The  light  reflection  from  an  individual  irregularity\nprobably  could  not  be  readily  detected  by  the  unaided\neye, so haze is a mass effect. It is seen as a high density\nof tiny reflections.\nNOTE  This type of contamination may occur during slicing,\nlapping, or polishing.\nlamella \u2014 A  special  case  of  the  twin.  A  multiple  twin,\nextremely thin and relatively long, which may intersect\nmore than one plane.\nlineage  \u2014  (dislocation  pits,  grain  boundary):    Low-\nangle   grain   boundary   resulting   from   an   array   of\ndislocations.  This  angle  may  vary  from  a  fraction  of  a\nsecond to a minute of arc difference in orientation from\none   part   of   the   crystal   to   another.   The   array   of\ndislocations    will    appear    as    rows    of    pits    on    a\npreferentially etched surface.\nNOTE    Lineage  can  be  induced  into  the  material  in  crystal\ngrowth   or   in   subsequent   thermal   or   epitaxial   processes.\nLineage   will   be   visible   to   the   unaided   eye   only   after\npreferential etching\n.\nmacroscratch \u2014See scratch.\nmicroscratch \u2014 See scratch.\nmicrotwin \u2014 See twin.\norange  peel  \u2014  (roughness,  texture):    Large  featured\nroughened  type  of  surface  visible  to  the  unaided  eye,\noccasionally seen on all types of polished wafers.\nNOTE    Orange  peel  is  usually  symptomatic  of  a  process\ncontrol   problem.   In   the   case   of   chemical   polishing   for\ninstance,  an  excessively  fast  polishing  rate,  or  nonuniform\nflow  of  oxidizer  during  polishing,  can  result  in  orange  peel.\nConversely,   it   can   also   be   caused   by   insufficient   stock\nremoval.\nparticulate   \u2014   (dust):   Discrete   particle   of   material\nwhich   can   usually   be   removed   by   (non-etching)\ncleaning.\npit  \u2014  (dislocation,  etch  pit):  Depression  in  the  wafer\nsurface  which  has  a  definite  and  distinguishable  shape,\nthat  is,  a  place  where  the  sloped  sides  of  the  pit  meet\nthe wafer surface.\nNOTE  Pits can be caused by the various growths or polishing\nprocesses.\nPreferential etch pits result where dislocations intersect\nthe  wafer  surface  after  treatment  with  a  preferential\netch. These pits so formed usually have a characteristic\nshape  related  to  the  surface  and  bulk  crystallographic\norientation.\npolycrystalline   \u2014   (poly):   Body   of   semiconductor\nmaterials   that   contain   large-angle   grain   boundaries,\ntwin boundaries, or both.\nprecipitates  \u2014  A  localized  concentration  of  dopant  at\nits solubility limit formed during crystal growth.\nprobe  damage  \u2014  Any  damage  to  the  wafer  surface\ncaused by mechanical probing or measurement.\nroughness \u2014 see orange peel.\nsaw  blade  defects  \u2014A  depression  in  the  wafer  surface\nmade  by  the  blade,  which  may  not  be  visible  before\npolishing.\nsaw exit chip \u2014A particular kind of edge chip, found at\nthe  point  where  the  saw  blade  completed  its  cut  of  the\nwafer.  It  is  typically  flat  or  arc  shaped  instead  of\nirregular in shape, and can sometimes be confused with\nthe orientation flats."),(0,a.yg)("p",null,"SEMI M10-1296 \xa9 SEMI 1987, 19963\nscratch \u2014 (macroscratch, microscratch):  Long, narrow,\nshallow  groove  or  cut  below  the  established  plane  of\nthe surface, seen either before or after etching. The ratio\nof  the  length  of  the  figure  to  the  width  of  the  figure\nmust  be  greater  than  5:1  in  order  to  be  defined  as  a\nscratch.\nMacroscratches are visible to the unaided eye under\nhigh intensity illumination.\nMicroscratches  are  not  visible  to  the  unaided  eye\nunder high intensity illumination.\nslip  \u2014  (dislocation  pit,  preferential  etch  pits,  stress\neffect)  (see  also  pit):  Process  of  plastic  deformation  in\nwhich   one   part   of   a   crystal   undergoes   a   shear\ndisplacement  relative  to  another  in  a  fashion  which\npreserves   the   crystallinity   of   the   material.   Slip   is\nevidenced  by  a  pattern  of  one  or  more  straight  lines  of\n10  or  more  dislocation  etch  pits  per  millimeter  which\ndo not necessarily touch each other.\nstriations  \u2014  Striations  appear  in  Czochralski  grown\ncrystals regardless of their resistivity.\ntweezer  mark  \u2014  Any  mark  on  the  wafer  caused  by\nhandling with tweezers.\ntwin \u2014 A body of crystal within the wafer in which the\nlattice   is   of   two   parts,   related   to   each   other   in\norientation  as  mirror  images,  across  a  coherent  planar\ninterface   known   as   the   twinning   plane   or   twin\nboundary.\nNOTICE:  These  standards  do  not  purport  to  address\nsafety  issues,  if  any,  associated  with  their  use.  It  is  the\nresponsibility of the user of these standards to establish\nappropriate  safety  and  health  practices  and  determine\nthe  applicability  of  regulatory  limitations  prior  to  use.\nSEMI  makes  no  warranties  or  representations  as  to  the\nsuitability  of  the  standards  set  forth  herein  for  any\nparticular    application.    The    determination    of    the\nsuitability of the standard is solely the responsibility of\nthe user. Users are cautioned to refer to manufacturer\u2019s\ninstructions,  product  labels,  product  data  sheets,  and\nother    relevant    literature    respecting    any    materials\nmentioned   herein.   These   standards   are   subject   to\nchange without notice.\nThe  user\u2019s  attention  is  called  to  the  possibility  that\ncompliance   with   this   standard   may   require   use   of\ncopyrighted  material  or  of  an  invention  covered  by\npatent  rights.  By  publication  of  this  standard,  SEMI\ntakes  no  position  respecting  the  validity  of  any  patent\nrights  or  copyrights  asserted  in  connection  with  any\nitem  mentioned  in  this  standard.  Users  of  this  standard\nare  expressly  advised  that  determination  of  any  such\npatent rights or copyrights, and the risk of infringement\nof such rights, are entirely their own responsibility.\nCopyright   by   SEMI\xae   (Semiconductor   Equipment   and   Materials\nInternational), 3081 Zanker Road, San Jose, CA 95134. Reproduction o\nf\nthe  contents  in  whole  or  in  part  is  forbidden  without  express  written\nconsent of SEMI."),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 1\nSEMI M11-0704\nSPECIFICATIONS FOR SILICON EPITAXIAL WAFERS FOR\nINTEGRATED CIRCUIT (IC) APPLICATIONS\nThis  specification  was  technically  approved  by  the  Global  Silicon  Wafer  Committee  and  is  the  direct\nresponsibility  of  the  North  American  Silicon  Wafer  Committee.    Current  edition  approved  by  the  North\nAmerican Regional Standards Committee on April 22, 2004.  Initially available at ",(0,a.yg)("a",{parentName:"p",href:"http://www.semi.org"},"www.semi.org")," June 2004;\nto be published July 2004.  Originally published in 1988; previously published November 2003.\n1  Purpose"),(0,a.yg)("ol",null,(0,a.yg)("li",{parentName:"ol"},"1    This  specification  defines  and  provides  examples\nof  silicon  epitaxial  wafer  requirements  for  integrated\ncircuit device manufacture.  It is restricted to wafers of\ndiameter   100   mm   or   greater   with   epitaxial   layer\nthickness  less  than  or  equal  to  25  \u03bcm.    By  defining\ninspection   procedures   and   acceptance   criteria,   both\nsuppliers and consumers may uniformly define product\ncharacteristics and quality requirements.\n2  Scope"),(0,a.yg)("li",{parentName:"ol"},"1  This specification covers characteristics of both the\nsubstrate  (as  specified  in  SEMI  M1)  and  the  epitaxial\nlayer,  in-cluding  handling  and  packaging.  The  primary\nstandard-ized  properties  set  forth  in  this  specification\nrelate   to   physical,   electrical,   and   surface   defect\nparameters."),(0,a.yg)("li",{parentName:"ol"},"2    The  primary  standard-ized  properties  set  forth  in\nthis   specification   relate   to   physical,   electrical,   and\nsurface defect parameters."),(0,a.yg)("li",{parentName:"ol"},"3    A  complete  purchase  specification  requires  that\nadditional  physical  properties  be  specified  along  with\nsuitable  test  methods  for  their  measurements.  SEMI\nM18 may be used for this purpose."),(0,a.yg)("li",{parentName:"ol"},"4    These  specifications  are  specifically  directed  to\nsilicon  homoepitaxial  deposits  on  homogeneous  silicon\nsubstrates  only,  for  which  more  stringent  uniformity\nand surface defect criteria are required than specified in\nSEMI M2.\nNOTICE:  This  standard  does  not  purport  to  address\nsafety  issues,  if  any,  associated  with  its  use.    It  is  the\nresponsibility  of  the  users  of  this  standard  to  establish\nappropriate  safety  and  health  practices  and  determine\nthe applicability of regulatory limitations prior to use.\n3  Referenced Standards"),(0,a.yg)("li",{parentName:"ol"},"1  SEMI Standards\nSEMI   M1   \xf3   Specifications   for   Polished   Mono-\ncrystalline Silicon Wafers\nSEMI M2 \xf3 Specification for Silicon Epitaxial Wafers\nfor Discrete Device Applications\nSEMI  M18  \xf3  Format  for  Silicon  Wafer  Specification\nForm for Order Entry\nSEMI     M43     \xf3     Guide     for     Reporting     Wafer\nNanotopography\nSEMI   M44   \xf3   Guide   for   Conversion   Factors   for\nInterstitial Oxygen in Silicon\nSEMI   M53   \xf3   Practice   for   Calibrating   Scanning\nSurface Inspection Systems using Certified Depositions\nof    Monodisperse    Polystyrene    Latex    Spheres    on\nUnpatterned Semiconductor Wafer Surfaces\nSEMI MF95 \xf3 Test Method for Thickness of Epitaxial\nLayers  of  Silicon  on  Substrates  of  the  Same  Type  by\nInfrared Reflectance\nSEMI   MF110   \xf3   Test   Method   for   Thickness   of\nEpitaxial  or  Diffused  Layers  in  Silicon  by  the  Angle\nLapping and Staining Technique\nSEMI  MF154  \xf3  Guide  for  Identification of Structures\nand Contaminants Seen on Specular Silicon Surfaces\nSEMI  MF374  \xf3  Test  Method  for  Sheet  Resistance  of\nSilicon  Epitaxial  Layers  Using  an  Inline  Four-Point\nProbe with the Single Configuration\nSEMI  MF398  \xf3  Test  Method  for  Majority  Carrier\nCon-centration  in  Semiconductors  by  Measurement  of\nWavelength of the Plasma Resonance Minimum\nSEMI    MF523    \xf3    Practice    for    Unaided    Visual\nInspection of Polished Silicon Slices\nSEMI   MF525   \xf3   Measuring   Resistivity   of   Silicon\nWafers Using a Spreading Resistance Probe\nSEMI    MF672    \xf3    Test    Method    for    Measuring\nResistivity  Profiles  Perpendicular  to  the  Surface  of  a\nSilicon Wafer Using a Spreading Resistance Probe\nSEMI   MF723   \xf3   Practice   for   Conversion   between\nResistivity  and  Dopant  Density  for  Boron-Doped  and\nPhosphorus-Doped Silicon\nSEMI  MF951  \xf3  Test  Method  for  Determination  of\nRadial  Interstitial  Oxygen  Concentration  Variation  in\nSilicon")),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 2\nSEMI  MF1188  \xf3  Test  Method  for  Interstitial  Atomic\nOxygen Content of Silicon by Infrared Absorption With\nShort Baseline\nSEMI    MF1239    \xf3    Test    Methods    for    Oxygen\nPrecipitation   Characterization   of   Silicon   Wafers   by\nMeasurement of Interstitial Oxygen Reduction\nSEMI MF1241 \xf3 Terminology of Silicon Technology\nSEMI MF1366 \xf3 Test Method for Measuring Oxygen\nConcentration  in  Heavily  Doped  Silicon  Substrates  by\nSecondary Ion Mass Spectrometry\nSEMI  MF1392  \xf3  Test  Method  for  Determining  Net\nCarrier    Density    Profiles    in    Silicon    Wafers    by\nCapacitance-Voltage   Measurements   with   a   Mercury\nProbe\nSEMI  MF1393  \xf3  Test  Method  for  Determining  Net\nCarrier  Density  in  Silicon  Wafers  by  Miller  Feedback\nProfiler Measurements with a Mercury Probe\nSEMI     MF1726     \xf3     Guide     for     Analysis     of\nCrystallographic Perfection of Silicon Wafers\nSEMI  MF1727  \xf3  Practice  for  Detection  of  Oxidation\nInduced Defects in Polished Silicon Wafers\n3. 2  Other Standards"),(0,a.yg)("p",null,"ANSI/ASQC  Z1.4  \xf3  Sampling  Procedures  and  Tables\nfor Inspection by Attributes\n1"),(0,a.yg)("p",null,"ISO  14644-1  \xf3  Cleanrooms  and  associated  controlled\nenvironments   \xf3   Part   1:   Classification   of   airborne\nparticulates\n2"),(0,a.yg)("p",null,"NOTICE:  Unless  otherwise  indicated,  all  documents\ncited shall be the latest published versions.\n4  Terminology\n4. 1      Many   terms   relating   to   silicon   technology   are\ndefined in SEMI MF1241.\n4. 2      Descriptions   of   other   epitaxial   wafer   defects\ncovered in Table 1 are given in SEMI MF154.\n4. 3    Definitions  of  selected  epi  wafer  defects,  extended\nto   consider   automatic   surface   inspection   are   given\nbelow.\n4. 3.1  mound   (epi)   \xf3   a   rounded   protrusion   on   a\nsemiconductor  wafer  surface,  which  may  have  one  or\nmore partially developed facets (see Figure 1)."),(0,a.yg)("p",null,"1 American Society for Quality Control, 611 East Wisconsin Avenue,\nMilwaukee, WI 53202. Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.asqc.org."},"www.asqc.org."),"\n2 ISO Central Secretariat, C. P. 56, CH-1211 Gen\xcbve 20,\nSwitzerland; Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.iso.ch"},"www.iso.ch"),"; available in the U.S. from\nAmerican National Standards Institute, 11 West 42nd Street, 13th\nFloor, New York, NY 10036 Website: ",(0,a.yg)("a",{parentName:"p",href:"http://www.ansi.org."},"www.ansi.org."),"\nNOTE 1:  Scattering  event  size reported  by  SSIS  will  differ\nfrom  the  physical  size  of  the  object.    The  figure  captions  in\nthe  examples  highlight  this  fact.    No  useful  method  exists  at\nthe  present  time  to  quantify  this  relationship  (see  Section\n7. 3.3.3)\n4. 3.1.1  Discussion  \xf3  Related  characteristics  include\nthe following:\n\u2022 Device  characteristics  that  may  be  affected  \xf3\ncritical  feature  dimensions,  lithographic  equipment\nfocus, gate oxide integrity.\n\u2022 Detection characteristics used for characterization\n\xf3 mound height, diameter at 50% height.\n\u2022 Discrimination        characteristics        used        for\ncharacterization \xf3 positive height:  10\xf1100 nm, or\napproximately   20%   of   the   epi   layer   thickness;\ndiameter:  0.1\xf16 \u03bcm; circular symmetry.\n\u2022 Specification    characteristics    used    for    wafer\nqualification  \xf3  number  per  wafer,  mound  height,\nheight to diameter."),(0,a.yg)("ol",{start:4},(0,a.yg)("li",{parentName:"ol"},"3.2  epi stacking fault \xf3 a two dimensional effect that\nresults   from   a   deviation   from   the   normal   stacking\nsequence  of  atoms  in  a  crystal.    ","[SEMI  MF154,  SEMI\nMF1727]","\nNOTE 2:  Discrimination  and  specification characteristics are\ngiven in this section to facilitate equipment development (see\nSection  7.3.3.3)  and  are  not  intended  for  use  in  commercial\nwafer specifications."),(0,a.yg)("li",{parentName:"ol"},"3.2.1  Discussion  \xf3  Epi  stacking  faults  are  typically\nlinked   together   into   squares   in   the   case   of   {100}\noriented  wafers,  and  triangles  in  the  case  of  {111}\noriented  wafers.    Most  stacking  faults  are  nucleated  at\nthe  epi  layer  substrate  boundary,  though  some  have\nbeen  observed  being  nucleated  further  into  the  epi\ngrowth   process.   Faults   are   aligned   along   specific\ncrystallographic  directions.    For  {100}  wafer  the  sides\nof  the  faults  are  aligned  along  <110>    directions.  The\nlength of a side is typically proportional to the epi layer\nthickness and related to the crystallographic orientation.\nIn  order  to  minimize  the  strain  around  a  stacking  fault\ncontaminants   may   diffuse   to   these   defects.      Some\nstacking  faults  may  have  an  effect  on  the  local  growth\nrate  giving  the  stacking  fault  a  three  dimension  aspect.\nThis   three   dimensional   aspect   changes   their   light\nscattering cross section when observed by an SSIS (see\nFigures   3   through   7).   Still   more   complicated   are\noverlapping  stacking  faults  which  scatter  even  more\nthan a single stacking fault of the same size (see figure\n4).   Other   types   of   defects   may   be   composites   of\nstacking  faults  and  polysilicon  growth  which  can  also\nappear  larger  than  a  single  stacking  fault  of  the  same\nlateral   dimensions   (see   Figures   5   and   6).   Related\ncharacteristics include the following:")),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 3\n\u2022 Device  characteristics  that  may  be  affected  \xf3\nleakage     and     gate     oxide     integrity,     from\ncrystallographic changes.\n\u2022 Detection characteristics used for characterization\n\xf3  side  length  and  depth,  orientation  parallel  to  a\n<110> direction.\n\u2022 Discrimination        characteristics        used        for\ncharacterization   \xf3   shape,   length   ~   epi   layer\nthickness:    1\xf110  \u03bcm.  Stacking  faults  may  cluster\n(see  Figure  7)  and  scatter  more  than  a  single\nstacking fault.\n\u2022 Specification    characteristics    used    for    wafer\nqualification  \xf3  Number  per  wafer.  Since  certain\ntypes   of   epi   stacking   faults   have   no   observed\nimpact  on  device  performance  while  others  are\nkiller defects no number can be assigned without a\nclear identification of the type of epi stacking fault\nthat is involved."),(0,a.yg)("p",null,"Figure 1\nA Mound.  Magnification 1000 times using Nomarksi Interference Microscopy. Approximate SSIS scattering\nevent size 0.22 \u03bcm."),(0,a.yg)("p",null,"23 \u03bcm"),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 4"),(0,a.yg)("p",null,"Figure 2\nThis is a  mound that does not have the sharp edges of an Epitaxial Stacking Fault, but is not as high as a\nBump.  They are typically sized much smaller in a SSIS than their actual size, but some have facets that\nscatter enough light to be more easily detected.  Some people refer to this feature as a hillock which is a type\nof mound. The shape can be either circular or square. Magnification 500 times using Nomarski Interference\nMicroscopy. Approximate SSIS event size:  0.15  \u03bcm\n20 \u03bcm"),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 5"),(0,a.yg)("p",null,"Figure 3\nThe Epi Stacking Fault (ESF) defect is a grown-in defect with 1 to 4 sides of a square visible.  Magnification\n1500 times using Nomarski Interference Microscopy. Approximate SSIS event size:  0.165 \u03bcm"),(0,a.yg)("p",null,"5 \u03bcm"),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 6"),(0,a.yg)("p",null,"Figure 4\nEpitaxial Stacking Fault.  Atomic Force Microscope (AFM) Image.  Approximate SSIS scattering event size\n0. 12 \u03bcm."),(0,a.yg)("p",null,"SEMI M11-0704 \xa9 SEMI 1988, 2004 7"),(0,a.yg)("p",null,"Figure 5\nEpitaxial Stacking Fault showing four sides and a deep depression on on side of about 20 nm.  Atomic Force\nMicroscope Image.  Approximate SSIS scattering event size, 0.30 \u03bcm."))}d.isMDXComponent=!0},2073(e,n,t){t.d(n,{A:()=>a});var i=t(6540);const a=function({pdfLink:e,pdfSize:n,title:t,description:a}){if(!e)return null;const r=e.startsWith("http"),o=(e=>{if(!e)return null;try{const n=new URL(e,r?void 0:window.location.origin);return n.pathname.split("/").pop()}catch{return e.split("/").pop()}})(e);return i.createElement("div",{className:"pdf-download-card"},i.createElement("div",{className:"pdf-download-card__header"},i.createElement("div",{className:"pdf-download-card__icon"},"\ud83d\udce5"),i.createElement("div",{className:"pdf-download-card__title"},i.createElement("h3",null,"\u4e0b\u8f7d\u5b8c\u6574PDF"),t&&i.createElement("p",{className:"pdf-download-card__doc-title"},t))),i.createElement("div",{className:"pdf-download-card__info"},i.createElement("div",{className:"pdf-download-card__meta"},i.createElement("span",{className:"pdf-download-card__label"},"\u6587\u4ef6\u5927\u5c0f:"),i.createElement("span",{className:"pdf-download-card__value"},"string"==typeof(s=n)?s:s<1048576?`${(s/1024).toFixed(1)}KB`:`${(s/1024/1024).toFixed(1)}MB`)),a&&i.createElement("div",{className:"pdf-download-card__description"},a),r&&i.createElement("div",{className:"pdf-download-card__notice"},i.createElement("span",{className:"pdf-download-card__notice-icon"},"\u2139\ufe0f"),i.createElement("span",null,"\u6b64\u6587\u4ef6\u6258\u7ba1\u5728GitHub Releases\uff0c\u53ef\u80fd\u9700\u8981GitHub\u8d26\u53f7"))),i.createElement("div",{className:"pdf-download-card__actions"},i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--primary",download:r?void 0:o,target:r?"_blank":void 0,rel:r?"noopener noreferrer":void 0},i.createElement("span",{className:"pdf-download-card__button-icon"},"\u2b07\ufe0f"),"\u4e0b\u8f7dPDF"),r&&i.createElement("a",{href:e,className:"pdf-download-card__button pdf-download-card__button--secondary",target:"_blank",rel:"noopener noreferrer"},i.createElement("span",{className:"pdf-download-card__button-icon"},"\ud83d\udd17"),"\u5728\u65b0\u7a97\u53e3\u6253\u5f00")));var s}},5680(e,n,t){t.d(n,{xA:()=>p,yg:()=>m});var i=t(6540);function a(e,n,t){return n in e?Object.defineProperty(e,n,{value:t,enumerable:!0,configurable:!0,writable:!0}):e[n]=t,e}function r(e,n){var t=Object.keys(e);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);n&&(i=i.filter(function(n){return Object.getOwnPropertyDescriptor(e,n).enumerable})),t.push.apply(t,i)}return t}function o(e){for(var n=1;n<arguments.length;n++){var t=null!=arguments[n]?arguments[n]:{};n%2?r(Object(t),!0).forEach(function(n){a(e,n,t[n])}):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(t)):r(Object(t)).forEach(function(n){Object.defineProperty(e,n,Object.getOwnPropertyDescriptor(t,n))})}return e}function s(e,n){if(null==e)return{};var t,i,a=function(e,n){if(null==e)return{};var t,i,a={},r=Object.keys(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||(a[t]=e[t]);return a}(e,n);if(Object.getOwnPropertySymbols){var r=Object.getOwnPropertySymbols(e);for(i=0;i<r.length;i++)t=r[i],n.indexOf(t)>=0||Object.prototype.propertyIsEnumerable.call(e,t)&&(a[t]=e[t])}return a}var l=i.createContext({}),c=function(e){var n=i.useContext(l),t=n;return e&&(t="function"==typeof e?e(n):o(o({},n),e)),t},p=function(e){var n=c(e.components);return i.createElement(l.Provider,{value:n},e.children)},d={inlineCode:"code",wrapper:function(e){var n=e.children;return i.createElement(i.Fragment,{},n)}},h=i.forwardRef(function(e,n){var t=e.components,a=e.mdxType,r=e.originalType,l=e.parentName,p=s(e,["components","mdxType","originalType","parentName"]),h=c(t),m=a,f=h["".concat(l,".").concat(m)]||h[m]||d[m]||r;return t?i.createElement(f,o(o({ref:n},p),{},{components:t})):i.createElement(f,o({ref:n},p))});function m(e,n){var t=arguments,a=n&&n.mdxType;if("string"==typeof e||a){var r=t.length,o=new Array(r);o[0]=h;var s={};for(var l in n)hasOwnProperty.call(n,l)&&(s[l]=n[l]);s.originalType=e,s.mdxType="string"==typeof e?e:a,o[1]=s;for(var c=2;c<r;c++)o[c]=t[c];return i.createElement.apply(null,o)}return i.createElement.apply(null,t)}h.displayName="MDXCreateElement"}}]);