// Seed: 1366462107
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input wire id_2
);
  assign id_1 = id_2;
  logic id_3;
  assign id_0 = id_2[1] + id_3;
  logic id_4;
  type_8(
      1'b0 - id_0, 1
  );
endmodule
