$date
	Thu Dec 21 15:21:37 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module InterruptRequestRegister_tb $end
$var reg 8 ! IR0_to_IR7 [7:0] $end
$var reg 8 " bitToMask [7:0] $end
$var reg 1 # readPriority $end
$var reg 1 $ readIRR $end
$var reg 3 % resetIRR [2:0] $end
$var wire 1 & risedBits [7] $end
$var wire 1 ' risedBits [6] $end
$var wire 1 ( risedBits [5] $end
$var wire 1 ) risedBits [4] $end
$var wire 1 * risedBits [3] $end
$var wire 1 + risedBits [2] $end
$var wire 1 , risedBits [1] $end
$var wire 1 - risedBits [0] $end
$var wire 1 . dataBuffer [7] $end
$var wire 1 / dataBuffer [6] $end
$var wire 1 0 dataBuffer [5] $end
$var wire 1 1 dataBuffer [4] $end
$var wire 1 2 dataBuffer [3] $end
$var wire 1 3 dataBuffer [2] $end
$var wire 1 4 dataBuffer [1] $end
$var wire 1 5 dataBuffer [0] $end
$var integer 32 6 num_random_test_cases $end
$var integer 32 7 i $end

$scope module irr_inst $end
$var wire 1 8 IR0_to_IR7 [7] $end
$var wire 1 9 IR0_to_IR7 [6] $end
$var wire 1 : IR0_to_IR7 [5] $end
$var wire 1 ; IR0_to_IR7 [4] $end
$var wire 1 < IR0_to_IR7 [3] $end
$var wire 1 = IR0_to_IR7 [2] $end
$var wire 1 > IR0_to_IR7 [1] $end
$var wire 1 ? IR0_to_IR7 [0] $end
$var wire 1 @ bitToMask [7] $end
$var wire 1 A bitToMask [6] $end
$var wire 1 B bitToMask [5] $end
$var wire 1 C bitToMask [4] $end
$var wire 1 D bitToMask [3] $end
$var wire 1 E bitToMask [2] $end
$var wire 1 F bitToMask [1] $end
$var wire 1 G bitToMask [0] $end
$var wire 1 H readPriority $end
$var wire 1 I readIRR $end
$var wire 1 J resetIRR [2] $end
$var wire 1 K resetIRR [1] $end
$var wire 1 L resetIRR [0] $end
$var reg 8 M risedBits [7:0] $end
$var reg 8 N dataBuffer [7:0] $end
$var reg 8 O interruptState [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10111000 !
b100110 "
0#
0$
b110 %
b10011000 M
bz N
b10011000 O
b1010 6
b0 7
0-
0,
0+
1*
1)
0(
0'
1&
z5
z4
z3
z2
z1
z0
z/
z.
0L
1K
1J
0I
0H
0G
1F
1E
0D
0C
1B
0A
0@
0?
0>
0=
1<
1;
1:
09
18
$end
#10
b1 7
b1000110 !
b1110010 "
1$
b10 %
1I
0J
0E
1C
1A
1>
1=
0<
0;
0:
19
08
b100 O
b100 N
05
04
13
02
01
00
0/
0.
b100 M
1+
0*
0)
0&
#20
b10 7
b1101010 !
b10110100 "
1#
0$
b110 %
1H
0I
1J
0F
1E
0A
1@
0=
1<
1:
bz N
b1001010 O
b1010 O
z5
z4
z3
z2
z1
z0
z/
z.
b1010 M
1,
0+
1*
#30
b11 7
b10110100 !
b1101111 "
0#
1$
b100 %
0H
1I
0K
1G
1F
1D
0C
1A
0@
0>
1=
0<
1;
09
18
b1010 N
b10010000 O
05
14
03
12
01
00
0/
0.
b10010000 N
b10010000 M
0,
0*
1)
1&
04
02
11
1.
#40
b100 7
b10101110 !
b1111101 "
1#
b11 %
1H
1L
1K
0J
0F
1C
1>
1<
0;
b10000010 O
b10000010 N
b10000010 M
1,
0)
14
01
#50
b101 7
b100000 !
b11100101 "
b1 %
0K
0D
0C
1@
0>
0=
0<
08
b0 O
b0 N
b0 M
0,
0&
04
0.
#60
b110 7
b1011101 !
b10001010 "
0#
b110 %
0H
0L
1K
1J
0G
1F
0E
1D
0B
0A
1?
1=
1<
1;
0:
19
b1010101 O
b1010101 N
b1010101 M
1-
1+
1)
1'
15
13
11
1/
#70
b111 7
b11001001 !
b10111001 "
0$
1G
0F
1C
1B
0=
0;
18
0I
bz N
b1000000 O
z5
z4
z3
z2
z1
z0
z/
z.
b1000000 M
0-
0+
0)
#80
b1000 7
b11010100 !
b10001110 "
1$
b101 %
1I
1L
0K
0G
1F
1E
0C
0B
0?
1=
0<
1;
b1010000 O
b1010000 N
05
04
03
02
11
00
1/
0.
b1010000 M
1)
#90
b1001 7
b11000111 !
b1011000 "
1#
0$
b11 %
1H
0I
1K
0J
0F
0E
1C
1A
0@
1?
1>
0;
bz N
b10000111 O
z5
z4
z3
z2
z1
z0
z/
z.
b10000111 M
1-
1,
1+
0)
0'
1&
#100
b1010 7
