# vsim -debugDB -suppress 12003 -suppress 3053 -logfile log1.txt work.axi_interconnect_top -voptargs="+acc" 
# Start time: 12:37:45 on Mar 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vsim-8611) Generating debug db.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__2)".
# ** Warning: axi_adapter_rd.v(502): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__4)".
# ** Warning: axi_adapter_rd.v(337): (vopt-2697) MSB -1 of part-select into 's_axi_araddr' is out of bounds.
# ** Warning: axi_adapter_rd.v(339): (vopt-2697) MSB -1 of part-select into 's_axi_araddr' is out of bounds.
# ** Warning: axi_adapter_rd.v(368): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_rd.v(393): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_rd.v(420): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_rd(fast__8)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__2)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__4)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_crossbar_addr(fast__7)".
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 19 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 19 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=19, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 145 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 145 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=145, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 37 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 37 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=37, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 10 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 10 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 19 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 19 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=19, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 10 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 10 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=10, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 145 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 145 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=145, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 73 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 73 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=73, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) Start index 37 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Warning: axi_fifo_wr.v(358): (vopt-2697) End index 37 of part-select into 'm_axi_w_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=37, depth=32, type=RAM at location axi_fifo_wr.v:135
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 28 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 28 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=28, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2685) [TFMPC] - Too few port connections for 'coupler_wrapper_instance'.  Expected 90, found 88.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_arregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_awregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2685) [TFMPC] - Too few port connections for 'coupler_wrapper_instance'.  Expected 90, found 88.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_arregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_awregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2685) [TFMPC] - Too few port connections for 'coupler_wrapper_instance'.  Expected 90, found 88.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_arregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_awregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2685) [TFMPC] - Too few port connections for 'coupler_wrapper_instance'.  Expected 90, found 88.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_arregion'.
# ** Warning: axi_interconnect_wrapper.sv(335): (vopt-2718) [TFMPC] - Missing connection for port 's_axi_awregion'.
# ** Warning: axi_interconnect_wrapper.sv(535): (vopt-2697) Start index 16 of part-select into 's_axi_awcache' is out of bounds.
# ** Warning: axi_interconnect_wrapper.sv(535): (vopt-2697) End index 19 of part-select into 's_axi_awcache' is out of bounds.
# ** Warning: axi_interconnect_wrapper.sv(535): (vopt-2697) Start index 20 of part-select into 's_axi_awcache' is out of bounds.
# ** Warning: axi_interconnect_wrapper.sv(535): (vopt-2697) End index 23 of part-select into 's_axi_awcache' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__1)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__2)".
# ** Warning: axi_adapter_wr.v(551): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(552): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(579): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(580): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__3)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__4)".
# ** Warning: axi_adapter_wr.v(385): (vopt-2697) MSB -1 of part-select into 's_axi_awaddr' is out of bounds.
# ** Warning: axi_adapter_wr.v(387): (vopt-2697) MSB -1 of part-select into 's_axi_awaddr' is out of bounds.
# ** Warning: axi_adapter_wr.v(417): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(440): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(441): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(445): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Warning: axi_adapter_wr.v(446): (vopt-2697) MSB -1 of part-select into 'addr_reg' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__5)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__6)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__7)".
# ** Note: (vopt-143) Recognized 1 FSM in module "axi_adapter_wr(fast__8)".
# ** Warning: axi_burst_write_seq.svh(70): (vopt-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(243): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(244): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(245): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(246): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(269): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(270): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(271): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(272): (vopt-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(134): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(92): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(97): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(102): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(107): (vopt-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(160): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(161): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(173): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(174): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(187): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(188): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(198): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(199): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(209): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(210): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(220): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(221): (vopt-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(112): (vopt-2250) Function "reference_queues" has no return value assignment.
# ** Warning: axi_scoreboard.sv(226): (vopt-2250) Function "pkt_compare" has no return value assignment.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 140 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 140 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=140, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 44 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 44 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=44, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 20 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 20 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=20, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 30 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 30 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=30, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 22 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 22 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=22, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 142 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 142 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=142, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 78 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 78 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=78, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) Start index 46 of part-select into 's_axi_r_reg' is out of bounds.
# ** Warning: axi_fifo_rd.v(318): (vopt-2697) End index 46 of part-select into 's_axi_r_reg' is out of bounds.
# ** Note: (vopt-4301) Memory core inferred for signal 'mem' width=46, depth=32, type=RAM at location axi_fifo_rd.v:124
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=97.
# Loading sv_std.std
# Loading work.axi_footprint_interface(fast)
# Loading work.axi_parameter_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_agent_pkg(fast)
# Loading work.axi_vip_test_pkg(fast)
# Loading work.axi_interconnect_veri_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_interconnect_top(fast)
# Loading work.axi_interface(fast__1)
# Loading work.axi_footprint_interface_sv_unit(fast)
# Loading work.axi_footprint_interface(fast__2)
# Loading work.axi_interface(fast__2)
# Loading work.axi_footprint_interface(fast__3)
# Loading work.axi_interface(fast__3)
# Loading work.axi_footprint_interface(fast__4)
# Loading work.axi_interface(fast__4)
# Loading work.axi_footprint_interface(fast__5)
# Loading work.axi_interface(fast__5)
# Loading work.axi_footprint_interface(fast__6)
# Loading work.axi_interface(fast__6)
# Loading work.axi_footprint_interface(fast__7)
# Loading work.axi_interface(fast__7)
# Loading work.axi_footprint_interface(fast__8)
# Loading work.axi_interface(fast__8)
# Loading work.axi_footprint_interface(fast__9)
# Loading work.axi_interface(fast__9)
# Loading work.axi_footprint_interface(fast__10)
# Loading work.axi_interface(fast__10)
# Loading work.axi_interconnect_pkg(fast)
# Loading work.axi_interconnect_wrapper_sv_unit(fast)
# Loading work.axi_interconnect_wrapper(fast)
# Loading work.axi_slave_interface_coupler(fast)
# Loading work.axi_fifo(fast)
# Loading work.axi_fifo_wr(fast)
# Loading work.axi_fifo_rd(fast)
# Loading work.axi_adapter(fast)
# Loading work.axi_adapter_wr(fast)
# Loading work.axi_adapter_rd(fast)
# Loading work.axi_slave_interface_coupler(fast__1)
# Loading work.axi_fifo(fast__1)
# Loading work.axi_fifo_wr(fast__1)
# Loading work.axi_fifo_rd(fast__1)
# Loading work.axi_adapter(fast__1)
# Loading work.axi_adapter_wr(fast__1)
# Loading work.axi_adapter_rd(fast__1)
# Loading work.axi_slave_interface_coupler(fast__2)
# Loading work.axi_fifo(fast__2)
# Loading work.axi_fifo_wr(fast__2)
# Loading work.axi_fifo_rd(fast__2)
# Loading work.axi_adapter(fast__2)
# Loading work.axi_adapter_wr(fast__2)
# Loading work.axi_adapter_rd(fast__2)
# Loading work.axi_slave_interface_coupler(fast__3)
# Loading work.axi_fifo(fast__3)
# Loading work.axi_fifo_wr(fast__3)
# Loading work.axi_fifo_rd(fast__3)
# Loading work.axi_adapter(fast__3)
# Loading work.axi_adapter_wr(fast__3)
# Loading work.axi_adapter_rd(fast__3)
# Loading work.axi_master_interface_coupler_wrapper(fast)
# Loading work.axi_fifo(fast__4)
# Loading work.axi_fifo_wr(fast__4)
# Loading work.axi_fifo_rd(fast__4)
# Loading work.axi_adapter(fast__4)
# Loading work.axi_adapter_wr(fast__4)
# Loading work.axi_adapter_rd(fast__4)
# Loading work.axi_master_interface_coupler_wrapper(fast__1)
# Loading work.axi_fifo(fast__5)
# Loading work.axi_fifo_wr(fast__5)
# Loading work.axi_fifo_rd(fast__5)
# Loading work.axi_adapter(fast__5)
# Loading work.axi_adapter_wr(fast__5)
# Loading work.axi_adapter_rd(fast__5)
# Loading work.axi_master_interface_coupler_wrapper(fast__2)
# Loading work.axi_fifo(fast__6)
# Loading work.axi_fifo_wr(fast__6)
# Loading work.axi_fifo_rd(fast__6)
# Loading work.axi_adapter(fast__6)
# Loading work.axi_adapter_wr(fast__6)
# Loading work.axi_adapter_rd(fast__6)
# Loading work.axi_master_interface_coupler_wrapper(fast__3)
# Loading work.axi_fifo(fast__7)
# Loading work.axi_fifo_wr(fast__7)
# Loading work.axi_fifo_rd(fast__7)
# Loading work.axi_adapter(fast__7)
# Loading work.axi_adapter_wr(fast__7)
# Loading work.axi_adapter_rd(fast__7)
# Loading work.axi_master_interface_coupler_wrapper(fast__4)
# Loading work.axi_fifo(fast__8)
# Loading work.axi_fifo_wr(fast__8)
# Loading work.axi_fifo_rd(fast__8)
# Loading work.axi_adapter(fast__8)
# Loading work.axi_adapter_wr(fast__8)
# Loading work.axi_adapter_rd(fast__8)
# Loading work.axi_crossbar(fast)
# Loading work.axi_crossbar_wr(fast)
# Loading work.axi_crossbar_addr(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.axi_register_wr(fast)
# Loading work.axi_crossbar_addr(fast__1)
# Loading work.axi_crossbar_addr(fast__2)
# Loading work.axi_crossbar_addr(fast__3)
# Loading work.arbiter(fast__1)
# Loading work.priority_encoder(fast__1)
# Loading work.axi_register_wr(fast__1)
# Loading work.axi_crossbar_rd(fast)
# Loading work.axi_crossbar_addr(fast__4)
# Loading work.axi_register_rd(fast)
# Loading work.axi_crossbar_addr(fast__5)
# Loading work.axi_crossbar_addr(fast__6)
# Loading work.axi_crossbar_addr(fast__7)
# Loading work.axi_register_rd(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (384) for port 'm_axi_rdata'. The port definition is at: axi_crossbar.v(221).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/crossbar_instance File: axi_interconnect_wrapper.sv Line: 589
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_4 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_5 File: axi_interface.sv Line: 160
# Loading /root/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# UVM_INFO @ 0: reporter [RNTST] Running test axi_interconnect_basic_test...
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_0 [uvm_test_top.env.master_agt_0] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_1 [uvm_test_top.env.master_agt_1] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_2 [uvm_test_top.env.master_agt_2] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_3 [uvm_test_top.env.master_agt_3] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_1 [uvm_test_top.env.slave_agt_1] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_2 [uvm_test_top.env.slave_agt_2] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_3 [uvm_test_top.env.slave_agt_3] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_4 [uvm_test_top.env.slave_agt_4] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_5 [uvm_test_top.env.slave_agt_5] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_cfg_0 [uvm_test_top.env.slave_cfg_0] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO interconnect_extended_test.sv(46) @ 0: uvm_test_top [TRACE]  Interconnect_extended_test is running. Using read and write sequences
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                                 Type                              Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                         axi_interconnect_basic_test       -     @523 
#   env                                axi_interconnect_env              -     @530 
#     master_agt_0                     uvm_agent                         -     @686 
#       axi_analysis_port              uvm_analysis_port                 -     @1045
#       drv                            uvm_driver #(REQ,RSP)             -     @985 
#         outbound_read_transactions   uvm_analysis_port                 -     @1016
#         outbound_write_transactions  uvm_analysis_port                 -     @1008
#         rsp_port                     uvm_analysis_port                 -     @1000
#         seq_item_port                uvm_seq_item_pull_port            -     @992 
#       mon                            uvm_monitor                       -     @1026
#         axi_analysis_port            uvm_analysis_port                 -     @1033
#       sqr                            uvm_sequencer                     -     @766 
#         inbound_read_transactions    uvm_analysis_export               -     @977 
#         inbound_write_transactions   uvm_analysis_export               -     @969 
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @922 
#           analysis_export            uvm_analysis_imp                  -     @961 
#           get_ap                     uvm_analysis_port                 -     @953 
#           get_peek_export            uvm_get_peek_imp                  -     @937 
#           put_ap                     uvm_analysis_port                 -     @945 
#           put_export                 uvm_put_imp                       -     @929 
#         rsp_export                   uvm_analysis_export               -     @773 
#         seq_item_export              uvm_seq_item_pull_imp             -     @867 
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @875 
#           analysis_export            uvm_analysis_imp                  -     @914 
#           get_ap                     uvm_analysis_port                 -     @906 
#           get_peek_export            uvm_get_peek_imp                  -     @890 
#           put_ap                     uvm_analysis_port                 -     @898 
#           put_export                 uvm_put_imp                       -     @882 
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_1                     uvm_agent                         -     @693 
#       axi_analysis_port              uvm_analysis_port                 -     @1343
#       drv                            uvm_driver #(REQ,RSP)             -     @1283
#         outbound_read_transactions   uvm_analysis_port                 -     @1314
#         outbound_write_transactions  uvm_analysis_port                 -     @1306
#         rsp_port                     uvm_analysis_port                 -     @1298
#         seq_item_port                uvm_seq_item_pull_port            -     @1290
#       mon                            uvm_monitor                       -     @1324
#         axi_analysis_port            uvm_analysis_port                 -     @1331
#       sqr                            uvm_sequencer                     -     @1064
#         inbound_read_transactions    uvm_analysis_export               -     @1275
#         inbound_write_transactions   uvm_analysis_export               -     @1267
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1220
#           analysis_export            uvm_analysis_imp                  -     @1259
#           get_ap                     uvm_analysis_port                 -     @1251
#           get_peek_export            uvm_get_peek_imp                  -     @1235
#           put_ap                     uvm_analysis_port                 -     @1243
#           put_export                 uvm_put_imp                       -     @1227
#         rsp_export                   uvm_analysis_export               -     @1071
#         seq_item_export              uvm_seq_item_pull_imp             -     @1165
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1173
#           analysis_export            uvm_analysis_imp                  -     @1212
#           get_ap                     uvm_analysis_port                 -     @1204
#           get_peek_export            uvm_get_peek_imp                  -     @1188
#           put_ap                     uvm_analysis_port                 -     @1196
#           put_export                 uvm_put_imp                       -     @1180
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_2                     uvm_agent                         -     @700 
#       axi_analysis_port              uvm_analysis_port                 -     @1641
#       drv                            uvm_driver #(REQ,RSP)             -     @1581
#         outbound_read_transactions   uvm_analysis_port                 -     @1612
#         outbound_write_transactions  uvm_analysis_port                 -     @1604
#         rsp_port                     uvm_analysis_port                 -     @1596
#         seq_item_port                uvm_seq_item_pull_port            -     @1588
#       mon                            uvm_monitor                       -     @1622
#         axi_analysis_port            uvm_analysis_port                 -     @1629
#       sqr                            uvm_sequencer                     -     @1362
#         inbound_read_transactions    uvm_analysis_export               -     @1573
#         inbound_write_transactions   uvm_analysis_export               -     @1565
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1518
#           analysis_export            uvm_analysis_imp                  -     @1557
#           get_ap                     uvm_analysis_port                 -     @1549
#           get_peek_export            uvm_get_peek_imp                  -     @1533
#           put_ap                     uvm_analysis_port                 -     @1541
#           put_export                 uvm_put_imp                       -     @1525
#         rsp_export                   uvm_analysis_export               -     @1369
#         seq_item_export              uvm_seq_item_pull_imp             -     @1463
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1471
#           analysis_export            uvm_analysis_imp                  -     @1510
#           get_ap                     uvm_analysis_port                 -     @1502
#           get_peek_export            uvm_get_peek_imp                  -     @1486
#           put_ap                     uvm_analysis_port                 -     @1494
#           put_export                 uvm_put_imp                       -     @1478
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_3                     uvm_agent                         -     @707 
#       axi_analysis_port              uvm_analysis_port                 -     @1939
#       drv                            uvm_driver #(REQ,RSP)             -     @1879
#         outbound_read_transactions   uvm_analysis_port                 -     @1910
#         outbound_write_transactions  uvm_analysis_port                 -     @1902
#         rsp_port                     uvm_analysis_port                 -     @1894
#         seq_item_port                uvm_seq_item_pull_port            -     @1886
#       mon                            uvm_monitor                       -     @1920
#         axi_analysis_port            uvm_analysis_port                 -     @1927
#       sqr                            uvm_sequencer                     -     @1660
#         inbound_read_transactions    uvm_analysis_export               -     @1871
#         inbound_write_transactions   uvm_analysis_export               -     @1863
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1816
#           analysis_export            uvm_analysis_imp                  -     @1855
#           get_ap                     uvm_analysis_port                 -     @1847
#           get_peek_export            uvm_get_peek_imp                  -     @1831
#           put_ap                     uvm_analysis_port                 -     @1839
#           put_export                 uvm_put_imp                       -     @1823
#         rsp_export                   uvm_analysis_export               -     @1667
#         seq_item_export              uvm_seq_item_pull_imp             -     @1761
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1769
#           analysis_export            uvm_analysis_imp                  -     @1808
#           get_ap                     uvm_analysis_port                 -     @1800
#           get_peek_export            uvm_get_peek_imp                  -     @1784
#           put_ap                     uvm_analysis_port                 -     @1792
#           put_export                 uvm_put_imp                       -     @1776
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     scr                              interconnect_scoreboard           -     @595 
#       M0_imp                         uvm_analysis_imp_M0               -     @602 
#       M1_imp                         uvm_analysis_imp_M1               -     @610 
#       M2_imp                         uvm_analysis_imp_M2               -     @618 
#       M3_imp                         uvm_analysis_imp_M3               -     @626 
#       S0_imp                         uvm_analysis_imp_S0               -     @634 
#       S1_imp                         uvm_analysis_imp_S1               -     @642 
#       S2_imp                         uvm_analysis_imp_S2               -     @650 
#       S3_imp                         uvm_analysis_imp_S3               -     @658 
#       S4_imp                         uvm_analysis_imp_S4               -     @666 
#       S5_imp                         uvm_analysis_imp_S5               -     @674 
#     slave_agt_1                      uvm_agent                         -     @727 
#       axi_analysis_port              uvm_analysis_port                 -     @2015
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @1958
#         req_port                     uvm_analysis_port                 -     @1981
#         rsp_port                     uvm_analysis_port                 -     @1973
#         seq_item_port                uvm_seq_item_pull_port            -     @1965
#       mon                            uvm_monitor                       -     @1991
#         axi_analysis_port            uvm_analysis_port                 -     @1998
#     slave_agt_2                      uvm_agent                         -     @734 
#       axi_analysis_port              uvm_analysis_port                 -     @2084
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2029
#         req_port                     uvm_analysis_port                 -     @2052
#         rsp_port                     uvm_analysis_port                 -     @2044
#         seq_item_port                uvm_seq_item_pull_port            -     @2036
#       mon                            uvm_monitor                       -     @2062
#         axi_analysis_port            uvm_analysis_port                 -     @2069
#     slave_agt_3                      uvm_agent                         -     @741 
#       axi_analysis_port              uvm_analysis_port                 -     @2153
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2098
#         req_port                     uvm_analysis_port                 -     @2121
#         rsp_port                     uvm_analysis_port                 -     @2113
#         seq_item_port                uvm_seq_item_pull_port            -     @2105
#       mon                            uvm_monitor                       -     @2131
#         axi_analysis_port            uvm_analysis_port                 -     @2138
#     slave_agt_4                      uvm_agent                         -     @748 
#       axi_analysis_port              uvm_analysis_port                 -     @2222
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2167
#         req_port                     uvm_analysis_port                 -     @2190
#         rsp_port                     uvm_analysis_port                 -     @2182
#         seq_item_port                uvm_seq_item_pull_port            -     @2174
#       mon                            uvm_monitor                       -     @2200
#         axi_analysis_port            uvm_analysis_port                 -     @2207
#     slave_agt_5                      uvm_agent                         -     @755 
#       axi_analysis_port              uvm_analysis_port                 -     @2291
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2236
#         req_port                     uvm_analysis_port                 -     @2259
#         rsp_port                     uvm_analysis_port                 -     @2251
#         seq_item_port                uvm_seq_item_pull_port            -     @2243
#       mon                            uvm_monitor                       -     @2269
#         axi_analysis_port            uvm_analysis_port                 -     @2276
#     slave_cfg_0                      uvm_agent                         -     @720 
#       axi_analysis_port              uvm_analysis_port                 -     @2360
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2305
#         req_port                     uvm_analysis_port                 -     @2328
#         rsp_port                     uvm_analysis_port                 -     @2320
#         seq_item_port                uvm_seq_item_pull_port            -     @2312
#       mon                            uvm_monitor                       -     @2338
#         axi_analysis_port            uvm_analysis_port                 -     @2345
# ----------------------------------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_3.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_2.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_1.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_0.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# from interface write task of aw channel 
#                65000data_write_queue =1
#                65000data_write_queue =1
#                75000data_write_queue =1 2
#                75000data_write_queue =2
#                85000data_write_queue =1 2 3
#                85000data_write_queue =3
#                95000data_write_queue =1 2 3 4
#                95000data_write_queue =4
#               105000data_write_queue =1 2 3 4 5
#               105000data_write_queue =5
#               105000mon_w data_size =5 stobe_size=5
#               105000##################$$$$$$$$$$$$$$$ data write[0] =1
#               105000##################$$$$$$$$$$$$$$$ data write[1] =2
#               105000##################$$$$$$$$$$$$$$$ data write[2] =3
#               105000##################$$$$$$$$$$$$$$$ data write[3] =4
#               105000##################$$$$$$$$$$$$$$$ data write[4] =5
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 115000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3177    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    50000    
# ----------------------------------------------------------
# 
#               115000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               115000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#               165000data_write_queue =1
#               165000data_write_queue =1
#               175000data_write_queue =1 2
#               175000data_write_queue =2
#               185000data_write_queue =1 2 3
#               185000data_write_queue =3
#               195000data_write_queue =1 2 3 4
#               195000data_write_queue =4
#               195000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               195000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO interconnect_extended_test.sv(74) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(77) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               205000data_write_queue =1 2 3 4 5
#               205000data_write_queue =5
#               205000mon_w data_size =5 stobe_size=5
#               205000##################$$$$$$$$$$$$$$$ data write[0] =1
#               205000##################$$$$$$$$$$$$$$$ data write[1] =2
#               205000##################$$$$$$$$$$$$$$$ data write[2] =3
#               205000##################$$$$$$$$$$$$$$$ data write[3] =4
#               205000##################$$$$$$$$$$$$$$$ data write[4] =5
#               215000data_write_queue =1
#               215000data_write_queue =1
#               255000data_write_queue =1 1
#               255000data_write_queue =1
#               265000data_write_queue =1 1 2
#               265000data_write_queue =2
#               275000data_write_queue =1 1 2 3
#               275000data_write_queue =3
#               285000data_write_queue =1 1 2 3 4
#               285000data_write_queue =4
#               285000mon_w data_size =5 stobe_size=5
#               285000##################$$$$$$$$$$$$$$$ data write[0] =1
#               285000##################$$$$$$$$$$$$$$$ data write[1] =1
#               285000##################$$$$$$$$$$$$$$$ data write[2] =2
#               285000##################$$$$$$$$$$$$$$$ data write[3] =3
#               285000##################$$$$$$$$$$$$$$$ data write[4] =4
# UVM_INFO @ 295000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 295000: reporter [MISCMP] 1 Miscompare(s) for object t@3218 vs. t@2397
# UVM_ERROR axi_scoreboard.sv(251) @ 295000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3218    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @2397    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h1      
#     [2]                 integral           1024  'h2      
#     [3]                 integral           1024  'h3      
#     [4]                 integral           1024  'h4      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               315000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x1
# UVM_INFO axi_monitor.svh(481) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x2
# UVM_INFO axi_monitor.svh(481) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x3
# UVM_INFO axi_monitor.svh(481) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x4
# UVM_INFO axi_monitor.svh(504) @ 335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 0, latency: 16 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 365000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3188    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    80000    
# ----------------------------------------------------------
# 
#               365000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               365000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO @ 375000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 375000: reporter [MISCMP] 1 Miscompare(s) for object t@3733 vs. t@3833
# UVM_ERROR axi_scoreboard.sv(251) @ 375000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3733    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h1      
#     [2]                 integral           1024  'h2      
#     [3]                 integral           1024  'h3      
#     [4]                 integral           1024  'h4      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h10     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3833    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h1d     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO interconnect_extended_test.sv(79) @ 375000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(81) @ 375000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#               405000data_write_queue =1
#               405000data_write_queue =1
#               415000data_write_queue =1 2
#               415000data_write_queue =2
#               415000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               415000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               425000data_write_queue =1 2 3
#               425000data_write_queue =3
#               435000data_write_queue =1 2 3 4
#               435000data_write_queue =4
#               445000data_write_queue =1 2 3 4 5
#               445000data_write_queue =5
#               445000mon_w data_size =5 stobe_size=5
#               445000##################$$$$$$$$$$$$$$$ data write[0] =1
#               445000##################$$$$$$$$$$$$$$$ data write[1] =2
#               445000##################$$$$$$$$$$$$$$$ data write[2] =3
#               445000##################$$$$$$$$$$$$$$$ data write[3] =4
#               445000##################$$$$$$$$$$$$$$$ data write[4] =5
#               455000data_write_queue =5
#               455000data_write_queue =5
#               495000data_write_queue =5 1
#               495000data_write_queue =1
#               515000data_write_queue =5 1 2
#               515000data_write_queue =2
#               535000data_write_queue =5 1 2 3
#               535000data_write_queue =3
#               555000data_write_queue =5 1 2 3 4
#               555000data_write_queue =4
#               555000mon_w data_size =5 stobe_size=5
#               555000##################$$$$$$$$$$$$$$$ data write[0] =0
#               555000##################$$$$$$$$$$$$$$$ data write[1] =0
#               555000##################$$$$$$$$$$$$$$$ data write[2] =0
#               555000##################$$$$$$$$$$$$$$$ data write[3] =0
#               555000##################$$$$$$$$$$$$$$$ data write[4] =0
#               565000@@@@@@@@@response
# UVM_INFO @ 565000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 565000: reporter [MISCMP] 1 Miscompare(s) for object t@3868 vs. t@3598
# UVM_ERROR axi_scoreboard.sv(275) @ 565000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@276} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3598    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h0      
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h0      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel 
# from interface write task of aw channel ......... 
#               585000data_write_queue =17
#               585000data_write_queue =11
#               585000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               585000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_monitor.svh(476) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x80, data[0]: 0x0, byte_en: 0x0, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x0
# UVM_INFO axi_monitor.svh(481) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 585000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1, latency: 16 cycles
#               595000data_write_queue =17 8704
#               595000data_write_queue =2200
#               605000data_write_queue =17 8704 3342336
#               605000data_write_queue =330000
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 615000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3198    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    110000   
# ----------------------------------------------------------
# 
#               615000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               615000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#               615000data_write_queue =17 8704 3342336 1140850688
#               615000data_write_queue =44000000
# UVM_INFO @ 625000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 625000: reporter [MISCMP] 1 Miscompare(s) for object t@4355 vs. t@4485
# UVM_ERROR axi_scoreboard.sv(275) @ 625000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE RESPONSE, expected is 
# '{@axi_seq_item@373} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4485    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h2d     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(295) @ 625000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4279       
#   id                    integral           32    'h0         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h0         
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    575000      
# -------------------------------------------------------------
# 
#               625000data_write_queue =17 8704 3342336 1140850688 365072220160
#               625000data_write_queue =5500000000
#               625000mon_w data_size =5 stobe_size=5
#               625000##################$$$$$$$$$$$$$$$ data write[0] =17
#               625000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               625000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               625000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               625000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# from interface write task of aw channel 
#               645000data_write_queue =1
#               645000data_write_queue =1
#               655000data_write_queue =1 2
#               655000data_write_queue =2
# from interface write task of aw channel 
#               655000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               655000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               665000data_write_queue =1 2 3
#               665000data_write_queue =3
#               675000data_write_queue =1 2 3 4
#               675000data_write_queue =4
#               675000data_write_queue =17
#               675000data_write_queue =11
#               685000data_write_queue =1 2 3 4 5
#               685000data_write_queue =5
#               685000mon_w data_size =5 stobe_size=5
#               685000##################$$$$$$$$$$$$$$$ data write[0] =1
#               685000##################$$$$$$$$$$$$$$$ data write[1] =2
#               685000##################$$$$$$$$$$$$$$$ data write[2] =3
#               685000##################$$$$$$$$$$$$$$$ data write[3] =4
#               685000##################$$$$$$$$$$$$$$$ data write[4] =5
#               685000data_write_queue =17 8704
#               685000data_write_queue =2200
#               695000data_write_queue =17 8704 3342336
#               695000data_write_queue =330000
#               705000data_write_queue =17 8704 3342336 1140850688
#               705000data_write_queue =44000000
#               705000data_write_queue =5
#               705000data_write_queue =5
#               715000data_write_queue =17 8704 3342336 1140850688 365072220160
#               715000data_write_queue =5500000000
#               715000mon_w data_size =5 stobe_size=5
#               715000##################$$$$$$$$$$$$$$$ data write[0] =17
#               715000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               715000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               715000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               715000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO interconnect_extended_test.sv(102) @ 725000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(105) @ 725000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               735000data_write_queue =5 17
#               735000data_write_queue =11
#               765000data_write_queue =5 17 0
#               765000data_write_queue =0
#               795000data_write_queue =5 17 0 51
#               795000data_write_queue =33
#               825000data_write_queue =5 17 0 51 0
#               825000data_write_queue =0
#               825000mon_w data_size =5 stobe_size=5
#               825000##################$$$$$$$$$$$$$$$ data write[0] =5
#               825000##################$$$$$$$$$$$$$$$ data write[1] =17
#               825000##################$$$$$$$$$$$$$$$ data write[2] =0
#               825000##################$$$$$$$$$$$$$$$ data write[3] =51
#               825000##################$$$$$$$$$$$$$$$ data write[4] =0
#               825000@@@@@@@@@response
# UVM_INFO @ 835000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 835000: reporter [MISCMP] 1 Miscompare(s) for object t@4555 vs. t@4268
# UVM_ERROR axi_scoreboard.sv(275) @ 835000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@413} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4268    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h5      
#     [1]                 integral           1024  'h11     
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h33     
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x5, byte_en: 0x3, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x5
# UVM_INFO axi_monitor.svh(481) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 835000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 512, latency: 20 cycles
#               855000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               855000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 875000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4405       
#   id                    integral           32    'h1         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h10        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    605000      
# -------------------------------------------------------------
# 
#               875000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               875000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(107) @ 885000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(109) @ 885000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
#               895000data_write_queue =17
#               895000data_write_queue =11
# from interface write task of aw channel 
#               905000data_write_queue =17 8704
#               905000data_write_queue =2200
#               915000data_write_queue =17 8704 3342336
#               915000data_write_queue =330000
#               915000data_write_queue =85
#               915000data_write_queue =55
#               925000data_write_queue =17 8704 3342336 1140850688
#               925000data_write_queue =44000000
#               935000data_write_queue =17 8704 3342336 1140850688 365072220160
#               935000data_write_queue =5500000000
#               935000mon_w data_size =5 stobe_size=5
#               935000##################$$$$$$$$$$$$$$$ data write[0] =17
#               935000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               935000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               935000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               935000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#               955000data_write_queue =85 1
#               955000data_write_queue =1
#               995000data_write_queue =85 1 2
#               995000data_write_queue =2
#              1035000data_write_queue =85 1 2 3
#              1035000data_write_queue =3
#              1075000data_write_queue =85 1 2 3 4
#              1075000data_write_queue =4
#              1075000mon_w data_size =5 stobe_size=5
#              1075000##################$$$$$$$$$$$$$$$ data write[0] =85
#              1075000##################$$$$$$$$$$$$$$$ data write[1] =0
#              1075000##################$$$$$$$$$$$$$$$ data write[2] =0
#              1075000##################$$$$$$$$$$$$$$$ data write[3] =0
#              1075000##################$$$$$$$$$$$$$$$ data write[4] =0
# from interface write task of aw channel 
#              1085000@@@@@@@@@response
# UVM_INFO @ 1085000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1085000: reporter [MISCMP] 1 Miscompare(s) for object t@4495 vs. t@5395
# UVM_ERROR axi_scoreboard.sv(275) @ 1085000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@401} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @5395    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h55     
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
#              1095000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1095000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_monitor.svh(476) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x100, data[0]: 0x55, byte_en: 0x1, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x55
# UVM_INFO axi_monitor.svh(481) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 1105000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 2, latency: 24 cycles
#              1115000data_write_queue =43537
#              1115000data_write_queue =aa11
#              1125000data_write_queue =43537 3139567616
#              1125000data_write_queue =bb220000
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1135000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3253    
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    140000   
# ----------------------------------------------------------
# 
#              1135000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1135000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1135000data_write_queue =43537 3139567616 52275
#              1135000data_write_queue =cc33
#              1135000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1135000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO @ 1145000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1145000: reporter [MISCMP] 1 Miscompare(s) for object t@6597 vs. t@6797
# UVM_ERROR axi_scoreboard.sv(275) @ 1145000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE RESPONSE, expected is 
# '{@axi_seq_item@821} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6797    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h49     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1145000data_write_queue =43537 3139567616 52275 3712221184
#              1145000data_write_queue =dd440000
#              1155000data_write_queue =1
#              1155000data_write_queue =1
# UVM_INFO axi_master_driver.svh(295) @ 1155000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6426     
#   id                    integral           32    'h0       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h4       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1085000   
# -----------------------------------------------------------
# 
#              1155000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1155000data_write_queue =ee55
#              1155000mon_w data_size =5 stobe_size=5
#              1155000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1155000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1155000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1155000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1155000##################$$$$$$$$$$$$$$$ data write[4] =61013
# from interface write task of aw channel 
#              1165000data_write_queue =1 2
#              1165000data_write_queue =2
#              1175000data_write_queue =1 2 3
#              1175000data_write_queue =3
# from interface write task of aw channel 
#              1175000data_write_queue =43537
#              1175000data_write_queue =aa11
#              1175000data_write_queue =5
#              1175000data_write_queue =5
#              1185000data_write_queue =1 2 3 4
#              1185000data_write_queue =4
#              1185000data_write_queue =43537 3139567616
#              1185000data_write_queue =bb220000
#              1195000data_write_queue =1 2 3 4 5
#              1195000data_write_queue =5
#              1195000mon_w data_size =5 stobe_size=5
#              1195000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1195000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1195000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1195000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1195000##################$$$$$$$$$$$$$$$ data write[4] =5
#              1195000data_write_queue =43537 3139567616 52275
#              1195000data_write_queue =cc33
#              1205000data_write_queue =43537 3139567616 52275 3712221184
#              1205000data_write_queue =dd440000
#              1205000data_write_queue =5 17
#              1205000data_write_queue =11
#              1215000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1215000data_write_queue =ee55
#              1215000mon_w data_size =5 stobe_size=5
#              1215000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1215000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1215000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1215000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1215000##################$$$$$$$$$$$$$$$ data write[4] =61013
# UVM_INFO interconnect_extended_test.sv(130) @ 1235000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(133) @ 1235000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#              1235000data_write_queue =5 17 0
#              1235000data_write_queue =0
#              1265000data_write_queue =5 17 0 51
#              1265000data_write_queue =33
#              1295000data_write_queue =5 17 0 51 0
#              1295000data_write_queue =0
#              1295000mon_w data_size =5 stobe_size=5
#              1295000##################$$$$$$$$$$$$$$$ data write[0] =5
#              1295000##################$$$$$$$$$$$$$$$ data write[1] =17
#              1295000##################$$$$$$$$$$$$$$$ data write[2] =0
#              1295000##################$$$$$$$$$$$$$$$ data write[3] =51
#              1295000##################$$$$$$$$$$$$$$$ data write[4] =0
# UVM_INFO @ 1305000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1305000: reporter [MISCMP] 1 Miscompare(s) for object t@5645 vs. t@6482
# UVM_ERROR axi_scoreboard.sv(275) @ 1305000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@631} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6482    
#   id                    integral           32    'h201    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h5      
#     [1]                 integral           1024  'h11     
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h33     
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1315000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0x5, byte_en: 0x3, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x5
# UVM_INFO axi_monitor.svh(481) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 1335000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 513, latency: 21 cycles
#              1355000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1355000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1365000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4515       
#   id                    integral           32    'h2         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h20        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    635000      
# -------------------------------------------------------------
# 
#              1365000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1365000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#              1395000data_write_queue =85
#              1395000data_write_queue =55
#              1415000data_write_queue =17
#              1415000data_write_queue =11
#              1425000data_write_queue =17 8704
#              1425000data_write_queue =2200
#              1435000data_write_queue =17 8704 3342336
#              1435000data_write_queue =330000
#              1435000data_write_queue =85 0
#              1435000data_write_queue =0
#              1445000data_write_queue =17 8704 3342336 1140850688
#              1445000data_write_queue =44000000
#              1455000data_write_queue =17 8704 3342336 1140850688 365072220160
#              1455000data_write_queue =5500000000
#              1455000mon_w data_size =5 stobe_size=5
#              1455000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1455000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1455000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              1455000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              1455000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#              1475000data_write_queue =85 0 0
#              1475000data_write_queue =0
#              1515000data_write_queue =85 0 0 0
#              1515000data_write_queue =0
#              1555000data_write_queue =85 0 0 0 0
#              1555000data_write_queue =0
#              1555000mon_w data_size =5 stobe_size=5
#              1555000##################$$$$$$$$$$$$$$$ data write[0] =85
#              1555000##################$$$$$$$$$$$$$$$ data write[1] =0
#              1555000##################$$$$$$$$$$$$$$$ data write[2] =0
#              1555000##################$$$$$$$$$$$$$$$ data write[3] =0
#              1555000##################$$$$$$$$$$$$$$$ data write[4] =0
# UVM_INFO @ 1565000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1565000: reporter [MISCMP] 1 Miscompare(s) for object t@6937 vs. t@7817
# UVM_ERROR axi_scoreboard.sv(275) @ 1565000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@889} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @7817    
#   id                    integral           32    'h400    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h4      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h55     
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1575000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x4, data[0]: 0x55, byte_en: 0x1, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x55
# UVM_INFO axi_monitor.svh(481) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 1595000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1024, latency: 24 cycles
#              1615000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1615000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1625000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6617     
#   id                    integral           32    'h1       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h8       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1115000   
# -----------------------------------------------------------
# 
#              1625000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1625000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(135) @ 1635000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(137) @ 1635000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              1655000data_write_queue =43537
#              1655000data_write_queue =aa11
#              1655000data_write_queue =61013
#              1655000data_write_queue =ee55
#              1665000data_write_queue =43537 3139567616
#              1665000data_write_queue =bb220000
#              1665000data_write_queue =61013 1
#              1665000data_write_queue =1
#              1675000data_write_queue =43537 3139567616 52275
#              1675000data_write_queue =cc33
#              1675000data_write_queue =61013 1 2
#              1675000data_write_queue =2
#              1685000data_write_queue =43537 3139567616 52275 3712221184
#              1685000data_write_queue =dd440000
#              1685000data_write_queue =61013 1 2 3
#              1685000data_write_queue =3
#              1695000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1695000data_write_queue =ee55
#              1695000mon_w data_size =5 stobe_size=5
#              1695000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1695000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1695000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1695000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1695000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              1695000data_write_queue =61013 1 2 3 4
#              1695000data_write_queue =4
#              1695000mon_w data_size =5 stobe_size=5
#              1695000##################$$$$$$$$$$$$$$$ data write[0] =61013
#              1695000##################$$$$$$$$$$$$$$$ data write[1] =0
#              1695000##################$$$$$$$$$$$$$$$ data write[2] =0
#              1695000##################$$$$$$$$$$$$$$$ data write[3] =0
#              1695000##################$$$$$$$$$$$$$$$ data write[4] =0
# UVM_INFO @ 1705000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1705000: reporter [MISCMP] 1 Miscompare(s) for object t@6807 vs. t@9482
# UVM_ERROR axi_scoreboard.sv(275) @ 1705000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@863} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @9482    
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'hee55   
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1715000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x180, data[0]: 0xee55, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xee55
# UVM_INFO axi_monitor.svh(481) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 1735000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 3, latency: 12 cycles
#              1745000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1745000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1765000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3323    
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    170000   
# ----------------------------------------------------------
# 
#              1765000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1765000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO @ 1775000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1775000: reporter [MISCMP] 1 Miscompare(s) for object t@10652 vs. t@10872
# UVM_ERROR axi_scoreboard.sv(275) @ 1775000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE RESPONSE, expected is 
# '{@axi_seq_item@1632} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10872   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h6f     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1795000data_write_queue =5
#              1795000data_write_queue =5
#              1815000data_write_queue =5 17
#              1815000data_write_queue =11
# from interface write task of aw channel 
#              1835000data_write_queue =5 17 0
#              1835000data_write_queue =0
# from interface write task of aw channel ......... 
#              1845000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1845000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1855000data_write_queue =170
#              1855000data_write_queue =aa
#              1855000data_write_queue =5 17 0 51
#              1855000data_write_queue =33
#              1865000data_write_queue =170 187
#              1865000data_write_queue =bb
#              1875000data_write_queue =170 187 204
#              1875000data_write_queue =cc
#              1875000data_write_queue =5 17 0 51 0
#              1875000data_write_queue =0
#              1875000mon_w data_size =5 stobe_size=5
#              1875000##################$$$$$$$$$$$$$$$ data write[0] =5
#              1875000##################$$$$$$$$$$$$$$$ data write[1] =17
#              1875000##################$$$$$$$$$$$$$$$ data write[2] =0
#              1875000##################$$$$$$$$$$$$$$$ data write[3] =51
#              1875000##################$$$$$$$$$$$$$$$ data write[4] =0
#              1885000data_write_queue =170 187 204 221
#              1885000data_write_queue =dd
# UVM_INFO @ 1885000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1885000: reporter [MISCMP] 1 Miscompare(s) for object t@8302 vs. t@10427
# UVM_ERROR axi_scoreboard.sv(275) @ 1885000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1162} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10427   
#   id                    integral           32    'h202    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h20     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h5      
#     [1]                 integral           1024  'h11     
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h33     
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(295) @ 1895000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11263   
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1835000  
# ----------------------------------------------------------
# 
#              1895000data_write_queue =170 187 204 221 238
#              1895000data_write_queue =ee
#              1895000mon_w data_size =5 stobe_size=5
#              1895000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1895000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1895000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1895000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1895000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1895000@@@@@@@@@response
# from interface write task of aw channel 
# UVM_INFO axi_monitor.svh(476) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x20, data[0]: 0x5, byte_en: 0x3, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x5
# UVM_INFO axi_monitor.svh(481) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 1915000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 514, latency: 16 cycles
#              1925000data_write_queue =170
#              1925000data_write_queue =aa
#              1935000data_write_queue =170 187
#              1935000data_write_queue =bb
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1945000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4650       
#   id                    integral           32    'h3         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h30        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    665000      
# -------------------------------------------------------------
# 
#              1945000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1945000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1945000data_write_queue =170 187 204
#              1945000data_write_queue =cc
#              1945000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1945000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1955000data_write_queue =170 187 204 221
#              1955000data_write_queue =dd
#              1965000data_write_queue =170 187 204 221 238
#              1965000data_write_queue =ee
#              1965000mon_w data_size =5 stobe_size=5
#              1965000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1965000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1965000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1965000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1965000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1975000data_write_queue =85
#              1975000data_write_queue =55
# UVM_INFO interconnect_extended_test.sv(157) @ 1985000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(160) @ 1985000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
# from interface write task of aw channel 
#              1985000data_write_queue =17
#              1985000data_write_queue =11
#              1985000data_write_queue =85 0
#              1985000data_write_queue =0
#              1995000data_write_queue =17 8704
#              1995000data_write_queue =2200
#              1995000data_write_queue =85 0 0
#              1995000data_write_queue =0
#              2005000data_write_queue =17 8704 3342336
#              2005000data_write_queue =330000
#              2005000data_write_queue =85 0 0 0
#              2005000data_write_queue =0
#              2015000data_write_queue =17 8704 3342336 1140850688
#              2015000data_write_queue =44000000
#              2015000data_write_queue =85 0 0 0 0
#              2015000data_write_queue =0
#              2015000mon_w data_size =5 stobe_size=5
#              2015000##################$$$$$$$$$$$$$$$ data write[0] =85
#              2015000##################$$$$$$$$$$$$$$$ data write[1] =0
#              2015000##################$$$$$$$$$$$$$$$ data write[2] =0
#              2015000##################$$$$$$$$$$$$$$$ data write[3] =0
#              2015000##################$$$$$$$$$$$$$$$ data write[4] =0
#              2015000@@@@@@@@@response
#              2025000data_write_queue =17 8704 3342336 1140850688 365072220160
#              2025000data_write_queue =5500000000
#              2025000mon_w data_size =5 stobe_size=5
#              2025000##################$$$$$$$$$$$$$$$ data write[0] =17
#              2025000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              2025000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              2025000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              2025000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO @ 2025000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2025000: reporter [MISCMP] 1 Miscompare(s) for object t@9987 vs. t@11649
# UVM_ERROR axi_scoreboard.sv(275) @ 2025000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1499} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @11649   
#   id                    integral           32    'h401    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h8      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h55     
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'h0      
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'h0      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h0      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h0      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x8, data[0]: 0x55, byte_en: 0x1, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x55
# UVM_INFO axi_monitor.svh(481) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 2025000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1025, latency: 10 cycles
#              2045000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2045000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2065000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6757     
#   id                    integral           32    'h2       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'hc       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1145000   
# -----------------------------------------------------------
# 
#              2065000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2065000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              2085000data_write_queue =43537
#              2085000data_write_queue =aa11
# from interface write task of aw channel 
#              2095000data_write_queue =43537 3139567616
#              2095000data_write_queue =bb220000
#              2105000data_write_queue =43537 3139567616 52275
#              2105000data_write_queue =cc33
#              2105000data_write_queue =61013
#              2105000data_write_queue =ee55
#              2115000data_write_queue =43537 3139567616 52275 3712221184
#              2115000data_write_queue =dd440000
#              2125000data_write_queue =43537 3139567616 52275 3712221184 61013
#              2125000data_write_queue =ee55
#              2125000mon_w data_size =5 stobe_size=5
#              2125000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2125000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              2125000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2125000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              2125000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2135000data_write_queue =61013 43690
#              2135000data_write_queue =aaaa
#              2165000data_write_queue =61013 43690 48059
#              2165000data_write_queue =bbbb
#              2195000data_write_queue =61013 43690 48059 52428
#              2195000data_write_queue =cccc
#              2225000data_write_queue =61013 43690 48059 52428 56797
#              2225000data_write_queue =dddd
#              2225000mon_w data_size =5 stobe_size=5
#              2225000##################$$$$$$$$$$$$$$$ data write[0] =61013
#              2225000##################$$$$$$$$$$$$$$$ data write[1] =0
#              2225000##################$$$$$$$$$$$$$$$ data write[2] =187
#              2225000##################$$$$$$$$$$$$$$$ data write[3] =0
#              2225000##################$$$$$$$$$$$$$$$ data write[4] =221
# UVM_INFO @ 2235000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2235000: reporter [MISCMP] 1 Miscompare(s) for object t@11809 vs. t@12889
# UVM_ERROR axi_scoreboard.sv(275) @ 2235000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1863} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @12889   
#   id                    integral           32    'h600    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'hee55   
#     [1]                 integral           1024  'h0      
#     [2]                 integral           1024  'hbb     
#     [3]                 integral           1024  'h0      
#     [4]                 integral           1024  'hdd     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h0      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h0      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2255000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x1, data[0]: 0xee, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xee
# UVM_INFO axi_monitor.svh(481) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x0
# UVM_INFO axi_monitor.svh(481) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x0
# UVM_INFO axi_monitor.svh(504) @ 2275000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1536, latency: 22 cycles
#              2285000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2285000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2305000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11454   
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h2      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1865000  
# ----------------------------------------------------------
# 
#              2305000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2305000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(162) @ 2315000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(164) @ 2315000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              2355000data_write_queue =170
#              2355000data_write_queue =aa
#              2355000data_write_queue =61166
#              2355000data_write_queue =eeee
#              2365000data_write_queue =170 187
#              2365000data_write_queue =bb
#              2375000data_write_queue =170 187 204
#              2375000data_write_queue =cc
#              2385000data_write_queue =170 187 204 221
#              2385000data_write_queue =dd
#              2395000data_write_queue =170 187 204 221 238
#              2395000data_write_queue =ee
#              2395000mon_w data_size =5 stobe_size=5
#              2395000##################$$$$$$$$$$$$$$$ data write[0] =170
#              2395000##################$$$$$$$$$$$$$$$ data write[1] =187
#              2395000##################$$$$$$$$$$$$$$$ data write[2] =204
#              2395000##################$$$$$$$$$$$$$$$ data write[3] =221
#              2395000##################$$$$$$$$$$$$$$$ data write[4] =238
# UVM_FATAL axi_monitor.svh(321) @ 3595000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] Write response not received for transaction ID: 512 (start time: 585000, current cycles: 301, max cycles: 300
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  147
# UVM_WARNING :    4
# UVM_ERROR :   14
# UVM_FATAL :    1
# ** Report counts by id
# [MISCMP]    28
# [Questa UVM]     2
# [RNTST]     1
# [TPRGED]     4
# [TRACE]     1
# [UVMTOP]     1
# [interconnect_scoreboard]    14
# [uvm_driver #(REQ,RSP)]     4
# [uvm_monitor]    71
# [uvm_test_top]    16
# [uvm_test_top.env.master_agt_0]     1
# [uvm_test_top.env.master_agt_0.drv]     5
# [uvm_test_top.env.master_agt_1]     1
# [uvm_test_top.env.master_agt_1.drv]     4
# [uvm_test_top.env.master_agt_2]     1
# [uvm_test_top.env.master_agt_2.drv]     3
# [uvm_test_top.env.master_agt_3]     1
# [uvm_test_top.env.master_agt_3.drv]     2
# [uvm_test_top.env.slave_agt_1]     1
# [uvm_test_top.env.slave_agt_2]     1
# [uvm_test_top.env.slave_agt_3]     1
# [uvm_test_top.env.slave_agt_4]     1
# [uvm_test_top.env.slave_agt_5]     1
# [uvm_test_top.env.slave_cfg_0]     1
# ** Note: $finish    : /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 3595 ns  Iteration: 2  Region: /axi_agent_pkg::axi_monitor #(128, 32, 9)::axi_monitor
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run2.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:45 on Mar 05,2024
# vlog -reportprogress 300 axi_agent_pkg.sv 
# -- Compiling package axi_agent_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) axi_agent_pkg.sv(9): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: axi_burst_write_seq.svh(70): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	--none--
# End time: 12:38:46 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:46 on Mar 05,2024
# vlog -reportprogress 300 axi_parameter_pkg.sv 
# -- Compiling package axi_parameter_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:38:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:46 on Mar 05,2024
# vlog -reportprogress 300 axi_interface.sv 
# -- Compiling interface axi_interface
# 
# Top level modules:
# 	--none--
# End time: 12:38:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:46 on Mar 05,2024
# vlog -reportprogress 300 axi_footprint_interface.sv 
# ** Note: (vlog-2286) axi_footprint_interface.sv(28): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_footprint_interface_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling interface axi_footprint_interface
# 
# Top level modules:
# 	--none--
# End time: 12:38:46 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:46 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_veri_top.sv 
# ** Note: (vlog-2286) axi_interconnect_veri_top.sv(10): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_interconnect_veri_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling package axi_parameter_pkg
# -- Compiling package axi_vip_test_pkg
# -- Importing package axi_parameter_pkg
# ** Warning: axi_scoreboard.sv(243): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(244): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(245): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(246): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(269): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(270): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(271): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(272): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(134): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(92): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(97): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(102): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(107): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(160): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(161): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(173): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(174): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(187): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(188): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(198): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(199): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(209): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(210): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(220): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(221): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# -- Compiling module axi_interconnect_top
# -- Importing package axi_vip_test_pkg
# 
# Top level modules:
# 	axi_interconnect_top
# End time: 12:38:47 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 25
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:47 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_pkg.sv 
# -- Compiling package axi_interconnect_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:38:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:38:47 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_wrapper.sv axi_master_interface_coupler_wrapper.v axi_SI_coupler_wrapper.sv axi_fifo.v axi_fifo_rd.v axi_fifo_wr.v axi_register.v axi_register_rd.v axi_register_wr.v axi_adapter.v axi_adapter_rd.v axi_adapter_wr.v axi_crossbar.v axi_crossbar_addr.v axi_crossbar_rd.v axi_crossbar_wr.v arbiter.v priority_encoder.v 
# -- Compiling package axi_interconnect_wrapper_sv_unit
# -- Importing package axi_interconnect_pkg
# -- Compiling module axi_interconnect_wrapper
# -- Compiling module axi_master_interface_coupler_wrapper
# -- Compiling module axi_slave_interface_coupler
# -- Compiling module axi_fifo
# -- Compiling module axi_fifo_rd
# -- Compiling module axi_fifo_wr
# -- Compiling module axi_register
# -- Compiling module axi_register_rd
# -- Compiling module axi_register_wr
# -- Compiling module axi_adapter
# -- Compiling module axi_adapter_rd
# -- Compiling module axi_adapter_wr
# -- Compiling module axi_crossbar
# -- Compiling module axi_crossbar_addr
# -- Compiling module axi_crossbar_rd
# -- Compiling module axi_crossbar_wr
# -- Compiling module arbiter
# -- Compiling module priority_encoder
# 
# Top level modules:
# 	axi_interconnect_wrapper
# End time: 12:38:47 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:38:48 on Mar 05,2024, Elapsed time: 0:01:03
# Errors: 0, Warnings: 169
# vsim -debugDB -suppress 12003 -suppress 3053 -logfile log1.txt work.axi_interconnect_top -voptargs="+acc" 
# Start time: 12:38:48 on Mar 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.axi_footprint_interface(fast)
# Loading work.axi_parameter_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_agent_pkg(fast)
# Loading work.axi_vip_test_pkg(fast)
# Loading work.axi_interconnect_veri_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_interconnect_top(fast)
# Loading work.axi_interface(fast__1)
# Loading work.axi_footprint_interface_sv_unit(fast)
# Loading work.axi_footprint_interface(fast__2)
# Loading work.axi_interface(fast__2)
# Loading work.axi_footprint_interface(fast__3)
# Loading work.axi_interface(fast__3)
# Loading work.axi_footprint_interface(fast__4)
# Loading work.axi_interface(fast__4)
# Loading work.axi_footprint_interface(fast__5)
# Loading work.axi_interface(fast__5)
# Loading work.axi_footprint_interface(fast__6)
# Loading work.axi_interface(fast__6)
# Loading work.axi_footprint_interface(fast__7)
# Loading work.axi_interface(fast__7)
# Loading work.axi_footprint_interface(fast__8)
# Loading work.axi_interface(fast__8)
# Loading work.axi_footprint_interface(fast__9)
# Loading work.axi_interface(fast__9)
# Loading work.axi_footprint_interface(fast__10)
# Loading work.axi_interface(fast__10)
# Loading work.axi_interconnect_pkg(fast)
# Loading work.axi_interconnect_wrapper_sv_unit(fast)
# Loading work.axi_interconnect_wrapper(fast)
# Loading work.axi_slave_interface_coupler(fast)
# Loading work.axi_fifo(fast)
# Loading work.axi_fifo_wr(fast)
# Loading work.axi_fifo_rd(fast)
# Loading work.axi_adapter(fast)
# Loading work.axi_adapter_wr(fast)
# Loading work.axi_adapter_rd(fast)
# Loading work.axi_slave_interface_coupler(fast__1)
# Loading work.axi_fifo(fast__1)
# Loading work.axi_fifo_wr(fast__1)
# Loading work.axi_fifo_rd(fast__1)
# Loading work.axi_adapter(fast__1)
# Loading work.axi_adapter_wr(fast__1)
# Loading work.axi_adapter_rd(fast__1)
# Loading work.axi_slave_interface_coupler(fast__2)
# Loading work.axi_fifo(fast__2)
# Loading work.axi_fifo_wr(fast__2)
# Loading work.axi_fifo_rd(fast__2)
# Loading work.axi_adapter(fast__2)
# Loading work.axi_adapter_wr(fast__2)
# Loading work.axi_adapter_rd(fast__2)
# Loading work.axi_slave_interface_coupler(fast__3)
# Loading work.axi_fifo(fast__3)
# Loading work.axi_fifo_wr(fast__3)
# Loading work.axi_fifo_rd(fast__3)
# Loading work.axi_adapter(fast__3)
# Loading work.axi_adapter_wr(fast__3)
# Loading work.axi_adapter_rd(fast__3)
# Loading work.axi_master_interface_coupler_wrapper(fast)
# Loading work.axi_fifo(fast__4)
# Loading work.axi_fifo_wr(fast__4)
# Loading work.axi_fifo_rd(fast__4)
# Loading work.axi_adapter(fast__4)
# Loading work.axi_adapter_wr(fast__4)
# Loading work.axi_adapter_rd(fast__4)
# Loading work.axi_master_interface_coupler_wrapper(fast__1)
# Loading work.axi_fifo(fast__5)
# Loading work.axi_fifo_wr(fast__5)
# Loading work.axi_fifo_rd(fast__5)
# Loading work.axi_adapter(fast__5)
# Loading work.axi_adapter_wr(fast__5)
# Loading work.axi_adapter_rd(fast__5)
# Loading work.axi_master_interface_coupler_wrapper(fast__2)
# Loading work.axi_fifo(fast__6)
# Loading work.axi_fifo_wr(fast__6)
# Loading work.axi_fifo_rd(fast__6)
# Loading work.axi_adapter(fast__6)
# Loading work.axi_adapter_wr(fast__6)
# Loading work.axi_adapter_rd(fast__6)
# Loading work.axi_master_interface_coupler_wrapper(fast__3)
# Loading work.axi_fifo(fast__7)
# Loading work.axi_fifo_wr(fast__7)
# Loading work.axi_fifo_rd(fast__7)
# Loading work.axi_adapter(fast__7)
# Loading work.axi_adapter_wr(fast__7)
# Loading work.axi_adapter_rd(fast__7)
# Loading work.axi_master_interface_coupler_wrapper(fast__4)
# Loading work.axi_fifo(fast__8)
# Loading work.axi_fifo_wr(fast__8)
# Loading work.axi_fifo_rd(fast__8)
# Loading work.axi_adapter(fast__8)
# Loading work.axi_adapter_wr(fast__8)
# Loading work.axi_adapter_rd(fast__8)
# Loading work.axi_crossbar(fast)
# Loading work.axi_crossbar_wr(fast)
# Loading work.axi_crossbar_addr(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.axi_register_wr(fast)
# Loading work.axi_crossbar_addr(fast__1)
# Loading work.axi_crossbar_addr(fast__2)
# Loading work.axi_crossbar_addr(fast__3)
# Loading work.arbiter(fast__1)
# Loading work.priority_encoder(fast__1)
# Loading work.axi_register_wr(fast__1)
# Loading work.axi_crossbar_rd(fast)
# Loading work.axi_crossbar_addr(fast__4)
# Loading work.axi_register_rd(fast)
# Loading work.axi_crossbar_addr(fast__5)
# Loading work.axi_crossbar_addr(fast__6)
# Loading work.axi_crossbar_addr(fast__7)
# Loading work.axi_register_rd(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (384) for port 'm_axi_rdata'. The port definition is at: axi_crossbar.v(221).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/crossbar_instance File: axi_interconnect_wrapper.sv Line: 589
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_4 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_5 File: axi_interface.sv Line: 160
# Loading /root/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# UVM_INFO @ 0: reporter [RNTST] Running test axi_interconnect_basic_test...
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_0 [uvm_test_top.env.master_agt_0] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_1 [uvm_test_top.env.master_agt_1] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_2 [uvm_test_top.env.master_agt_2] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_3 [uvm_test_top.env.master_agt_3] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_1 [uvm_test_top.env.slave_agt_1] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_2 [uvm_test_top.env.slave_agt_2] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_3 [uvm_test_top.env.slave_agt_3] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_4 [uvm_test_top.env.slave_agt_4] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_5 [uvm_test_top.env.slave_agt_5] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_cfg_0 [uvm_test_top.env.slave_cfg_0] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO interconnect_extended_test.sv(46) @ 0: uvm_test_top [TRACE]  Interconnect_extended_test is running. Using read and write sequences
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                                 Type                              Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                         axi_interconnect_basic_test       -     @523 
#   env                                axi_interconnect_env              -     @530 
#     master_agt_0                     uvm_agent                         -     @686 
#       axi_analysis_port              uvm_analysis_port                 -     @1045
#       drv                            uvm_driver #(REQ,RSP)             -     @985 
#         outbound_read_transactions   uvm_analysis_port                 -     @1016
#         outbound_write_transactions  uvm_analysis_port                 -     @1008
#         rsp_port                     uvm_analysis_port                 -     @1000
#         seq_item_port                uvm_seq_item_pull_port            -     @992 
#       mon                            uvm_monitor                       -     @1026
#         axi_analysis_port            uvm_analysis_port                 -     @1033
#       sqr                            uvm_sequencer                     -     @766 
#         inbound_read_transactions    uvm_analysis_export               -     @977 
#         inbound_write_transactions   uvm_analysis_export               -     @969 
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @922 
#           analysis_export            uvm_analysis_imp                  -     @961 
#           get_ap                     uvm_analysis_port                 -     @953 
#           get_peek_export            uvm_get_peek_imp                  -     @937 
#           put_ap                     uvm_analysis_port                 -     @945 
#           put_export                 uvm_put_imp                       -     @929 
#         rsp_export                   uvm_analysis_export               -     @773 
#         seq_item_export              uvm_seq_item_pull_imp             -     @867 
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @875 
#           analysis_export            uvm_analysis_imp                  -     @914 
#           get_ap                     uvm_analysis_port                 -     @906 
#           get_peek_export            uvm_get_peek_imp                  -     @890 
#           put_ap                     uvm_analysis_port                 -     @898 
#           put_export                 uvm_put_imp                       -     @882 
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_1                     uvm_agent                         -     @693 
#       axi_analysis_port              uvm_analysis_port                 -     @1343
#       drv                            uvm_driver #(REQ,RSP)             -     @1283
#         outbound_read_transactions   uvm_analysis_port                 -     @1314
#         outbound_write_transactions  uvm_analysis_port                 -     @1306
#         rsp_port                     uvm_analysis_port                 -     @1298
#         seq_item_port                uvm_seq_item_pull_port            -     @1290
#       mon                            uvm_monitor                       -     @1324
#         axi_analysis_port            uvm_analysis_port                 -     @1331
#       sqr                            uvm_sequencer                     -     @1064
#         inbound_read_transactions    uvm_analysis_export               -     @1275
#         inbound_write_transactions   uvm_analysis_export               -     @1267
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1220
#           analysis_export            uvm_analysis_imp                  -     @1259
#           get_ap                     uvm_analysis_port                 -     @1251
#           get_peek_export            uvm_get_peek_imp                  -     @1235
#           put_ap                     uvm_analysis_port                 -     @1243
#           put_export                 uvm_put_imp                       -     @1227
#         rsp_export                   uvm_analysis_export               -     @1071
#         seq_item_export              uvm_seq_item_pull_imp             -     @1165
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1173
#           analysis_export            uvm_analysis_imp                  -     @1212
#           get_ap                     uvm_analysis_port                 -     @1204
#           get_peek_export            uvm_get_peek_imp                  -     @1188
#           put_ap                     uvm_analysis_port                 -     @1196
#           put_export                 uvm_put_imp                       -     @1180
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_2                     uvm_agent                         -     @700 
#       axi_analysis_port              uvm_analysis_port                 -     @1641
#       drv                            uvm_driver #(REQ,RSP)             -     @1581
#         outbound_read_transactions   uvm_analysis_port                 -     @1612
#         outbound_write_transactions  uvm_analysis_port                 -     @1604
#         rsp_port                     uvm_analysis_port                 -     @1596
#         seq_item_port                uvm_seq_item_pull_port            -     @1588
#       mon                            uvm_monitor                       -     @1622
#         axi_analysis_port            uvm_analysis_port                 -     @1629
#       sqr                            uvm_sequencer                     -     @1362
#         inbound_read_transactions    uvm_analysis_export               -     @1573
#         inbound_write_transactions   uvm_analysis_export               -     @1565
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1518
#           analysis_export            uvm_analysis_imp                  -     @1557
#           get_ap                     uvm_analysis_port                 -     @1549
#           get_peek_export            uvm_get_peek_imp                  -     @1533
#           put_ap                     uvm_analysis_port                 -     @1541
#           put_export                 uvm_put_imp                       -     @1525
#         rsp_export                   uvm_analysis_export               -     @1369
#         seq_item_export              uvm_seq_item_pull_imp             -     @1463
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1471
#           analysis_export            uvm_analysis_imp                  -     @1510
#           get_ap                     uvm_analysis_port                 -     @1502
#           get_peek_export            uvm_get_peek_imp                  -     @1486
#           put_ap                     uvm_analysis_port                 -     @1494
#           put_export                 uvm_put_imp                       -     @1478
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_3                     uvm_agent                         -     @707 
#       axi_analysis_port              uvm_analysis_port                 -     @1939
#       drv                            uvm_driver #(REQ,RSP)             -     @1879
#         outbound_read_transactions   uvm_analysis_port                 -     @1910
#         outbound_write_transactions  uvm_analysis_port                 -     @1902
#         rsp_port                     uvm_analysis_port                 -     @1894
#         seq_item_port                uvm_seq_item_pull_port            -     @1886
#       mon                            uvm_monitor                       -     @1920
#         axi_analysis_port            uvm_analysis_port                 -     @1927
#       sqr                            uvm_sequencer                     -     @1660
#         inbound_read_transactions    uvm_analysis_export               -     @1871
#         inbound_write_transactions   uvm_analysis_export               -     @1863
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1816
#           analysis_export            uvm_analysis_imp                  -     @1855
#           get_ap                     uvm_analysis_port                 -     @1847
#           get_peek_export            uvm_get_peek_imp                  -     @1831
#           put_ap                     uvm_analysis_port                 -     @1839
#           put_export                 uvm_put_imp                       -     @1823
#         rsp_export                   uvm_analysis_export               -     @1667
#         seq_item_export              uvm_seq_item_pull_imp             -     @1761
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1769
#           analysis_export            uvm_analysis_imp                  -     @1808
#           get_ap                     uvm_analysis_port                 -     @1800
#           get_peek_export            uvm_get_peek_imp                  -     @1784
#           put_ap                     uvm_analysis_port                 -     @1792
#           put_export                 uvm_put_imp                       -     @1776
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     scr                              interconnect_scoreboard           -     @595 
#       M0_imp                         uvm_analysis_imp_M0               -     @602 
#       M1_imp                         uvm_analysis_imp_M1               -     @610 
#       M2_imp                         uvm_analysis_imp_M2               -     @618 
#       M3_imp                         uvm_analysis_imp_M3               -     @626 
#       S0_imp                         uvm_analysis_imp_S0               -     @634 
#       S1_imp                         uvm_analysis_imp_S1               -     @642 
#       S2_imp                         uvm_analysis_imp_S2               -     @650 
#       S3_imp                         uvm_analysis_imp_S3               -     @658 
#       S4_imp                         uvm_analysis_imp_S4               -     @666 
#       S5_imp                         uvm_analysis_imp_S5               -     @674 
#     slave_agt_1                      uvm_agent                         -     @727 
#       axi_analysis_port              uvm_analysis_port                 -     @2015
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @1958
#         req_port                     uvm_analysis_port                 -     @1981
#         rsp_port                     uvm_analysis_port                 -     @1973
#         seq_item_port                uvm_seq_item_pull_port            -     @1965
#       mon                            uvm_monitor                       -     @1991
#         axi_analysis_port            uvm_analysis_port                 -     @1998
#     slave_agt_2                      uvm_agent                         -     @734 
#       axi_analysis_port              uvm_analysis_port                 -     @2084
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2029
#         req_port                     uvm_analysis_port                 -     @2052
#         rsp_port                     uvm_analysis_port                 -     @2044
#         seq_item_port                uvm_seq_item_pull_port            -     @2036
#       mon                            uvm_monitor                       -     @2062
#         axi_analysis_port            uvm_analysis_port                 -     @2069
#     slave_agt_3                      uvm_agent                         -     @741 
#       axi_analysis_port              uvm_analysis_port                 -     @2153
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2098
#         req_port                     uvm_analysis_port                 -     @2121
#         rsp_port                     uvm_analysis_port                 -     @2113
#         seq_item_port                uvm_seq_item_pull_port            -     @2105
#       mon                            uvm_monitor                       -     @2131
#         axi_analysis_port            uvm_analysis_port                 -     @2138
#     slave_agt_4                      uvm_agent                         -     @748 
#       axi_analysis_port              uvm_analysis_port                 -     @2222
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2167
#         req_port                     uvm_analysis_port                 -     @2190
#         rsp_port                     uvm_analysis_port                 -     @2182
#         seq_item_port                uvm_seq_item_pull_port            -     @2174
#       mon                            uvm_monitor                       -     @2200
#         axi_analysis_port            uvm_analysis_port                 -     @2207
#     slave_agt_5                      uvm_agent                         -     @755 
#       axi_analysis_port              uvm_analysis_port                 -     @2291
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2236
#         req_port                     uvm_analysis_port                 -     @2259
#         rsp_port                     uvm_analysis_port                 -     @2251
#         seq_item_port                uvm_seq_item_pull_port            -     @2243
#       mon                            uvm_monitor                       -     @2269
#         axi_analysis_port            uvm_analysis_port                 -     @2276
#     slave_cfg_0                      uvm_agent                         -     @720 
#       axi_analysis_port              uvm_analysis_port                 -     @2360
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2305
#         req_port                     uvm_analysis_port                 -     @2328
#         rsp_port                     uvm_analysis_port                 -     @2320
#         seq_item_port                uvm_seq_item_pull_port            -     @2312
#       mon                            uvm_monitor                       -     @2338
#         axi_analysis_port            uvm_analysis_port                 -     @2345
# ----------------------------------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_3.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_2.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_1.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_0.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# from interface write task of aw channel 
#                65000data_write_queue =1
#                65000data_write_queue =1
# from interface write task of aw channel ......... 
#                75000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#                75000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#                75000data_write_queue =1 2
#                75000data_write_queue =2
#                85000data_write_queue =1 2 3
#                85000data_write_queue =3
#                95000data_write_queue =1 2 3 4
#                95000data_write_queue =4
# UVM_INFO axi_master_driver.svh(295) @ 105000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3177    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    50000    
# ----------------------------------------------------------
# 
#               105000data_write_queue =1 2 3 4 5
#               105000data_write_queue =5
#               105000mon_w data_size =5 stobe_size=5
#               105000##################$$$$$$$$$$$$$$$ data write[0] =1
#               105000##################$$$$$$$$$$$$$$$ data write[1] =2
#               105000##################$$$$$$$$$$$$$$$ data write[2] =3
#               105000##################$$$$$$$$$$$$$$$ data write[3] =4
#               105000##################$$$$$$$$$$$$$$$ data write[4] =5
# from interface write task of aw channel 
#               155000data_write_queue =1
#               155000data_write_queue =1
#               155000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               155000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               165000data_write_queue =1 2
#               165000data_write_queue =2
#               175000data_write_queue =1 2 3
#               175000data_write_queue =3
#               175000data_write_queue =1
#               175000data_write_queue =1
#               185000data_write_queue =1 2 3 4
#               185000data_write_queue =4
#               185000data_write_queue =1 2
#               185000data_write_queue =2
#               195000data_write_queue =1 2 3 4 5
#               195000data_write_queue =5
#               195000mon_w data_size =5 stobe_size=5
#               195000##################$$$$$$$$$$$$$$$ data write[0] =1
#               195000##################$$$$$$$$$$$$$$$ data write[1] =2
#               195000##################$$$$$$$$$$$$$$$ data write[2] =3
#               195000##################$$$$$$$$$$$$$$$ data write[3] =4
#               195000##################$$$$$$$$$$$$$$$ data write[4] =5
#               195000data_write_queue =1 2 3
#               195000data_write_queue =3
# UVM_INFO interconnect_extended_test.sv(74) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(77) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               205000data_write_queue =1 2 3 4
#               205000data_write_queue =4
#               215000data_write_queue =1 2 3 4 5
#               215000data_write_queue =5
#               215000mon_w data_size =5 stobe_size=5
#               215000##################$$$$$$$$$$$$$$$ data write[0] =1
#               215000##################$$$$$$$$$$$$$$$ data write[1] =2
#               215000##################$$$$$$$$$$$$$$$ data write[2] =3
#               215000##################$$$$$$$$$$$$$$$ data write[3] =4
#               215000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(247) @ 225000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 225000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3218    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @2397    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               245000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 0, latency: 13 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 295000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3188    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    80000    
# ----------------------------------------------------------
# 
#               295000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               295000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_scoreboard.sv(247) @ 305000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 305000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3613    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hd      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3713    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h16     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO interconnect_extended_test.sv(79) @ 305000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(81) @ 305000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#               335000data_write_queue =1
#               335000data_write_queue =1
#               345000data_write_queue =1 2
#               345000data_write_queue =2
#               345000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               345000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               355000data_write_queue =1 2 3
#               355000data_write_queue =3
#               365000data_write_queue =1 2 3 4
#               365000data_write_queue =4
#               375000data_write_queue =1 2 3 4 5
#               375000data_write_queue =5
#               375000mon_w data_size =5 stobe_size=5
#               375000##################$$$$$$$$$$$$$$$ data write[0] =1
#               375000##################$$$$$$$$$$$$$$$ data write[1] =2
#               375000##################$$$$$$$$$$$$$$$ data write[2] =3
#               375000##################$$$$$$$$$$$$$$$ data write[3] =4
#               375000##################$$$$$$$$$$$$$$$ data write[4] =5
#               385000data_write_queue =1
#               385000data_write_queue =1
#               405000data_write_queue =1 2
#               405000data_write_queue =2
#               425000data_write_queue =1 2 3
#               425000data_write_queue =3
#               445000data_write_queue =1 2 3 4
#               445000data_write_queue =4
#               465000data_write_queue =1 2 3 4 5
#               465000data_write_queue =5
#               465000mon_w data_size =5 stobe_size=5
#               465000##################$$$$$$$$$$$$$$$ data write[0] =1
#               465000##################$$$$$$$$$$$$$$$ data write[1] =2
#               465000##################$$$$$$$$$$$$$$$ data write[2] =3
#               465000##################$$$$$$$$$$$$$$$ data write[3] =4
#               465000##################$$$$$$$$$$$$$$$ data write[4] =5
#               475000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(247) @ 475000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 475000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3743    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3478    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x80, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1, latency: 14 cycles
# from interface write task of aw channel 
# from interface write task of aw channel ......... 
#               515000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               515000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               515000data_write_queue =17
#               515000data_write_queue =11
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 525000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3198    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    110000   
# ----------------------------------------------------------
# 
#               525000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               525000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#               525000data_write_queue =17 8704
#               525000data_write_queue =2200
# UVM_INFO axi_scoreboard.sv(247) @ 535000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 535000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4183    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'he      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4325    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h25     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               535000data_write_queue =17 8704 3342336
#               535000data_write_queue =330000
#               545000data_write_queue =17 8704 3342336 1140850688
#               545000data_write_queue =44000000
# from interface write task of aw channel 
#               555000data_write_queue =1
#               555000data_write_queue =1
# UVM_INFO axi_master_driver.svh(295) @ 555000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4204       
#   id                    integral           32    'h0         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h0         
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    505000      
# -------------------------------------------------------------
# 
#               555000data_write_queue =17 8704 3342336 1140850688 365072220160
#               555000data_write_queue =5500000000
#               555000mon_w data_size =5 stobe_size=5
#               555000##################$$$$$$$$$$$$$$$ data write[0] =17
#               555000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               555000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               555000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               555000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#               565000data_write_queue =1 2
#               565000data_write_queue =2
#               575000data_write_queue =1 2 3
#               575000data_write_queue =3
#               585000data_write_queue =1 2 3 4
#               585000data_write_queue =4
# from interface write task of aw channel 
#               585000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               585000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               595000data_write_queue =1 2 3 4 5
#               595000data_write_queue =5
#               595000mon_w data_size =5 stobe_size=5
#               595000##################$$$$$$$$$$$$$$$ data write[0] =1
#               595000##################$$$$$$$$$$$$$$$ data write[1] =2
#               595000##################$$$$$$$$$$$$$$$ data write[2] =3
#               595000##################$$$$$$$$$$$$$$$ data write[3] =4
#               595000##################$$$$$$$$$$$$$$$ data write[4] =5
#               605000data_write_queue =17
#               605000data_write_queue =11
#               615000data_write_queue =17 8704
#               615000data_write_queue =2200
#               625000data_write_queue =17 8704 3342336
#               625000data_write_queue =330000
#               635000data_write_queue =17 8704 3342336 1140850688
#               635000data_write_queue =44000000
#               635000data_write_queue =17
#               635000data_write_queue =11
#               645000data_write_queue =17 8704 3342336 1140850688 365072220160
#               645000data_write_queue =5500000000
#               645000mon_w data_size =5 stobe_size=5
#               645000##################$$$$$$$$$$$$$$$ data write[0] =17
#               645000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               645000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               645000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               645000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO interconnect_extended_test.sv(102) @ 655000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(105) @ 655000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               665000data_write_queue =17 8704
#               665000data_write_queue =2200
#               695000data_write_queue =17 8704 51
#               695000data_write_queue =33
#               725000data_write_queue =17 8704 51 17408
#               725000data_write_queue =4400
#               755000data_write_queue =17 8704 51 17408 85
#               755000data_write_queue =55
#               755000mon_w data_size =5 stobe_size=5
#               755000##################$$$$$$$$$$$$$$$ data write[0] =17
#               755000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               755000##################$$$$$$$$$$$$$$$ data write[2] =51
#               755000##################$$$$$$$$$$$$$$$ data write[3] =17408
#               755000##################$$$$$$$$$$$$$$$ data write[4] =85
#               755000@@@@@@@@@response
# UVM_INFO @ 765000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 765000: reporter [MISCMP] 1 Miscompare(s) for object t@4435 vs. t@4108
# UVM_ERROR axi_scoreboard.sv(275) @ 765000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@389} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4108    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 512, latency: 20 cycles
#               785000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               785000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 805000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4285       
#   id                    integral           32    'h1         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h10        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    535000      
# -------------------------------------------------------------
# 
#               805000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               805000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(107) @ 815000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(109) @ 815000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
#               825000data_write_queue =17
#               825000data_write_queue =11
# from interface write task of aw channel 
#               835000data_write_queue =17 8704
#               835000data_write_queue =2200
#               845000data_write_queue =17 8704 3342336
#               845000data_write_queue =330000
#               845000data_write_queue =1
#               845000data_write_queue =1
#               855000data_write_queue =17 8704 3342336 1140850688
#               855000data_write_queue =44000000
#               865000data_write_queue =17 8704 3342336 1140850688 365072220160
#               865000data_write_queue =5500000000
#               865000mon_w data_size =5 stobe_size=5
#               865000##################$$$$$$$$$$$$$$$ data write[0] =17
#               865000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               865000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               865000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               865000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#               885000data_write_queue =1 2
#               885000data_write_queue =2
#               925000data_write_queue =1 2 3
#               925000data_write_queue =3
#               965000data_write_queue =1 2 3 4
#               965000data_write_queue =4
#              1005000data_write_queue =1 2 3 4 5
#              1005000data_write_queue =5
#              1005000mon_w data_size =5 stobe_size=5
#              1005000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1005000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1005000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1005000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1005000##################$$$$$$$$$$$$$$$ data write[4] =5
# from interface write task of aw channel 
#              1015000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(247) @ 1015000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1015000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4340    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @5275    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
#              1025000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1025000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_monitor.svh(476) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x100, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 2, latency: 24 cycles
#              1045000data_write_queue =43537
#              1045000data_write_queue =aa11
#              1055000data_write_queue =43537 3139567616
#              1055000data_write_queue =bb220000
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1065000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3273    
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    140000   
# ----------------------------------------------------------
# 
#              1065000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1065000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1065000data_write_queue =43537 3139567616 52275
#              1065000data_write_queue =cc33
#              1065000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1065000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_scoreboard.sv(247) @ 1075000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1075000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6477    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h18     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6677    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h49     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1075000data_write_queue =43537 3139567616 52275 3712221184
#              1075000data_write_queue =dd440000
#              1085000data_write_queue =1
#              1085000data_write_queue =1
# UVM_INFO axi_master_driver.svh(295) @ 1085000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6306     
#   id                    integral           32    'h0       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h4       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1015000   
# -----------------------------------------------------------
# 
#              1085000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1085000data_write_queue =ee55
#              1085000mon_w data_size =5 stobe_size=5
#              1085000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1085000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1085000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1085000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1085000##################$$$$$$$$$$$$$$$ data write[4] =61013
# from interface write task of aw channel 
#              1095000data_write_queue =1 2
#              1095000data_write_queue =2
#              1105000data_write_queue =1 2 3
#              1105000data_write_queue =3
# from interface write task of aw channel 
#              1105000data_write_queue =43537
#              1105000data_write_queue =aa11
#              1105000data_write_queue =17
#              1105000data_write_queue =11
#              1115000data_write_queue =1 2 3 4
#              1115000data_write_queue =4
#              1115000data_write_queue =43537 3139567616
#              1115000data_write_queue =bb220000
#              1125000data_write_queue =1 2 3 4 5
#              1125000data_write_queue =5
#              1125000mon_w data_size =5 stobe_size=5
#              1125000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1125000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1125000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1125000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1125000##################$$$$$$$$$$$$$$$ data write[4] =5
#              1125000data_write_queue =43537 3139567616 52275
#              1125000data_write_queue =cc33
#              1135000data_write_queue =43537 3139567616 52275 3712221184
#              1135000data_write_queue =dd440000
#              1135000data_write_queue =17 8704
#              1135000data_write_queue =2200
#              1145000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1145000data_write_queue =ee55
#              1145000mon_w data_size =5 stobe_size=5
#              1145000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1145000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1145000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1145000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1145000##################$$$$$$$$$$$$$$$ data write[4] =61013
# UVM_INFO interconnect_extended_test.sv(130) @ 1165000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(133) @ 1165000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#              1165000data_write_queue =17 8704 51
#              1165000data_write_queue =33
#              1195000data_write_queue =17 8704 51 17408
#              1195000data_write_queue =4400
#              1225000data_write_queue =17 8704 51 17408 85
#              1225000data_write_queue =55
#              1225000mon_w data_size =5 stobe_size=5
#              1225000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1225000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1225000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1225000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              1225000##################$$$$$$$$$$$$$$$ data write[4] =85
# UVM_INFO @ 1235000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1235000: reporter [MISCMP] 1 Miscompare(s) for object t@5530 vs. t@6362
# UVM_ERROR axi_scoreboard.sv(275) @ 1235000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@608} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6362    
#   id                    integral           32    'h201    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1245000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 513, latency: 21 cycles
#              1285000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1285000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1295000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4395       
#   id                    integral           32    'h2         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h20        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    565000      
# -------------------------------------------------------------
# 
#              1295000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1295000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#              1325000data_write_queue =43537
#              1325000data_write_queue =aa11
#              1345000data_write_queue =17
#              1345000data_write_queue =11
#              1355000data_write_queue =17 8704
#              1355000data_write_queue =2200
#              1365000data_write_queue =17 8704 3342336
#              1365000data_write_queue =330000
#              1365000data_write_queue =43537 47906
#              1365000data_write_queue =bb22
#              1375000data_write_queue =17 8704 3342336 1140850688
#              1375000data_write_queue =44000000
#              1385000data_write_queue =17 8704 3342336 1140850688 365072220160
#              1385000data_write_queue =5500000000
#              1385000mon_w data_size =5 stobe_size=5
#              1385000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1385000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1385000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              1385000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              1385000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#              1405000data_write_queue =43537 47906 52275
#              1405000data_write_queue =cc33
#              1445000data_write_queue =43537 47906 52275 56644
#              1445000data_write_queue =dd44
#              1485000data_write_queue =43537 47906 52275 56644 61013
#              1485000data_write_queue =ee55
#              1485000mon_w data_size =5 stobe_size=5
#              1485000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1485000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              1485000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1485000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              1485000##################$$$$$$$$$$$$$$$ data write[4] =61013
# UVM_INFO @ 1495000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1495000: reporter [MISCMP] 1 Miscompare(s) for object t@6817 vs. t@7697
# UVM_ERROR axi_scoreboard.sv(275) @ 1495000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@865} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @7697    
#   id                    integral           32    'h400    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h4      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1505000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x4, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1024, latency: 24 cycles
#              1545000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1545000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1555000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6497     
#   id                    integral           32    'h1       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h8       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1045000   
# -----------------------------------------------------------
# 
#              1555000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1555000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(135) @ 1565000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(137) @ 1565000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              1585000data_write_queue =43537
#              1585000data_write_queue =aa11
#              1585000data_write_queue =1
#              1585000data_write_queue =1
#              1595000data_write_queue =43537 3139567616
#              1595000data_write_queue =bb220000
#              1595000data_write_queue =1 2
#              1595000data_write_queue =2
#              1605000data_write_queue =43537 3139567616 52275
#              1605000data_write_queue =cc33
#              1605000data_write_queue =1 2 3
#              1605000data_write_queue =3
#              1615000data_write_queue =43537 3139567616 52275 3712221184
#              1615000data_write_queue =dd440000
#              1615000data_write_queue =1 2 3 4
#              1615000data_write_queue =4
#              1625000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1625000data_write_queue =ee55
#              1625000mon_w data_size =5 stobe_size=5
#              1625000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1625000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1625000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1625000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1625000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              1625000data_write_queue =1 2 3 4 5
#              1625000data_write_queue =5
#              1625000mon_w data_size =5 stobe_size=5
#              1625000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1625000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1625000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1625000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1625000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(266) @ 1635000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
#              1645000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x180, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 3, latency: 12 cycles
#              1675000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1675000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1695000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3343    
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    170000   
# ----------------------------------------------------------
# 
#              1695000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1695000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_scoreboard.sv(247) @ 1705000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1705000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10532   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hc      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10752   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h71     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1725000data_write_queue =17
#              1725000data_write_queue =11
#              1745000data_write_queue =17 8704
#              1745000data_write_queue =2200
# from interface write task of aw channel 
#              1765000data_write_queue =17 8704 51
#              1765000data_write_queue =33
# from interface write task of aw channel ......... 
#              1775000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1775000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1785000data_write_queue =170
#              1785000data_write_queue =aa
#              1785000data_write_queue =17 8704 51 17408
#              1785000data_write_queue =4400
#              1795000data_write_queue =170 187
#              1795000data_write_queue =bb
#              1805000data_write_queue =170 187 204
#              1805000data_write_queue =cc
#              1805000data_write_queue =17 8704 51 17408 85
#              1805000data_write_queue =55
#              1805000mon_w data_size =5 stobe_size=5
#              1805000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1805000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1805000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1805000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              1805000##################$$$$$$$$$$$$$$$ data write[4] =85
#              1815000data_write_queue =170 187 204 221
#              1815000data_write_queue =dd
# UVM_INFO @ 1815000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1815000: reporter [MISCMP] 1 Miscompare(s) for object t@8177 vs. t@10307
# UVM_ERROR axi_scoreboard.sv(275) @ 1815000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1137} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10307   
#   id                    integral           32    'h202    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h20     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(295) @ 1825000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11143   
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1765000  
# ----------------------------------------------------------
# 
#              1825000data_write_queue =170 187 204 221 238
#              1825000data_write_queue =ee
#              1825000mon_w data_size =5 stobe_size=5
#              1825000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1825000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1825000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1825000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1825000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1825000@@@@@@@@@response
# from interface write task of aw channel 
# UVM_INFO axi_monitor.svh(476) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x20, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 514, latency: 16 cycles
#              1855000data_write_queue =170
#              1855000data_write_queue =aa
#              1865000data_write_queue =170 187
#              1865000data_write_queue =bb
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1875000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4530       
#   id                    integral           32    'h3         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h30        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    595000      
# -------------------------------------------------------------
# 
#              1875000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1875000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1875000data_write_queue =170 187 204
#              1875000data_write_queue =cc
#              1875000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1875000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1885000data_write_queue =170 187 204 221
#              1885000data_write_queue =dd
#              1895000data_write_queue =170 187 204 221 238
#              1895000data_write_queue =ee
#              1895000mon_w data_size =5 stobe_size=5
#              1895000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1895000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1895000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1895000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1895000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1905000data_write_queue =43537
#              1905000data_write_queue =aa11
# UVM_INFO interconnect_extended_test.sv(157) @ 1915000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(160) @ 1915000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
# from interface write task of aw channel 
#              1915000data_write_queue =17
#              1915000data_write_queue =11
#              1915000data_write_queue =43537 47906
#              1915000data_write_queue =bb22
#              1925000data_write_queue =17 8704
#              1925000data_write_queue =2200
#              1925000data_write_queue =43537 47906 52275
#              1925000data_write_queue =cc33
#              1935000data_write_queue =17 8704 3342336
#              1935000data_write_queue =330000
#              1935000data_write_queue =43537 47906 52275 56644
#              1935000data_write_queue =dd44
#              1945000data_write_queue =17 8704 3342336 1140850688
#              1945000data_write_queue =44000000
#              1945000data_write_queue =43537 47906 52275 56644 61013
#              1945000data_write_queue =ee55
#              1945000mon_w data_size =5 stobe_size=5
#              1945000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1945000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              1945000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1945000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              1945000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              1945000@@@@@@@@@response
#              1955000data_write_queue =17 8704 3342336 1140850688 365072220160
#              1955000data_write_queue =5500000000
#              1955000mon_w data_size =5 stobe_size=5
#              1955000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1955000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1955000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              1955000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              1955000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO @ 1955000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1955000: reporter [MISCMP] 1 Miscompare(s) for object t@9862 vs. t@11529
# UVM_ERROR axi_scoreboard.sv(275) @ 1955000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1474} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @11529   
#   id                    integral           32    'h401    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h8      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x8, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1025, latency: 10 cycles
#              1975000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1975000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1995000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6637     
#   id                    integral           32    'h2       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'hc       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1075000   
# -----------------------------------------------------------
# 
#              1995000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1995000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              2015000data_write_queue =43537
#              2015000data_write_queue =aa11
# from interface write task of aw channel 
#              2025000data_write_queue =43537 3139567616
#              2025000data_write_queue =bb220000
#              2035000data_write_queue =43537 3139567616 52275
#              2035000data_write_queue =cc33
#              2035000data_write_queue =43690
#              2035000data_write_queue =aaaa
#              2045000data_write_queue =43537 3139567616 52275 3712221184
#              2045000data_write_queue =dd440000
#              2055000data_write_queue =43537 3139567616 52275 3712221184 61013
#              2055000data_write_queue =ee55
#              2055000mon_w data_size =5 stobe_size=5
#              2055000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2055000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              2055000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2055000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              2055000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2065000data_write_queue =43690 48059
#              2065000data_write_queue =bbbb
#              2095000data_write_queue =43690 48059 52428
#              2095000data_write_queue =cccc
#              2125000data_write_queue =43690 48059 52428 56797
#              2125000data_write_queue =dddd
#              2155000data_write_queue =43690 48059 52428 56797 61166
#              2155000data_write_queue =eeee
#              2155000mon_w data_size =5 stobe_size=5
#              2155000##################$$$$$$$$$$$$$$$ data write[0] =43690
#              2155000##################$$$$$$$$$$$$$$$ data write[1] =187
#              2155000##################$$$$$$$$$$$$$$$ data write[2] =52428
#              2155000##################$$$$$$$$$$$$$$$ data write[3] =221
#              2155000##################$$$$$$$$$$$$$$$ data write[4] =61166
# UVM_INFO @ 2165000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2165000: reporter [MISCMP] 1 Miscompare(s) for object t@11689 vs. t@12769
# UVM_ERROR axi_scoreboard.sv(275) @ 2165000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1839} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @12769   
#   id                    integral           32    'h600    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haaaa   
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcccc   
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'heeee   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h2      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h2      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h2      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2185000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x1, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1536, latency: 22 cycles
#              2215000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2215000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2235000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11334   
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h2      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1795000  
# ----------------------------------------------------------
# 
#              2235000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2235000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(162) @ 2245000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(164) @ 2245000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              2285000data_write_queue =170
#              2285000data_write_queue =aa
#              2285000data_write_queue =1
#              2285000data_write_queue =1
#              2295000data_write_queue =170 187
#              2295000data_write_queue =bb
#              2295000data_write_queue =1 2
#              2295000data_write_queue =2
#              2305000data_write_queue =170 187 204
#              2305000data_write_queue =cc
#              2305000data_write_queue =1 2 3
#              2305000data_write_queue =3
#              2315000data_write_queue =170 187 204 221
#              2315000data_write_queue =dd
#              2315000data_write_queue =1 2 3 4
#              2315000data_write_queue =4
#              2325000data_write_queue =170 187 204 221 238
#              2325000data_write_queue =ee
#              2325000mon_w data_size =5 stobe_size=5
#              2325000##################$$$$$$$$$$$$$$$ data write[0] =170
#              2325000##################$$$$$$$$$$$$$$$ data write[1] =187
#              2325000##################$$$$$$$$$$$$$$$ data write[2] =204
#              2325000##################$$$$$$$$$$$$$$$ data write[3] =221
#              2325000##################$$$$$$$$$$$$$$$ data write[4] =238
#              2325000data_write_queue =1 2 3 4 5
#              2325000data_write_queue =5
#              2325000mon_w data_size =5 stobe_size=5
#              2325000##################$$$$$$$$$$$$$$$ data write[0] =1
#              2325000##################$$$$$$$$$$$$$$$ data write[1] =2
#              2325000##################$$$$$$$$$$$$$$$ data write[2] =3
#              2325000##################$$$$$$$$$$$$$$$ data write[3] =4
#              2325000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(266) @ 2335000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
#              2355000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x200, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 4, latency: 15 cycles
#              2395000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2395000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_scoreboard.sv(247) @ 2415000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 2415000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @16374   
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hf      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @16669   
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h82     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2435000data_write_queue =17
#              2435000data_write_queue =11
#              2455000data_write_queue =17 8704
#              2455000data_write_queue =2200
#              2475000data_write_queue =17 8704 51
#              2475000data_write_queue =33
#              2495000data_write_queue =17 8704 51 17408
#              2495000data_write_queue =4400
#              2515000data_write_queue =17 8704 51 17408 85
#              2515000data_write_queue =55
#              2515000mon_w data_size =5 stobe_size=5
#              2515000##################$$$$$$$$$$$$$$$ data write[0] =17
#              2515000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              2515000##################$$$$$$$$$$$$$$$ data write[2] =51
#              2515000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              2515000##################$$$$$$$$$$$$$$$ data write[4] =85
#              2525000@@@@@@@@@response
# UVM_INFO @ 2525000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2525000: reporter [MISCMP] 1 Miscompare(s) for object t@12144 vs. t@15999
# UVM_ERROR axi_scoreboard.sv(275) @ 2525000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1930} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @15999   
#   id                    integral           32    'h203    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h30     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x30, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 515, latency: 15 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2575000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4660       
#   id                    integral           32    'h4         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h40        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    625000      
# -------------------------------------------------------------
# 
#              2575000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2575000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              2575000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2575000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              2625000data_write_queue =43537
#              2625000data_write_queue =aa11
#              2635000data_write_queue =43537 47906
#              2635000data_write_queue =bb22
#              2645000data_write_queue =43537 47906 52275
#              2645000data_write_queue =cc33
#              2655000data_write_queue =43537 47906 52275 56644
#              2655000data_write_queue =dd44
#              2665000data_write_queue =43537 47906 52275 56644 61013
#              2665000data_write_queue =ee55
#              2665000mon_w data_size =5 stobe_size=5
#              2665000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2665000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              2665000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2665000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              2665000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2675000@@@@@@@@@response
# UVM_INFO @ 2675000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2675000: reporter [MISCMP] 1 Miscompare(s) for object t@13199 vs. t@17424
# UVM_ERROR axi_scoreboard.sv(275) @ 2675000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@2141} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @17424   
#   id                    integral           32    'h402    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'hc      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0xc, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1026, latency: 13 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2725000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6832     
#   id                    integral           32    'h3       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h10      
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1105000   
# -----------------------------------------------------------
# 
#              2725000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2725000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#              2735000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2735000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              2765000data_write_queue =43537
#              2765000data_write_queue =aa11
#              2765000data_write_queue =43690
#              2765000data_write_queue =aaaa
#              2775000data_write_queue =43537 3139567616
#              2775000data_write_queue =bb220000
#              2785000data_write_queue =43537 3139567616 52275
#              2785000data_write_queue =cc33
#              2795000data_write_queue =43537 3139567616 52275 3712221184
#              2795000data_write_queue =dd440000
#              2805000data_write_queue =43537 3139567616 52275 3712221184 61013
#              2805000data_write_queue =ee55
#              2805000mon_w data_size =5 stobe_size=5
#              2805000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2805000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              2805000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2805000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              2805000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2805000data_write_queue =43690 48059
#              2805000data_write_queue =bbbb
#              2845000data_write_queue =43690 48059 52428
#              2845000data_write_queue =cccc
#              2885000data_write_queue =43690 48059 52428 56797
#              2885000data_write_queue =dddd
#              2925000data_write_queue =43690 48059 52428 56797 61166
#              2925000data_write_queue =eeee
#              2925000mon_w data_size =5 stobe_size=5
#              2925000##################$$$$$$$$$$$$$$$ data write[0] =170
#              2925000##################$$$$$$$$$$$$$$$ data write[1] =48059
#              2925000##################$$$$$$$$$$$$$$$ data write[2] =204
#              2925000##################$$$$$$$$$$$$$$$ data write[3] =56797
#              2925000##################$$$$$$$$$$$$$$$ data write[4] =238
# UVM_INFO @ 2935000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2935000: reporter [MISCMP] 1 Miscompare(s) for object t@15254 vs. t@18419
# UVM_ERROR axi_scoreboard.sv(275) @ 2935000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@2552} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @18419   
#   id                    integral           32    'h601    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h2      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbbbb   
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdddd   
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2945000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x2, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1537, latency: 25 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2995000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11539   
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h3      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1825000  
# ----------------------------------------------------------
# 
#              2995000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2995000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3005000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3005000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              3015000data_write_queue =170
#              3015000data_write_queue =aa
#              3015000data_write_queue =17
#              3015000data_write_queue =11
#              3025000data_write_queue =170 187
#              3025000data_write_queue =bb
#              3025000data_write_queue =17 8704
#              3025000data_write_queue =2200
# from interface write task of aw channel 
#              3035000data_write_queue =170 187 204
#              3035000data_write_queue =cc
#              3035000data_write_queue =17 8704 51
#              3035000data_write_queue =33
#              3045000data_write_queue =170 187 204 221
#              3045000data_write_queue =dd
#              3045000data_write_queue =17 8704 51 17408
#              3045000data_write_queue =4400
#              3055000data_write_queue =170 187 204 221 238
#              3055000data_write_queue =ee
#              3055000mon_w data_size =5 stobe_size=5
#              3055000##################$$$$$$$$$$$$$$$ data write[0] =170
#              3055000##################$$$$$$$$$$$$$$$ data write[1] =187
#              3055000##################$$$$$$$$$$$$$$$ data write[2] =204
#              3055000##################$$$$$$$$$$$$$$$ data write[3] =221
#              3055000##################$$$$$$$$$$$$$$$ data write[4] =238
#              3055000data_write_queue =17 8704 51 17408 85
#              3055000data_write_queue =55
#              3055000mon_w data_size =5 stobe_size=5
#              3055000##################$$$$$$$$$$$$$$$ data write[0] =17
#              3055000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              3055000##################$$$$$$$$$$$$$$$ data write[2] =51
#              3055000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              3055000##################$$$$$$$$$$$$$$$ data write[4] =85
#              3065000@@@@@@@@@response
# UVM_INFO @ 3065000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3065000: reporter [MISCMP] 1 Miscompare(s) for object t@17814 vs. t@20074
# UVM_ERROR axi_scoreboard.sv(275) @ 3065000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3064} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @20074   
#   id                    integral           32    'h204    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h40     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x40, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 516, latency: 10 cycles
#              3125000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3125000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              3135000data_write_queue =43537
#              3135000data_write_queue =aa11
#              3145000data_write_queue =43537 47906
#              3145000data_write_queue =bb22
#              3155000data_write_queue =43537 47906 52275
#              3155000data_write_queue =cc33
#              3165000data_write_queue =43537 47906 52275 56644
#              3165000data_write_queue =dd44
#              3175000data_write_queue =43537 47906 52275 56644 61013
#              3175000data_write_queue =ee55
#              3175000mon_w data_size =5 stobe_size=5
#              3175000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              3175000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              3175000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              3175000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              3175000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              3185000@@@@@@@@@response
# UVM_INFO @ 3185000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3185000: reporter [MISCMP] 1 Miscompare(s) for object t@18834 vs. t@20959
# UVM_ERROR axi_scoreboard.sv(275) @ 3185000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3268} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @20959   
#   id                    integral           32    'h403    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1027, latency: 10 cycles
#              3215000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3215000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 3235000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @7022     
#   id                    integral           32    'h4       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h14      
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1135000   
# -----------------------------------------------------------
# 
#              3235000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3235000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3275000data_write_queue =43690
#              3275000data_write_queue =aaaa
#              3315000data_write_queue =43690 48059
#              3315000data_write_queue =bbbb
#              3355000data_write_queue =43690 48059 52428
#              3355000data_write_queue =cccc
#              3395000data_write_queue =43690 48059 52428 56797
#              3395000data_write_queue =dddd
#              3435000data_write_queue =43690 48059 52428 56797 61166
#              3435000data_write_queue =eeee
#              3435000mon_w data_size =5 stobe_size=5
#              3435000##################$$$$$$$$$$$$$$$ data write[0] =43690
#              3435000##################$$$$$$$$$$$$$$$ data write[1] =187
#              3435000##################$$$$$$$$$$$$$$$ data write[2] =52428
#              3435000##################$$$$$$$$$$$$$$$ data write[3] =221
#              3435000##################$$$$$$$$$$$$$$$ data write[4] =61166
#              3435000@@@@@@@@@response
# UVM_INFO @ 3445000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3445000: reporter [MISCMP] 1 Miscompare(s) for object t@20574 vs. t@21699
# UVM_ERROR axi_scoreboard.sv(275) @ 3445000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3616} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @21699   
#   id                    integral           32    'h602    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h3      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haaaa   
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcccc   
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'heeee   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h2      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h2      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h2      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x3, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1538, latency: 23 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 3485000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11829   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h4      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1855000  
# ----------------------------------------------------------
# 
#              3485000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3485000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3495000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3495000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel 
#              3515000data_write_queue =170
#              3515000data_write_queue =aa
#              3515000data_write_queue =43537
#              3515000data_write_queue =aa11
# UVM_FATAL axi_monitor.svh(321) @ 3525000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] Write response not received for transaction ID: 512 (start time: 515000, current cycles: 301, max cycles: 300
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  215
# UVM_WARNING :    4
# UVM_ERROR :   12
# UVM_FATAL :    1
# ** Report counts by id
# [MISCMP]    24
# [Questa UVM]     2
# [RNTST]     1
# [TPRGED]     4
# [TRACE]     1
# [UVMTOP]     1
# [interconnect_scoreboard]    30
# [uvm_driver #(REQ,RSP)]     4
# [uvm_monitor]   120
# [uvm_test_top]    16
# [uvm_test_top.env.master_agt_0]     1
# [uvm_test_top.env.master_agt_0.drv]     5
# [uvm_test_top.env.master_agt_1]     1
# [uvm_test_top.env.master_agt_1.drv]     5
# [uvm_test_top.env.master_agt_2]     1
# [uvm_test_top.env.master_agt_2.drv]     5
# [uvm_test_top.env.master_agt_3]     1
# [uvm_test_top.env.master_agt_3.drv]     4
# [uvm_test_top.env.slave_agt_1]     1
# [uvm_test_top.env.slave_agt_2]     1
# [uvm_test_top.env.slave_agt_3]     1
# [uvm_test_top.env.slave_agt_4]     1
# [uvm_test_top.env.slave_agt_5]     1
# [uvm_test_top.env.slave_cfg_0]     1
# ** Note: $finish    : /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 3525 ns  Iteration: 4  Region: /axi_agent_pkg::axi_monitor #(128, 32, 9)::axi_monitor
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run2.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:18 on Mar 05,2024
# vlog -reportprogress 300 axi_agent_pkg.sv 
# -- Compiling package axi_agent_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) axi_agent_pkg.sv(9): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: axi_burst_write_seq.svh(70): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	--none--
# End time: 12:44:19 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:19 on Mar 05,2024
# vlog -reportprogress 300 axi_parameter_pkg.sv 
# -- Compiling package axi_parameter_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:44:19 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:19 on Mar 05,2024
# vlog -reportprogress 300 axi_interface.sv 
# -- Compiling interface axi_interface
# 
# Top level modules:
# 	--none--
# End time: 12:44:19 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:19 on Mar 05,2024
# vlog -reportprogress 300 axi_footprint_interface.sv 
# ** Note: (vlog-2286) axi_footprint_interface.sv(28): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_footprint_interface_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling interface axi_footprint_interface
# 
# Top level modules:
# 	--none--
# End time: 12:44:19 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:19 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_veri_top.sv 
# ** Note: (vlog-2286) axi_interconnect_veri_top.sv(10): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_interconnect_veri_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling package axi_parameter_pkg
# -- Compiling package axi_vip_test_pkg
# -- Importing package axi_parameter_pkg
# ** Warning: axi_scoreboard.sv(243): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(244): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(245): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(246): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(269): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(270): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(271): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(272): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(134): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(92): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(97): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(102): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(107): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(160): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(161): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(173): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(174): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(187): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(188): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(198): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(199): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(209): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(210): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(220): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(221): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# -- Compiling module axi_interconnect_top
# -- Importing package axi_vip_test_pkg
# 
# Top level modules:
# 	axi_interconnect_top
# End time: 12:44:20 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 25
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:20 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_pkg.sv 
# -- Compiling package axi_interconnect_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:44:20 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:44:20 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_wrapper.sv axi_master_interface_coupler_wrapper.v axi_SI_coupler_wrapper.sv axi_fifo.v axi_fifo_rd.v axi_fifo_wr.v axi_register.v axi_register_rd.v axi_register_wr.v axi_adapter.v axi_adapter_rd.v axi_adapter_wr.v axi_crossbar.v axi_crossbar_addr.v axi_crossbar_rd.v axi_crossbar_wr.v arbiter.v priority_encoder.v 
# -- Compiling package axi_interconnect_wrapper_sv_unit
# -- Importing package axi_interconnect_pkg
# -- Compiling module axi_interconnect_wrapper
# -- Compiling module axi_master_interface_coupler_wrapper
# -- Compiling module axi_slave_interface_coupler
# -- Compiling module axi_fifo
# -- Compiling module axi_fifo_rd
# -- Compiling module axi_fifo_wr
# -- Compiling module axi_register
# -- Compiling module axi_register_rd
# -- Compiling module axi_register_wr
# -- Compiling module axi_adapter
# -- Compiling module axi_adapter_rd
# -- Compiling module axi_adapter_wr
# -- Compiling module axi_crossbar
# -- Compiling module axi_crossbar_addr
# -- Compiling module axi_crossbar_rd
# -- Compiling module axi_crossbar_wr
# -- Compiling module arbiter
# -- Compiling module priority_encoder
# 
# Top level modules:
# 	axi_interconnect_wrapper
# End time: 12:44:20 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:44:21 on Mar 05,2024, Elapsed time: 0:05:33
# Errors: 0, Warnings: 72
# vsim -debugDB -suppress 12003 -suppress 3053 -logfile log1.txt work.axi_interconnect_top -voptargs="+acc" 
# Start time: 12:44:21 on Mar 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# Loading sv_std.std
# Loading work.axi_footprint_interface(fast)
# Loading work.axi_parameter_pkg(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.axi_agent_pkg(fast)
# Loading work.axi_vip_test_pkg(fast)
# Loading work.axi_interconnect_veri_top_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.axi_interconnect_top(fast)
# Loading work.axi_interface(fast__1)
# Loading work.axi_footprint_interface_sv_unit(fast)
# Loading work.axi_footprint_interface(fast__2)
# Loading work.axi_interface(fast__2)
# Loading work.axi_footprint_interface(fast__3)
# Loading work.axi_interface(fast__3)
# Loading work.axi_footprint_interface(fast__4)
# Loading work.axi_interface(fast__4)
# Loading work.axi_footprint_interface(fast__5)
# Loading work.axi_interface(fast__5)
# Loading work.axi_footprint_interface(fast__6)
# Loading work.axi_interface(fast__6)
# Loading work.axi_footprint_interface(fast__7)
# Loading work.axi_interface(fast__7)
# Loading work.axi_footprint_interface(fast__8)
# Loading work.axi_interface(fast__8)
# Loading work.axi_footprint_interface(fast__9)
# Loading work.axi_interface(fast__9)
# Loading work.axi_footprint_interface(fast__10)
# Loading work.axi_interface(fast__10)
# Loading work.axi_interconnect_pkg(fast)
# Loading work.axi_interconnect_wrapper_sv_unit(fast)
# Loading work.axi_interconnect_wrapper(fast)
# Loading work.axi_slave_interface_coupler(fast)
# Loading work.axi_fifo(fast)
# Loading work.axi_fifo_wr(fast)
# Loading work.axi_fifo_rd(fast)
# Loading work.axi_adapter(fast)
# Loading work.axi_adapter_wr(fast)
# Loading work.axi_adapter_rd(fast)
# Loading work.axi_slave_interface_coupler(fast__1)
# Loading work.axi_fifo(fast__1)
# Loading work.axi_fifo_wr(fast__1)
# Loading work.axi_fifo_rd(fast__1)
# Loading work.axi_adapter(fast__1)
# Loading work.axi_adapter_wr(fast__1)
# Loading work.axi_adapter_rd(fast__1)
# Loading work.axi_slave_interface_coupler(fast__2)
# Loading work.axi_fifo(fast__2)
# Loading work.axi_fifo_wr(fast__2)
# Loading work.axi_fifo_rd(fast__2)
# Loading work.axi_adapter(fast__2)
# Loading work.axi_adapter_wr(fast__2)
# Loading work.axi_adapter_rd(fast__2)
# Loading work.axi_slave_interface_coupler(fast__3)
# Loading work.axi_fifo(fast__3)
# Loading work.axi_fifo_wr(fast__3)
# Loading work.axi_fifo_rd(fast__3)
# Loading work.axi_adapter(fast__3)
# Loading work.axi_adapter_wr(fast__3)
# Loading work.axi_adapter_rd(fast__3)
# Loading work.axi_master_interface_coupler_wrapper(fast)
# Loading work.axi_fifo(fast__4)
# Loading work.axi_fifo_wr(fast__4)
# Loading work.axi_fifo_rd(fast__4)
# Loading work.axi_adapter(fast__4)
# Loading work.axi_adapter_wr(fast__4)
# Loading work.axi_adapter_rd(fast__4)
# Loading work.axi_master_interface_coupler_wrapper(fast__1)
# Loading work.axi_fifo(fast__5)
# Loading work.axi_fifo_wr(fast__5)
# Loading work.axi_fifo_rd(fast__5)
# Loading work.axi_adapter(fast__5)
# Loading work.axi_adapter_wr(fast__5)
# Loading work.axi_adapter_rd(fast__5)
# Loading work.axi_master_interface_coupler_wrapper(fast__2)
# Loading work.axi_fifo(fast__6)
# Loading work.axi_fifo_wr(fast__6)
# Loading work.axi_fifo_rd(fast__6)
# Loading work.axi_adapter(fast__6)
# Loading work.axi_adapter_wr(fast__6)
# Loading work.axi_adapter_rd(fast__6)
# Loading work.axi_master_interface_coupler_wrapper(fast__3)
# Loading work.axi_fifo(fast__7)
# Loading work.axi_fifo_wr(fast__7)
# Loading work.axi_fifo_rd(fast__7)
# Loading work.axi_adapter(fast__7)
# Loading work.axi_adapter_wr(fast__7)
# Loading work.axi_adapter_rd(fast__7)
# Loading work.axi_master_interface_coupler_wrapper(fast__4)
# Loading work.axi_fifo(fast__8)
# Loading work.axi_fifo_wr(fast__8)
# Loading work.axi_fifo_rd(fast__8)
# Loading work.axi_adapter(fast__8)
# Loading work.axi_adapter_wr(fast__8)
# Loading work.axi_adapter_rd(fast__8)
# Loading work.axi_crossbar(fast)
# Loading work.axi_crossbar_wr(fast)
# Loading work.axi_crossbar_addr(fast)
# Loading work.arbiter(fast)
# Loading work.priority_encoder(fast)
# Loading work.axi_register_wr(fast)
# Loading work.axi_crossbar_addr(fast__1)
# Loading work.axi_crossbar_addr(fast__2)
# Loading work.axi_crossbar_addr(fast__3)
# Loading work.arbiter(fast__1)
# Loading work.priority_encoder(fast__1)
# Loading work.axi_register_wr(fast__1)
# Loading work.axi_crossbar_rd(fast)
# Loading work.axi_crossbar_addr(fast__4)
# Loading work.axi_register_rd(fast)
# Loading work.axi_crossbar_addr(fast__5)
# Loading work.axi_crossbar_addr(fast__6)
# Loading work.axi_crossbar_addr(fast__7)
# Loading work.axi_register_rd(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[0]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[1]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[2]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (32) for port 's_axi_rdata'. The port definition is at: axi_SI_coupler_wrapper.sv(63).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_awregion'. The port definition is at: axi_SI_coupler_wrapper.sv(82).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (1) for port 'm_axi_arregion'. The port definition is at: axi_SI_coupler_wrapper.sv(106).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk5[3]/coupler_wrapper_instance File: axi_interconnect_wrapper.sv Line: 335
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[0]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[1]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[2]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (64) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[3]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[4]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(35).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 's_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(59).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (64) for port 's_axi_rdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(64).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_awaddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(76).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_awregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(84).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (128) for port 'm_axi_wdata'. The port definition is at: axi_master_interface_coupler_wrapper.v(88).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (16) for port 'm_axi_wstrb'. The port definition is at: axi_master_interface_coupler_wrapper.v(89).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (13) does not match connection size (20) for port 'm_axi_araddr'. The port definition is at: axi_master_interface_coupler_wrapper.v(100).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (4) does not match connection size (24) for port 'm_axi_arregion'. The port definition is at: axi_master_interface_coupler_wrapper.v(108).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/genblk7[5]/m_interface_coupler_instance File: axi_interconnect_wrapper.sv Line: 469
# ** Warning: (vsim-3015) [PCDPC] - Port size (192) does not match connection size (384) for port 'm_axi_rdata'. The port definition is at: axi_crossbar.v(221).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/dut1/crossbar_instance File: axi_interconnect_wrapper.sv Line: 589
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_master_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_master_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_0/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_0 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_1/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_1 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_2/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_2 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_3/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_3 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_4/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_4 File: axi_interface.sv Line: 160
# ** Warning: (vsim-3838) Variable '/axi_interconnect_top/u_axi_slave_if_5/max_footprint_if/aresetn' written by continuous and procedural assignments. 
# One of the assignments is implicit. See axi_footprint_interface.sv(42).
#    Time: 0 ps  Iteration: 0  Instance: /axi_interconnect_top/u_axi_slave_if_5 File: axi_interface.sv Line: 160
# Loading /root/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_WARNING @ 0: reporter [TPRGED] Type name 'axi_slave_driver #(D_W,A_W,ID_W)' already registered with factory. No string-based lookup support for multiple types with the same type name.
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_wr_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[0].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[1].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[2].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# Addressing configuration for axi_crossbar_addr instance axi_interconnect_top.dut1.crossbar_instance.axi_crossbar_rd_inst.s_ifaces[3].addr_inst
#  0 ( 0): 00000000 / 12 -- 00000000-00000fff
#  1 ( 0): 00002000 / 13 -- 00002000-00003fff
#  2 ( 0): 00004000 / 14 -- 00004000-00007fff
#  3 ( 0): 00100000 / 20 -- 00100000-001fffff
#  4 ( 0): 00200000 / 13 -- 00200000-00201fff
#  5 ( 0): 00202000 / 13 -- 00202000-00203fff
# UVM_INFO @ 0: reporter [RNTST] Running test axi_interconnect_basic_test...
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_0 [uvm_test_top.env.master_agt_0] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_1 [uvm_test_top.env.master_agt_1] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_2 [uvm_test_top.env.master_agt_2] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_master_agent.svh(79) @ 0: uvm_test_top.env.master_agt_3 [uvm_test_top.env.master_agt_3] ## AXI4 VIP (Master) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_1 [uvm_test_top.env.slave_agt_1] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_2 [uvm_test_top.env.slave_agt_2] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_3 [uvm_test_top.env.slave_agt_3] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_4 [uvm_test_top.env.slave_agt_4] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_agt_5 [uvm_test_top.env.slave_agt_5] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO axi_slave_agent.svh(84) @ 0: uvm_test_top.env.slave_cfg_0 [uvm_test_top.env.slave_cfg_0] ## AXI4 VIP (Slave) release v1.0 ##
# UVM_INFO interconnect_extended_test.sv(46) @ 0: uvm_test_top [TRACE]  Interconnect_extended_test is running. Using read and write sequences
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# ----------------------------------------------------------------------------------
# Name                                 Type                              Size  Value
# ----------------------------------------------------------------------------------
# uvm_test_top                         axi_interconnect_basic_test       -     @523 
#   env                                axi_interconnect_env              -     @530 
#     master_agt_0                     uvm_agent                         -     @686 
#       axi_analysis_port              uvm_analysis_port                 -     @1045
#       drv                            uvm_driver #(REQ,RSP)             -     @985 
#         outbound_read_transactions   uvm_analysis_port                 -     @1016
#         outbound_write_transactions  uvm_analysis_port                 -     @1008
#         rsp_port                     uvm_analysis_port                 -     @1000
#         seq_item_port                uvm_seq_item_pull_port            -     @992 
#       mon                            uvm_monitor                       -     @1026
#         axi_analysis_port            uvm_analysis_port                 -     @1033
#       sqr                            uvm_sequencer                     -     @766 
#         inbound_read_transactions    uvm_analysis_export               -     @977 
#         inbound_write_transactions   uvm_analysis_export               -     @969 
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @922 
#           analysis_export            uvm_analysis_imp                  -     @961 
#           get_ap                     uvm_analysis_port                 -     @953 
#           get_peek_export            uvm_get_peek_imp                  -     @937 
#           put_ap                     uvm_analysis_port                 -     @945 
#           put_export                 uvm_put_imp                       -     @929 
#         rsp_export                   uvm_analysis_export               -     @773 
#         seq_item_export              uvm_seq_item_pull_imp             -     @867 
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @875 
#           analysis_export            uvm_analysis_imp                  -     @914 
#           get_ap                     uvm_analysis_port                 -     @906 
#           get_peek_export            uvm_get_peek_imp                  -     @890 
#           put_ap                     uvm_analysis_port                 -     @898 
#           put_export                 uvm_put_imp                       -     @882 
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_1                     uvm_agent                         -     @693 
#       axi_analysis_port              uvm_analysis_port                 -     @1343
#       drv                            uvm_driver #(REQ,RSP)             -     @1283
#         outbound_read_transactions   uvm_analysis_port                 -     @1314
#         outbound_write_transactions  uvm_analysis_port                 -     @1306
#         rsp_port                     uvm_analysis_port                 -     @1298
#         seq_item_port                uvm_seq_item_pull_port            -     @1290
#       mon                            uvm_monitor                       -     @1324
#         axi_analysis_port            uvm_analysis_port                 -     @1331
#       sqr                            uvm_sequencer                     -     @1064
#         inbound_read_transactions    uvm_analysis_export               -     @1275
#         inbound_write_transactions   uvm_analysis_export               -     @1267
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1220
#           analysis_export            uvm_analysis_imp                  -     @1259
#           get_ap                     uvm_analysis_port                 -     @1251
#           get_peek_export            uvm_get_peek_imp                  -     @1235
#           put_ap                     uvm_analysis_port                 -     @1243
#           put_export                 uvm_put_imp                       -     @1227
#         rsp_export                   uvm_analysis_export               -     @1071
#         seq_item_export              uvm_seq_item_pull_imp             -     @1165
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1173
#           analysis_export            uvm_analysis_imp                  -     @1212
#           get_ap                     uvm_analysis_port                 -     @1204
#           get_peek_export            uvm_get_peek_imp                  -     @1188
#           put_ap                     uvm_analysis_port                 -     @1196
#           put_export                 uvm_put_imp                       -     @1180
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_2                     uvm_agent                         -     @700 
#       axi_analysis_port              uvm_analysis_port                 -     @1641
#       drv                            uvm_driver #(REQ,RSP)             -     @1581
#         outbound_read_transactions   uvm_analysis_port                 -     @1612
#         outbound_write_transactions  uvm_analysis_port                 -     @1604
#         rsp_port                     uvm_analysis_port                 -     @1596
#         seq_item_port                uvm_seq_item_pull_port            -     @1588
#       mon                            uvm_monitor                       -     @1622
#         axi_analysis_port            uvm_analysis_port                 -     @1629
#       sqr                            uvm_sequencer                     -     @1362
#         inbound_read_transactions    uvm_analysis_export               -     @1573
#         inbound_write_transactions   uvm_analysis_export               -     @1565
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1518
#           analysis_export            uvm_analysis_imp                  -     @1557
#           get_ap                     uvm_analysis_port                 -     @1549
#           get_peek_export            uvm_get_peek_imp                  -     @1533
#           put_ap                     uvm_analysis_port                 -     @1541
#           put_export                 uvm_put_imp                       -     @1525
#         rsp_export                   uvm_analysis_export               -     @1369
#         seq_item_export              uvm_seq_item_pull_imp             -     @1463
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1471
#           analysis_export            uvm_analysis_imp                  -     @1510
#           get_ap                     uvm_analysis_port                 -     @1502
#           get_peek_export            uvm_get_peek_imp                  -     @1486
#           put_ap                     uvm_analysis_port                 -     @1494
#           put_export                 uvm_put_imp                       -     @1478
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     master_agt_3                     uvm_agent                         -     @707 
#       axi_analysis_port              uvm_analysis_port                 -     @1939
#       drv                            uvm_driver #(REQ,RSP)             -     @1879
#         outbound_read_transactions   uvm_analysis_port                 -     @1910
#         outbound_write_transactions  uvm_analysis_port                 -     @1902
#         rsp_port                     uvm_analysis_port                 -     @1894
#         seq_item_port                uvm_seq_item_pull_port            -     @1886
#       mon                            uvm_monitor                       -     @1920
#         axi_analysis_port            uvm_analysis_port                 -     @1927
#       sqr                            uvm_sequencer                     -     @1660
#         inbound_read_transactions    uvm_analysis_export               -     @1871
#         inbound_write_transactions   uvm_analysis_export               -     @1863
#         read_rsp_fifo                uvm_tlm_analysis_fifo #(T)        -     @1816
#           analysis_export            uvm_analysis_imp                  -     @1855
#           get_ap                     uvm_analysis_port                 -     @1847
#           get_peek_export            uvm_get_peek_imp                  -     @1831
#           put_ap                     uvm_analysis_port                 -     @1839
#           put_export                 uvm_put_imp                       -     @1823
#         rsp_export                   uvm_analysis_export               -     @1667
#         seq_item_export              uvm_seq_item_pull_imp             -     @1761
#         write_rsp_fifo               uvm_tlm_analysis_fifo #(T)        -     @1769
#           analysis_export            uvm_analysis_imp                  -     @1808
#           get_ap                     uvm_analysis_port                 -     @1800
#           get_peek_export            uvm_get_peek_imp                  -     @1784
#           put_ap                     uvm_analysis_port                 -     @1792
#           put_export                 uvm_put_imp                       -     @1776
#         arbitration_queue            array                             0     -    
#         lock_queue                   array                             0     -    
#         num_last_reqs                integral                          32    'd1  
#         num_last_rsps                integral                          32    'd1  
#     scr                              interconnect_scoreboard           -     @595 
#       M0_imp                         uvm_analysis_imp_M0               -     @602 
#       M1_imp                         uvm_analysis_imp_M1               -     @610 
#       M2_imp                         uvm_analysis_imp_M2               -     @618 
#       M3_imp                         uvm_analysis_imp_M3               -     @626 
#       S0_imp                         uvm_analysis_imp_S0               -     @634 
#       S1_imp                         uvm_analysis_imp_S1               -     @642 
#       S2_imp                         uvm_analysis_imp_S2               -     @650 
#       S3_imp                         uvm_analysis_imp_S3               -     @658 
#       S4_imp                         uvm_analysis_imp_S4               -     @666 
#       S5_imp                         uvm_analysis_imp_S5               -     @674 
#     slave_agt_1                      uvm_agent                         -     @727 
#       axi_analysis_port              uvm_analysis_port                 -     @2015
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @1958
#         req_port                     uvm_analysis_port                 -     @1981
#         rsp_port                     uvm_analysis_port                 -     @1973
#         seq_item_port                uvm_seq_item_pull_port            -     @1965
#       mon                            uvm_monitor                       -     @1991
#         axi_analysis_port            uvm_analysis_port                 -     @1998
#     slave_agt_2                      uvm_agent                         -     @734 
#       axi_analysis_port              uvm_analysis_port                 -     @2084
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2029
#         req_port                     uvm_analysis_port                 -     @2052
#         rsp_port                     uvm_analysis_port                 -     @2044
#         seq_item_port                uvm_seq_item_pull_port            -     @2036
#       mon                            uvm_monitor                       -     @2062
#         axi_analysis_port            uvm_analysis_port                 -     @2069
#     slave_agt_3                      uvm_agent                         -     @741 
#       axi_analysis_port              uvm_analysis_port                 -     @2153
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2098
#         req_port                     uvm_analysis_port                 -     @2121
#         rsp_port                     uvm_analysis_port                 -     @2113
#         seq_item_port                uvm_seq_item_pull_port            -     @2105
#       mon                            uvm_monitor                       -     @2131
#         axi_analysis_port            uvm_analysis_port                 -     @2138
#     slave_agt_4                      uvm_agent                         -     @748 
#       axi_analysis_port              uvm_analysis_port                 -     @2222
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2167
#         req_port                     uvm_analysis_port                 -     @2190
#         rsp_port                     uvm_analysis_port                 -     @2182
#         seq_item_port                uvm_seq_item_pull_port            -     @2174
#       mon                            uvm_monitor                       -     @2200
#         axi_analysis_port            uvm_analysis_port                 -     @2207
#     slave_agt_5                      uvm_agent                         -     @755 
#       axi_analysis_port              uvm_analysis_port                 -     @2291
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2236
#         req_port                     uvm_analysis_port                 -     @2259
#         rsp_port                     uvm_analysis_port                 -     @2251
#         seq_item_port                uvm_seq_item_pull_port            -     @2243
#       mon                            uvm_monitor                       -     @2269
#         axi_analysis_port            uvm_analysis_port                 -     @2276
#     slave_cfg_0                      uvm_agent                         -     @720 
#       axi_analysis_port              uvm_analysis_port                 -     @2360
#       drv                            axi_slave_driver #(D_W,A_W,ID_W)  -     @2305
#         req_port                     uvm_analysis_port                 -     @2328
#         rsp_port                     uvm_analysis_port                 -     @2320
#         seq_item_port                uvm_seq_item_pull_port            -     @2312
#       mon                            uvm_monitor                       -     @2338
#         axi_analysis_port            uvm_analysis_port                 -     @2345
# ----------------------------------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_3.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_2.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_1.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# UVM_INFO axi_master_driver.svh(113) @ 0: uvm_test_top.env.master_agt_0.drv [uvm_driver #(REQ,RSP)] Run_phase is running...
# from interface write task of aw channel 
#                65000data_write_queue =1
#                65000data_write_queue =1
# from interface write task of aw channel ......... 
#                75000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#                75000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#                75000data_write_queue =1 2
#                75000data_write_queue =2
#                85000data_write_queue =1 2 3
#                85000data_write_queue =3
#                95000data_write_queue =1 2 3 4
#                95000data_write_queue =4
# UVM_INFO axi_master_driver.svh(295) @ 105000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3177    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    50000    
# ----------------------------------------------------------
# 
#               105000data_write_queue =1 2 3 4 5
#               105000data_write_queue =5
#               105000mon_w data_size =5 stobe_size=5
#               105000##################$$$$$$$$$$$$$$$ data write[0] =1
#               105000##################$$$$$$$$$$$$$$$ data write[1] =2
#               105000##################$$$$$$$$$$$$$$$ data write[2] =3
#               105000##################$$$$$$$$$$$$$$$ data write[3] =4
#               105000##################$$$$$$$$$$$$$$$ data write[4] =5
# from interface write task of aw channel 
#               155000data_write_queue =1
#               155000data_write_queue =1
#               155000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               155000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               165000data_write_queue =1 2
#               165000data_write_queue =2
#               175000data_write_queue =1 2 3
#               175000data_write_queue =3
#               175000data_write_queue =1
#               175000data_write_queue =1
#               185000data_write_queue =1 2 3 4
#               185000data_write_queue =4
#               185000data_write_queue =1 2
#               185000data_write_queue =2
#               195000data_write_queue =1 2 3 4 5
#               195000data_write_queue =5
#               195000mon_w data_size =5 stobe_size=5
#               195000##################$$$$$$$$$$$$$$$ data write[0] =1
#               195000##################$$$$$$$$$$$$$$$ data write[1] =2
#               195000##################$$$$$$$$$$$$$$$ data write[2] =3
#               195000##################$$$$$$$$$$$$$$$ data write[3] =4
#               195000##################$$$$$$$$$$$$$$$ data write[4] =5
#               195000data_write_queue =1 2 3
#               195000data_write_queue =3
# UVM_INFO interconnect_extended_test.sv(74) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(77) @ 200000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               205000data_write_queue =1 2 3 4
#               205000data_write_queue =4
#               215000data_write_queue =1 2 3 4 5
#               215000data_write_queue =5
#               215000mon_w data_size =5 stobe_size=5
#               215000##################$$$$$$$$$$$$$$$ data write[0] =1
#               215000##################$$$$$$$$$$$$$$$ data write[1] =2
#               215000##################$$$$$$$$$$$$$$$ data write[2] =3
#               215000##################$$$$$$$$$$$$$$$ data write[3] =4
#               215000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(247) @ 225000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 225000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3218    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @2397    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               245000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 0, latency: 13 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 295000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3188    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    80000    
# ----------------------------------------------------------
# 
#               295000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               295000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_scoreboard.sv(247) @ 305000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 305000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3613    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hd      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3713    
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h16     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO interconnect_extended_test.sv(79) @ 305000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(81) @ 305000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#               335000data_write_queue =1
#               335000data_write_queue =1
#               345000data_write_queue =1 2
#               345000data_write_queue =2
#               345000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               345000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               355000data_write_queue =1 2 3
#               355000data_write_queue =3
#               365000data_write_queue =1 2 3 4
#               365000data_write_queue =4
#               375000data_write_queue =1 2 3 4 5
#               375000data_write_queue =5
#               375000mon_w data_size =5 stobe_size=5
#               375000##################$$$$$$$$$$$$$$$ data write[0] =1
#               375000##################$$$$$$$$$$$$$$$ data write[1] =2
#               375000##################$$$$$$$$$$$$$$$ data write[2] =3
#               375000##################$$$$$$$$$$$$$$$ data write[3] =4
#               375000##################$$$$$$$$$$$$$$$ data write[4] =5
#               385000data_write_queue =1
#               385000data_write_queue =1
#               405000data_write_queue =1 2
#               405000data_write_queue =2
#               425000data_write_queue =1 2 3
#               425000data_write_queue =3
#               445000data_write_queue =1 2 3 4
#               445000data_write_queue =4
#               465000data_write_queue =1 2 3 4 5
#               465000data_write_queue =5
#               465000mon_w data_size =5 stobe_size=5
#               465000##################$$$$$$$$$$$$$$$ data write[0] =1
#               465000##################$$$$$$$$$$$$$$$ data write[1] =2
#               465000##################$$$$$$$$$$$$$$$ data write[2] =3
#               465000##################$$$$$$$$$$$$$$$ data write[3] =4
#               465000##################$$$$$$$$$$$$$$$ data write[4] =5
#               475000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(247) @ 475000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 475000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3743    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @3478    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x80, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 495000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1, latency: 14 cycles
# from interface write task of aw channel 
# from interface write task of aw channel ......... 
#               515000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               515000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               515000data_write_queue =17
#               515000data_write_queue =11
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 525000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3198    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    110000   
# ----------------------------------------------------------
# 
#               525000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               525000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#               525000data_write_queue =17 8704
#               525000data_write_queue =2200
# UVM_INFO axi_scoreboard.sv(247) @ 535000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 535000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4183    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'he      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4325    
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h80     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h25     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#               535000data_write_queue =17 8704 3342336
#               535000data_write_queue =330000
#               545000data_write_queue =17 8704 3342336 1140850688
#               545000data_write_queue =44000000
# from interface write task of aw channel 
#               555000data_write_queue =1
#               555000data_write_queue =1
# UVM_INFO axi_master_driver.svh(295) @ 555000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4204       
#   id                    integral           32    'h0         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h0         
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    505000      
# -------------------------------------------------------------
# 
#               555000data_write_queue =17 8704 3342336 1140850688 365072220160
#               555000data_write_queue =5500000000
#               555000mon_w data_size =5 stobe_size=5
#               555000##################$$$$$$$$$$$$$$$ data write[0] =17
#               555000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               555000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               555000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               555000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#               565000data_write_queue =1 2
#               565000data_write_queue =2
#               575000data_write_queue =1 2 3
#               575000data_write_queue =3
#               585000data_write_queue =1 2 3 4
#               585000data_write_queue =4
# from interface write task of aw channel 
#               585000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               585000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#               595000data_write_queue =1 2 3 4 5
#               595000data_write_queue =5
#               595000mon_w data_size =5 stobe_size=5
#               595000##################$$$$$$$$$$$$$$$ data write[0] =1
#               595000##################$$$$$$$$$$$$$$$ data write[1] =2
#               595000##################$$$$$$$$$$$$$$$ data write[2] =3
#               595000##################$$$$$$$$$$$$$$$ data write[3] =4
#               595000##################$$$$$$$$$$$$$$$ data write[4] =5
#               605000data_write_queue =17
#               605000data_write_queue =11
#               615000data_write_queue =17 8704
#               615000data_write_queue =2200
#               625000data_write_queue =17 8704 3342336
#               625000data_write_queue =330000
#               635000data_write_queue =17 8704 3342336 1140850688
#               635000data_write_queue =44000000
#               635000data_write_queue =17
#               635000data_write_queue =11
#               645000data_write_queue =17 8704 3342336 1140850688 365072220160
#               645000data_write_queue =5500000000
#               645000mon_w data_size =5 stobe_size=5
#               645000##################$$$$$$$$$$$$$$$ data write[0] =17
#               645000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               645000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               645000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               645000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO interconnect_extended_test.sv(102) @ 655000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(105) @ 655000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#               665000data_write_queue =17 8704
#               665000data_write_queue =2200
#               695000data_write_queue =17 8704 51
#               695000data_write_queue =33
#               725000data_write_queue =17 8704 51 17408
#               725000data_write_queue =4400
#               755000data_write_queue =17 8704 51 17408 85
#               755000data_write_queue =55
#               755000mon_w data_size =5 stobe_size=5
#               755000##################$$$$$$$$$$$$$$$ data write[0] =17
#               755000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               755000##################$$$$$$$$$$$$$$$ data write[2] =51
#               755000##################$$$$$$$$$$$$$$$ data write[3] =17408
#               755000##################$$$$$$$$$$$$$$$ data write[4] =85
#               755000@@@@@@@@@response
# UVM_INFO @ 765000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 765000: reporter [MISCMP] 1 Miscompare(s) for object t@4435 vs. t@4108
# UVM_ERROR axi_scoreboard.sv(275) @ 765000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@389} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4108    
#   id                    integral           32    'h200    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h0      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x0, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 765000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 512, latency: 20 cycles
#               785000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               785000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 805000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4285       
#   id                    integral           32    'h1         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h10        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    535000      
# -------------------------------------------------------------
# 
#               805000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#               805000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(107) @ 815000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(109) @ 815000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
#               825000data_write_queue =17
#               825000data_write_queue =11
# from interface write task of aw channel 
#               835000data_write_queue =17 8704
#               835000data_write_queue =2200
#               845000data_write_queue =17 8704 3342336
#               845000data_write_queue =330000
#               845000data_write_queue =1
#               845000data_write_queue =1
#               855000data_write_queue =17 8704 3342336 1140850688
#               855000data_write_queue =44000000
#               865000data_write_queue =17 8704 3342336 1140850688 365072220160
#               865000data_write_queue =5500000000
#               865000mon_w data_size =5 stobe_size=5
#               865000##################$$$$$$$$$$$$$$$ data write[0] =17
#               865000##################$$$$$$$$$$$$$$$ data write[1] =8704
#               865000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#               865000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#               865000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#               885000data_write_queue =1 2
#               885000data_write_queue =2
#               925000data_write_queue =1 2 3
#               925000data_write_queue =3
#               965000data_write_queue =1 2 3 4
#               965000data_write_queue =4
#              1005000data_write_queue =1 2 3 4 5
#              1005000data_write_queue =5
#              1005000mon_w data_size =5 stobe_size=5
#              1005000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1005000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1005000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1005000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1005000##################$$$$$$$$$$$$$$$ data write[4] =5
# from interface write task of aw channel 
#              1015000@@@@@@@@@response
# UVM_INFO axi_scoreboard.sv(247) @ 1015000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1015000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE REQUEST comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @4340    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @5275    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# from interface write task of aw channel ......... 
#              1025000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1025000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_monitor.svh(476) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x100, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 1035000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 2, latency: 24 cycles
#              1045000data_write_queue =43537
#              1045000data_write_queue =aa11
#              1055000data_write_queue =43537 3139567616
#              1055000data_write_queue =bb220000
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1065000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3273    
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    140000   
# ----------------------------------------------------------
# 
#              1065000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1065000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1065000data_write_queue =43537 3139567616 52275
#              1065000data_write_queue =cc33
#              1065000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1065000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_scoreboard.sv(247) @ 1075000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1075000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6477    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h18     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6677    
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h100    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h49     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1075000data_write_queue =43537 3139567616 52275 3712221184
#              1075000data_write_queue =dd440000
#              1085000data_write_queue =1
#              1085000data_write_queue =1
# UVM_INFO axi_master_driver.svh(295) @ 1085000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6306     
#   id                    integral           32    'h0       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h4       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1015000   
# -----------------------------------------------------------
# 
#              1085000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1085000data_write_queue =ee55
#              1085000mon_w data_size =5 stobe_size=5
#              1085000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1085000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1085000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1085000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1085000##################$$$$$$$$$$$$$$$ data write[4] =61013
# from interface write task of aw channel 
#              1095000data_write_queue =1 2
#              1095000data_write_queue =2
#              1105000data_write_queue =1 2 3
#              1105000data_write_queue =3
# from interface write task of aw channel 
#              1105000data_write_queue =43537
#              1105000data_write_queue =aa11
#              1105000data_write_queue =17
#              1105000data_write_queue =11
#              1115000data_write_queue =1 2 3 4
#              1115000data_write_queue =4
#              1115000data_write_queue =43537 3139567616
#              1115000data_write_queue =bb220000
#              1125000data_write_queue =1 2 3 4 5
#              1125000data_write_queue =5
#              1125000mon_w data_size =5 stobe_size=5
#              1125000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1125000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1125000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1125000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1125000##################$$$$$$$$$$$$$$$ data write[4] =5
#              1125000data_write_queue =43537 3139567616 52275
#              1125000data_write_queue =cc33
#              1135000data_write_queue =43537 3139567616 52275 3712221184
#              1135000data_write_queue =dd440000
#              1135000data_write_queue =17 8704
#              1135000data_write_queue =2200
#              1145000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1145000data_write_queue =ee55
#              1145000mon_w data_size =5 stobe_size=5
#              1145000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1145000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1145000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1145000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1145000##################$$$$$$$$$$$$$$$ data write[4] =61013
# UVM_INFO interconnect_extended_test.sv(130) @ 1165000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(133) @ 1165000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
#              1165000data_write_queue =17 8704 51
#              1165000data_write_queue =33
#              1195000data_write_queue =17 8704 51 17408
#              1195000data_write_queue =4400
#              1225000data_write_queue =17 8704 51 17408 85
#              1225000data_write_queue =55
#              1225000mon_w data_size =5 stobe_size=5
#              1225000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1225000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1225000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1225000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              1225000##################$$$$$$$$$$$$$$$ data write[4] =85
# UVM_INFO @ 1235000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1235000: reporter [MISCMP] 1 Miscompare(s) for object t@5530 vs. t@6362
# UVM_ERROR axi_scoreboard.sv(275) @ 1235000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@608} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @6362    
#   id                    integral           32    'h201    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1245000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 1265000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 513, latency: 21 cycles
#              1285000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1285000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1295000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4395       
#   id                    integral           32    'h2         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h20        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    565000      
# -------------------------------------------------------------
# 
#              1295000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1295000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#              1325000data_write_queue =43537
#              1325000data_write_queue =aa11
#              1345000data_write_queue =17
#              1345000data_write_queue =11
#              1355000data_write_queue =17 8704
#              1355000data_write_queue =2200
#              1365000data_write_queue =17 8704 3342336
#              1365000data_write_queue =330000
#              1365000data_write_queue =43537 47906
#              1365000data_write_queue =bb22
#              1375000data_write_queue =17 8704 3342336 1140850688
#              1375000data_write_queue =44000000
#              1385000data_write_queue =17 8704 3342336 1140850688 365072220160
#              1385000data_write_queue =5500000000
#              1385000mon_w data_size =5 stobe_size=5
#              1385000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1385000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1385000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              1385000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              1385000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
#              1405000data_write_queue =43537 47906 52275
#              1405000data_write_queue =cc33
#              1445000data_write_queue =43537 47906 52275 56644
#              1445000data_write_queue =dd44
#              1485000data_write_queue =43537 47906 52275 56644 61013
#              1485000data_write_queue =ee55
#              1485000mon_w data_size =5 stobe_size=5
#              1485000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1485000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              1485000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1485000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              1485000##################$$$$$$$$$$$$$$$ data write[4] =61013
# UVM_INFO @ 1495000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1495000: reporter [MISCMP] 1 Miscompare(s) for object t@6817 vs. t@7697
# UVM_ERROR axi_scoreboard.sv(275) @ 1495000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@865} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @7697    
#   id                    integral           32    'h400    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h4      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1505000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x4, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 1525000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1024, latency: 24 cycles
#              1545000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1545000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1555000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6497     
#   id                    integral           32    'h1       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h8       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1045000   
# -----------------------------------------------------------
# 
#              1555000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1555000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(135) @ 1565000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(137) @ 1565000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              1585000data_write_queue =43537
#              1585000data_write_queue =aa11
#              1585000data_write_queue =1
#              1585000data_write_queue =1
#              1595000data_write_queue =43537 3139567616
#              1595000data_write_queue =bb220000
#              1595000data_write_queue =1 2
#              1595000data_write_queue =2
#              1605000data_write_queue =43537 3139567616 52275
#              1605000data_write_queue =cc33
#              1605000data_write_queue =1 2 3
#              1605000data_write_queue =3
#              1615000data_write_queue =43537 3139567616 52275 3712221184
#              1615000data_write_queue =dd440000
#              1615000data_write_queue =1 2 3 4
#              1615000data_write_queue =4
#              1625000data_write_queue =43537 3139567616 52275 3712221184 61013
#              1625000data_write_queue =ee55
#              1625000mon_w data_size =5 stobe_size=5
#              1625000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1625000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              1625000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1625000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              1625000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              1625000data_write_queue =1 2 3 4 5
#              1625000data_write_queue =5
#              1625000mon_w data_size =5 stobe_size=5
#              1625000##################$$$$$$$$$$$$$$$ data write[0] =1
#              1625000##################$$$$$$$$$$$$$$$ data write[1] =2
#              1625000##################$$$$$$$$$$$$$$$ data write[2] =3
#              1625000##################$$$$$$$$$$$$$$$ data write[3] =4
#              1625000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(266) @ 1635000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
#              1645000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x180, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 1665000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 3, latency: 12 cycles
#              1675000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1675000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1695000: uvm_test_top.env.master_agt_0.drv [uvm_test_top.env.master_agt_0.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @3343    
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    170000   
# ----------------------------------------------------------
# 
#              1695000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1695000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO axi_scoreboard.sv(247) @ 1705000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 1705000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10532   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hc      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10752   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h180    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h71     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              1725000data_write_queue =17
#              1725000data_write_queue =11
#              1745000data_write_queue =17 8704
#              1745000data_write_queue =2200
# from interface write task of aw channel 
#              1765000data_write_queue =17 8704 51
#              1765000data_write_queue =33
# from interface write task of aw channel ......... 
#              1775000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1775000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1785000data_write_queue =170
#              1785000data_write_queue =aa
#              1785000data_write_queue =17 8704 51 17408
#              1785000data_write_queue =4400
#              1795000data_write_queue =170 187
#              1795000data_write_queue =bb
#              1805000data_write_queue =170 187 204
#              1805000data_write_queue =cc
#              1805000data_write_queue =17 8704 51 17408 85
#              1805000data_write_queue =55
#              1805000mon_w data_size =5 stobe_size=5
#              1805000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1805000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1805000##################$$$$$$$$$$$$$$$ data write[2] =51
#              1805000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              1805000##################$$$$$$$$$$$$$$$ data write[4] =85
#              1815000data_write_queue =170 187 204 221
#              1815000data_write_queue =dd
# UVM_INFO @ 1815000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1815000: reporter [MISCMP] 1 Miscompare(s) for object t@8177 vs. t@10307
# UVM_ERROR axi_scoreboard.sv(275) @ 1815000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1137} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @10307   
#   id                    integral           32    'h202    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h20     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_master_driver.svh(295) @ 1825000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11143   
#   id                    integral           32    'h0      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1765000  
# ----------------------------------------------------------
# 
#              1825000data_write_queue =170 187 204 221 238
#              1825000data_write_queue =ee
#              1825000mon_w data_size =5 stobe_size=5
#              1825000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1825000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1825000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1825000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1825000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1825000@@@@@@@@@response
# from interface write task of aw channel 
# UVM_INFO axi_monitor.svh(476) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x20, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 1845000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 514, latency: 16 cycles
#              1855000data_write_queue =170
#              1855000data_write_queue =aa
#              1865000data_write_queue =170 187
#              1865000data_write_queue =bb
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1875000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4530       
#   id                    integral           32    'h3         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h30        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    595000      
# -------------------------------------------------------------
# 
#              1875000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1875000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              1875000data_write_queue =170 187 204
#              1875000data_write_queue =cc
#              1875000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1875000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              1885000data_write_queue =170 187 204 221
#              1885000data_write_queue =dd
#              1895000data_write_queue =170 187 204 221 238
#              1895000data_write_queue =ee
#              1895000mon_w data_size =5 stobe_size=5
#              1895000##################$$$$$$$$$$$$$$$ data write[0] =170
#              1895000##################$$$$$$$$$$$$$$$ data write[1] =187
#              1895000##################$$$$$$$$$$$$$$$ data write[2] =204
#              1895000##################$$$$$$$$$$$$$$$ data write[3] =221
#              1895000##################$$$$$$$$$$$$$$$ data write[4] =238
#              1905000data_write_queue =43537
#              1905000data_write_queue =aa11
# UVM_INFO interconnect_extended_test.sv(157) @ 1915000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 5
# UVM_INFO interconnect_extended_test.sv(160) @ 1915000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of 1
# from interface write task of aw channel 
#              1915000data_write_queue =17
#              1915000data_write_queue =11
#              1915000data_write_queue =43537 47906
#              1915000data_write_queue =bb22
#              1925000data_write_queue =17 8704
#              1925000data_write_queue =2200
#              1925000data_write_queue =43537 47906 52275
#              1925000data_write_queue =cc33
#              1935000data_write_queue =17 8704 3342336
#              1935000data_write_queue =330000
#              1935000data_write_queue =43537 47906 52275 56644
#              1935000data_write_queue =dd44
#              1945000data_write_queue =17 8704 3342336 1140850688
#              1945000data_write_queue =44000000
#              1945000data_write_queue =43537 47906 52275 56644 61013
#              1945000data_write_queue =ee55
#              1945000mon_w data_size =5 stobe_size=5
#              1945000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              1945000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              1945000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              1945000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              1945000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              1945000@@@@@@@@@response
#              1955000data_write_queue =17 8704 3342336 1140850688 365072220160
#              1955000data_write_queue =5500000000
#              1955000mon_w data_size =5 stobe_size=5
#              1955000##################$$$$$$$$$$$$$$$ data write[0] =17
#              1955000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              1955000##################$$$$$$$$$$$$$$$ data write[2] =3342336
#              1955000##################$$$$$$$$$$$$$$$ data write[3] =1140850688
#              1955000##################$$$$$$$$$$$$$$$ data write[4] =365072220160
# UVM_INFO @ 1955000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 1955000: reporter [MISCMP] 1 Miscompare(s) for object t@9862 vs. t@11529
# UVM_ERROR axi_scoreboard.sv(275) @ 1955000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1474} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @11529   
#   id                    integral           32    'h401    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h8      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x8, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 1955000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1025, latency: 10 cycles
#              1975000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1975000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 1995000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6637     
#   id                    integral           32    'h2       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'hc       
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1075000   
# -----------------------------------------------------------
# 
#              1995000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              1995000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              2015000data_write_queue =43537
#              2015000data_write_queue =aa11
# from interface write task of aw channel 
#              2025000data_write_queue =43537 3139567616
#              2025000data_write_queue =bb220000
#              2035000data_write_queue =43537 3139567616 52275
#              2035000data_write_queue =cc33
#              2035000data_write_queue =43690
#              2035000data_write_queue =aaaa
#              2045000data_write_queue =43537 3139567616 52275 3712221184
#              2045000data_write_queue =dd440000
#              2055000data_write_queue =43537 3139567616 52275 3712221184 61013
#              2055000data_write_queue =ee55
#              2055000mon_w data_size =5 stobe_size=5
#              2055000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2055000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              2055000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2055000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              2055000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2065000data_write_queue =43690 48059
#              2065000data_write_queue =bbbb
#              2095000data_write_queue =43690 48059 52428
#              2095000data_write_queue =cccc
#              2125000data_write_queue =43690 48059 52428 56797
#              2125000data_write_queue =dddd
#              2155000data_write_queue =43690 48059 52428 56797 61166
#              2155000data_write_queue =eeee
#              2155000mon_w data_size =5 stobe_size=5
#              2155000##################$$$$$$$$$$$$$$$ data write[0] =43690
#              2155000##################$$$$$$$$$$$$$$$ data write[1] =187
#              2155000##################$$$$$$$$$$$$$$$ data write[2] =52428
#              2155000##################$$$$$$$$$$$$$$$ data write[3] =221
#              2155000##################$$$$$$$$$$$$$$$ data write[4] =61166
# UVM_INFO @ 2165000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2165000: reporter [MISCMP] 1 Miscompare(s) for object t@11689 vs. t@12769
# UVM_ERROR axi_scoreboard.sv(275) @ 2165000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1839} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @12769   
#   id                    integral           32    'h600    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h1      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haaaa   
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcccc   
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'heeee   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h2      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h2      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h2      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2185000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x1, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 2205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1536, latency: 22 cycles
#              2215000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2215000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2235000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11334   
#   id                    integral           32    'h1      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h2      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1795000  
# ----------------------------------------------------------
# 
#              2235000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2235000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# UVM_INFO interconnect_extended_test.sv(162) @ 2245000: uvm_test_top [uvm_test_top] from test after the pipeline write resp of all
# UVM_INFO interconnect_extended_test.sv(164) @ 2245000: uvm_test_top [uvm_test_top] from test after the pipeline write seq
# from interface write task of aw channel 
#              2285000data_write_queue =170
#              2285000data_write_queue =aa
#              2285000data_write_queue =1
#              2285000data_write_queue =1
#              2295000data_write_queue =170 187
#              2295000data_write_queue =bb
#              2295000data_write_queue =1 2
#              2295000data_write_queue =2
#              2305000data_write_queue =170 187 204
#              2305000data_write_queue =cc
#              2305000data_write_queue =1 2 3
#              2305000data_write_queue =3
#              2315000data_write_queue =170 187 204 221
#              2315000data_write_queue =dd
#              2315000data_write_queue =1 2 3 4
#              2315000data_write_queue =4
#              2325000data_write_queue =170 187 204 221 238
#              2325000data_write_queue =ee
#              2325000mon_w data_size =5 stobe_size=5
#              2325000##################$$$$$$$$$$$$$$$ data write[0] =170
#              2325000##################$$$$$$$$$$$$$$$ data write[1] =187
#              2325000##################$$$$$$$$$$$$$$$ data write[2] =204
#              2325000##################$$$$$$$$$$$$$$$ data write[3] =221
#              2325000##################$$$$$$$$$$$$$$$ data write[4] =238
#              2325000data_write_queue =1 2 3 4 5
#              2325000data_write_queue =5
#              2325000mon_w data_size =5 stobe_size=5
#              2325000##################$$$$$$$$$$$$$$$ data write[0] =1
#              2325000##################$$$$$$$$$$$$$$$ data write[1] =2
#              2325000##################$$$$$$$$$$$$$$$ data write[2] =3
#              2325000##################$$$$$$$$$$$$$$$ data write[3] =4
#              2325000##################$$$$$$$$$$$$$$$ data write[4] =5
# UVM_INFO axi_scoreboard.sv(266) @ 2335000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE REQUEST
#              2355000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x200, data[0]: 0x1, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x1
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x2
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x3
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x4
# UVM_INFO axi_monitor.svh(481) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x5
# UVM_INFO axi_monitor.svh(504) @ 2375000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 4, latency: 15 cycles
#              2395000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2395000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# UVM_INFO axi_scoreboard.sv(247) @ 2415000: uvm_test_top.env.scr [interconnect_scoreboard] actual and expected packets are same for AXI_WRITE RESPONSE following order for same ID's
# UVM_INFO axi_scoreboard.sv(248) @ 2415000: uvm_test_top.env.scr [interconnect_scoreboard] AXI_WRITE RESPONSE comparison failed due to data mismatch, expected is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @16374   
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'hf      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
#  actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @16669   
#   id                    integral           32    'h4      
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h200    
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h1      
#     [1]                 integral           1024  'h2      
#     [2]                 integral           1024  'h3      
#     [3]                 integral           1024  'h4      
#     [4]                 integral           1024  'h5      
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h82     
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0      
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2435000data_write_queue =17
#              2435000data_write_queue =11
#              2455000data_write_queue =17 8704
#              2455000data_write_queue =2200
#              2475000data_write_queue =17 8704 51
#              2475000data_write_queue =33
#              2495000data_write_queue =17 8704 51 17408
#              2495000data_write_queue =4400
#              2515000data_write_queue =17 8704 51 17408 85
#              2515000data_write_queue =55
#              2515000mon_w data_size =5 stobe_size=5
#              2515000##################$$$$$$$$$$$$$$$ data write[0] =17
#              2515000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              2515000##################$$$$$$$$$$$$$$$ data write[2] =51
#              2515000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              2515000##################$$$$$$$$$$$$$$$ data write[4] =85
#              2525000@@@@@@@@@response
# UVM_INFO @ 2525000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2525000: reporter [MISCMP] 1 Miscompare(s) for object t@12144 vs. t@15999
# UVM_ERROR axi_scoreboard.sv(275) @ 2525000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@1930} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @15999   
#   id                    integral           32    'h203    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h30     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x30, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 2545000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 515, latency: 15 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2575000: uvm_test_top.env.master_agt_1.drv [uvm_test_top.env.master_agt_1.drv] from driver process write task 
#  -------------------------------------------------------------
# Name                    Type               Size  Value       
# -------------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @4660       
#   id                    integral           32    'h4         
#   prot                  integral           3     'h0X        
#   addr                  integral           32    'h40        
#   data                  da(integral)       5     -           
#     [0]                 integral           1024  'h11        
#     [1]                 integral           1024  'h2200      
#     [2]                 integral           1024  'h330000    
#     [3]                 integral           1024  'h44000000  
#     [4]                 integral           1024  'h5500000000
#   burst_length          integral           32    'h5         
#   burst_type            integral           32    'h1         
#   byte_en               da(integral)       5     -           
#     [0]                 integral           128   'h1         
#     [1]                 integral           128   'h2         
#     [2]                 integral           128   'h4         
#     [3]                 integral           128   'h8         
#     [4]                 integral           128   'h10        
#   byte_en_first_custom  integral           1     'h0         
#   byte_en_last_custom   integral           1     'h0         
#   byte_en_last          integral           128   'h0         
#   tr_size_in_bytes      integral           32    'h1         
#   transaction_cycles    integral           32    'h0         
#   op_type               axi_op_type_t      32    AXI_WRITE   
#   bresp                 integral           2     'h0X        
#   rresp                 da(integral)       0     -           
#   begin_time            time               64    625000      
# -------------------------------------------------------------
# 
#              2575000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2575000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              2575000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2575000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              2625000data_write_queue =43537
#              2625000data_write_queue =aa11
#              2635000data_write_queue =43537 47906
#              2635000data_write_queue =bb22
#              2645000data_write_queue =43537 47906 52275
#              2645000data_write_queue =cc33
#              2655000data_write_queue =43537 47906 52275 56644
#              2655000data_write_queue =dd44
#              2665000data_write_queue =43537 47906 52275 56644 61013
#              2665000data_write_queue =ee55
#              2665000mon_w data_size =5 stobe_size=5
#              2665000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2665000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              2665000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2665000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              2665000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2675000@@@@@@@@@response
# UVM_INFO @ 2675000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2675000: reporter [MISCMP] 1 Miscompare(s) for object t@13199 vs. t@17424
# UVM_ERROR axi_scoreboard.sv(275) @ 2675000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@2141} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @17424   
#   id                    integral           32    'h402    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'hc      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0xc, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 2695000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1026, latency: 13 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2725000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @6832     
#   id                    integral           32    'h3       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h10      
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1105000   
# -----------------------------------------------------------
# 
#              2725000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2725000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
# from interface write task of aw channel 
#              2735000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2735000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              2765000data_write_queue =43537
#              2765000data_write_queue =aa11
#              2765000data_write_queue =43690
#              2765000data_write_queue =aaaa
#              2775000data_write_queue =43537 3139567616
#              2775000data_write_queue =bb220000
#              2785000data_write_queue =43537 3139567616 52275
#              2785000data_write_queue =cc33
#              2795000data_write_queue =43537 3139567616 52275 3712221184
#              2795000data_write_queue =dd440000
#              2805000data_write_queue =43537 3139567616 52275 3712221184 61013
#              2805000data_write_queue =ee55
#              2805000mon_w data_size =5 stobe_size=5
#              2805000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              2805000##################$$$$$$$$$$$$$$$ data write[1] =3139567616
#              2805000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              2805000##################$$$$$$$$$$$$$$$ data write[3] =3712221184
#              2805000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              2805000data_write_queue =43690 48059
#              2805000data_write_queue =bbbb
#              2845000data_write_queue =43690 48059 52428
#              2845000data_write_queue =cccc
#              2885000data_write_queue =43690 48059 52428 56797
#              2885000data_write_queue =dddd
#              2925000data_write_queue =43690 48059 52428 56797 61166
#              2925000data_write_queue =eeee
#              2925000mon_w data_size =5 stobe_size=5
#              2925000##################$$$$$$$$$$$$$$$ data write[0] =170
#              2925000##################$$$$$$$$$$$$$$$ data write[1] =48059
#              2925000##################$$$$$$$$$$$$$$$ data write[2] =204
#              2925000##################$$$$$$$$$$$$$$$ data write[3] =56797
#              2925000##################$$$$$$$$$$$$$$$ data write[4] =238
# UVM_INFO @ 2935000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 2935000: reporter [MISCMP] 1 Miscompare(s) for object t@15254 vs. t@18419
# UVM_ERROR axi_scoreboard.sv(275) @ 2935000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@2552} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @18419   
#   id                    integral           32    'h601    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h2      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbbbb   
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdddd   
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
#              2945000@@@@@@@@@response
# UVM_INFO axi_monitor.svh(476) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x2, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 2965000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1537, latency: 25 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 2995000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11539   
#   id                    integral           32    'h2      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h3      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1825000  
# ----------------------------------------------------------
# 
#              2995000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              2995000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3005000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3005000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              3015000data_write_queue =170
#              3015000data_write_queue =aa
#              3015000data_write_queue =17
#              3015000data_write_queue =11
#              3025000data_write_queue =170 187
#              3025000data_write_queue =bb
#              3025000data_write_queue =17 8704
#              3025000data_write_queue =2200
# from interface write task of aw channel 
#              3035000data_write_queue =170 187 204
#              3035000data_write_queue =cc
#              3035000data_write_queue =17 8704 51
#              3035000data_write_queue =33
#              3045000data_write_queue =170 187 204 221
#              3045000data_write_queue =dd
#              3045000data_write_queue =17 8704 51 17408
#              3045000data_write_queue =4400
#              3055000data_write_queue =170 187 204 221 238
#              3055000data_write_queue =ee
#              3055000mon_w data_size =5 stobe_size=5
#              3055000##################$$$$$$$$$$$$$$$ data write[0] =170
#              3055000##################$$$$$$$$$$$$$$$ data write[1] =187
#              3055000##################$$$$$$$$$$$$$$$ data write[2] =204
#              3055000##################$$$$$$$$$$$$$$$ data write[3] =221
#              3055000##################$$$$$$$$$$$$$$$ data write[4] =238
#              3055000data_write_queue =17 8704 51 17408 85
#              3055000data_write_queue =55
#              3055000mon_w data_size =5 stobe_size=5
#              3055000##################$$$$$$$$$$$$$$$ data write[0] =17
#              3055000##################$$$$$$$$$$$$$$$ data write[1] =8704
#              3055000##################$$$$$$$$$$$$$$$ data write[2] =51
#              3055000##################$$$$$$$$$$$$$$$ data write[3] =17408
#              3055000##################$$$$$$$$$$$$$$$ data write[4] =85
#              3065000@@@@@@@@@response
# UVM_INFO @ 3065000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3065000: reporter [MISCMP] 1 Miscompare(s) for object t@17814 vs. t@20074
# UVM_ERROR axi_scoreboard.sv(275) @ 3065000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3064} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @20074   
#   id                    integral           32    'h204    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h40     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'h11     
#     [1]                 integral           1024  'h2200   
#     [2]                 integral           1024  'h33     
#     [3]                 integral           1024  'h4400   
#     [4]                 integral           1024  'h55     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h2      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h2      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x40, data[0]: 0x11, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0x11
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0x22
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0x33
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0x44
# UVM_INFO axi_monitor.svh(481) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0x55
# UVM_INFO axi_monitor.svh(504) @ 3085000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 516, latency: 10 cycles
#              3125000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3125000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
#              3135000data_write_queue =43537
#              3135000data_write_queue =aa11
#              3145000data_write_queue =43537 47906
#              3145000data_write_queue =bb22
#              3155000data_write_queue =43537 47906 52275
#              3155000data_write_queue =cc33
#              3165000data_write_queue =43537 47906 52275 56644
#              3165000data_write_queue =dd44
#              3175000data_write_queue =43537 47906 52275 56644 61013
#              3175000data_write_queue =ee55
#              3175000mon_w data_size =5 stobe_size=5
#              3175000##################$$$$$$$$$$$$$$$ data write[0] =43537
#              3175000##################$$$$$$$$$$$$$$$ data write[1] =47906
#              3175000##################$$$$$$$$$$$$$$$ data write[2] =52275
#              3175000##################$$$$$$$$$$$$$$$ data write[3] =56644
#              3175000##################$$$$$$$$$$$$$$$ data write[4] =61013
#              3185000@@@@@@@@@response
# UVM_INFO @ 3185000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3185000: reporter [MISCMP] 1 Miscompare(s) for object t@18834 vs. t@20959
# UVM_ERROR axi_scoreboard.sv(275) @ 3185000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3268} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @20959   
#   id                    integral           32    'h403    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h10     
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa11   
#     [1]                 integral           1024  'hbb22   
#     [2]                 integral           1024  'hcc33   
#     [3]                 integral           1024  'hdd44   
#     [4]                 integral           1024  'hee55   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h3      
#     [1]                 integral           128   'h3      
#     [2]                 integral           128   'h3      
#     [3]                 integral           128   'h3      
#     [4]                 integral           128   'h3      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h2      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x10, data[0]: 0xaa11, byte_en: 0x3, tr_size_in_bytes: 2, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa11
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb22
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc33
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd44
# UVM_INFO axi_monitor.svh(481) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee55
# UVM_INFO axi_monitor.svh(504) @ 3205000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1027, latency: 10 cycles
#              3215000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3215000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 3235000: uvm_test_top.env.master_agt_2.drv [uvm_test_top.env.master_agt_2.drv] from driver process write task 
#  -----------------------------------------------------------
# Name                    Type               Size  Value     
# -----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @7022     
#   id                    integral           32    'h4       
#   prot                  integral           3     'h0X      
#   addr                  integral           32    'h14      
#   data                  da(integral)       5     -         
#     [0]                 integral           1024  'haa11    
#     [1]                 integral           1024  'hbb220000
#     [2]                 integral           1024  'hcc33    
#     [3]                 integral           1024  'hdd440000
#     [4]                 integral           1024  'hee55    
#   burst_length          integral           32    'h5       
#   burst_type            integral           32    'h1       
#   byte_en               da(integral)       5     -         
#     [0]                 integral           128   'h3       
#     [1]                 integral           128   'hc       
#     [2]                 integral           128   'h3       
#     [3]                 integral           128   'hc       
#     [4]                 integral           128   'h3       
#   byte_en_first_custom  integral           1     'h0       
#   byte_en_last_custom   integral           1     'h0       
#   byte_en_last          integral           128   'h0       
#   tr_size_in_bytes      integral           32    'h2       
#   transaction_cycles    integral           32    'h0       
#   op_type               axi_op_type_t      32    AXI_WRITE 
#   bresp                 integral           2     'h0X      
#   rresp                 da(integral)       0     -         
#   begin_time            time               64    1135000   
# -----------------------------------------------------------
# 
#              3235000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3235000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3275000data_write_queue =43690
#              3275000data_write_queue =aaaa
#              3315000data_write_queue =43690 48059
#              3315000data_write_queue =bbbb
#              3355000data_write_queue =43690 48059 52428
#              3355000data_write_queue =cccc
#              3395000data_write_queue =43690 48059 52428 56797
#              3395000data_write_queue =dddd
#              3435000data_write_queue =43690 48059 52428 56797 61166
#              3435000data_write_queue =eeee
#              3435000mon_w data_size =5 stobe_size=5
#              3435000##################$$$$$$$$$$$$$$$ data write[0] =43690
#              3435000##################$$$$$$$$$$$$$$$ data write[1] =187
#              3435000##################$$$$$$$$$$$$$$$ data write[2] =52428
#              3435000##################$$$$$$$$$$$$$$$ data write[3] =221
#              3435000##################$$$$$$$$$$$$$$$ data write[4] =61166
#              3435000@@@@@@@@@response
# UVM_INFO @ 3445000: reporter [MISCMP] Miscompare for t.data: 
# UVM_INFO @ 3445000: reporter [MISCMP] 1 Miscompare(s) for object t@20574 vs. t@21699
# UVM_ERROR axi_scoreboard.sv(275) @ 3445000: uvm_test_top.env.scr [interconnect_scoreboard] two packets are not same for AXI_WRITE REQUEST, expected is 
# '{@axi_seq_item@3616} actual is 
# ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# t                       uvm_sequence_item  -     @21699   
#   id                    integral           32    'h602    
#   prot                  integral           3     'h0      
#   addr                  integral           32    'h3      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haaaa   
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcccc   
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'heeee   
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h2      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h2      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h2      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
# ----------------------------------------------------------
# 
# UVM_INFO axi_monitor.svh(476) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write: addr: 0x3, data[0]: 0xaa, byte_en: 0x1, tr_size_in_bytes: 1, burst_length: 5
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 0: 0xaa
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 1: 0xbb
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 2: 0xcc
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 3: 0xdd
# UVM_INFO axi_monitor.svh(481) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write burst data 4: 0xee
# UVM_INFO axi_monitor.svh(504) @ 3445000: uvm_test_top.env.slave_cfg_0.mon [uvm_monitor] AXI write completed for transaction ID: 1538, latency: 23 cycles
# from interface write task of aw channel ......... 
# UVM_INFO axi_master_driver.svh(295) @ 3485000: uvm_test_top.env.master_agt_3.drv [uvm_test_top.env.master_agt_3.drv] from driver process write task 
#  ----------------------------------------------------------
# Name                    Type               Size  Value    
# ----------------------------------------------------------
# axi_seq_item_tr         uvm_sequence_item  -     @11829   
#   id                    integral           32    'h3      
#   prot                  integral           3     'h0X     
#   addr                  integral           32    'h4      
#   data                  da(integral)       5     -        
#     [0]                 integral           1024  'haa     
#     [1]                 integral           1024  'hbb     
#     [2]                 integral           1024  'hcc     
#     [3]                 integral           1024  'hdd     
#     [4]                 integral           1024  'hee     
#   burst_length          integral           32    'h5      
#   burst_type            integral           32    'h1      
#   byte_en               da(integral)       5     -        
#     [0]                 integral           128   'h1      
#     [1]                 integral           128   'h1      
#     [2]                 integral           128   'h1      
#     [3]                 integral           128   'h1      
#     [4]                 integral           128   'h1      
#   byte_en_first_custom  integral           1     'h0      
#   byte_en_last_custom   integral           1     'h0      
#   byte_en_last          integral           128   'h0      
#   tr_size_in_bytes      integral           32    'h1      
#   transaction_cycles    integral           32    'h0      
#   op_type               axi_op_type_t      32    AXI_WRITE
#   bresp                 integral           2     'h0X     
#   rresp                 da(integral)       0     -        
#   begin_time            time               64    1855000  
# ----------------------------------------------------------
# 
#              3485000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3485000!!!!!!!!!!!!!!! mon_aw data_size =5 stobe_size=5
#              3495000@@@@@@@@@@@@@@@@@_mon_aw burst_length =4 aw_len=4
#              3495000!!!!!!!!!!!!!!! mon_aw data_size =0 stobe_size=0
# from interface write task of aw channel 
#              3515000data_write_queue =170
#              3515000data_write_queue =aa
#              3515000data_write_queue =43537
#              3515000data_write_queue =aa11
# UVM_FATAL axi_monitor.svh(321) @ 3525000: uvm_test_top.env.master_agt_1.mon [uvm_monitor] Write response not received for transaction ID: 512 (start time: 515000, current cycles: 301, max cycles: 300
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  215
# UVM_WARNING :    4
# UVM_ERROR :   12
# UVM_FATAL :    1
# ** Report counts by id
# [MISCMP]    24
# [Questa UVM]     2
# [RNTST]     1
# [TPRGED]     4
# [TRACE]     1
# [UVMTOP]     1
# [interconnect_scoreboard]    30
# [uvm_driver #(REQ,RSP)]     4
# [uvm_monitor]   120
# [uvm_test_top]    16
# [uvm_test_top.env.master_agt_0]     1
# [uvm_test_top.env.master_agt_0.drv]     5
# [uvm_test_top.env.master_agt_1]     1
# [uvm_test_top.env.master_agt_1.drv]     5
# [uvm_test_top.env.master_agt_2]     1
# [uvm_test_top.env.master_agt_2.drv]     5
# [uvm_test_top.env.master_agt_3]     1
# [uvm_test_top.env.master_agt_3.drv]     4
# [uvm_test_top.env.slave_agt_1]     1
# [uvm_test_top.env.slave_agt_2]     1
# [uvm_test_top.env.slave_agt_3]     1
# [uvm_test_top.env.slave_agt_4]     1
# [uvm_test_top.env.slave_agt_5]     1
# [uvm_test_top.env.slave_cfg_0]     1
# ** Note: $finish    : /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 3525 ns  Iteration: 4  Region: /axi_agent_pkg::axi_monitor #(128, 32, 9)::axi_monitor
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /root/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
do run2.do
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:50 on Mar 05,2024
# vlog -reportprogress 300 axi_agent_pkg.sv 
# -- Compiling package axi_agent_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) axi_agent_pkg.sv(9): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: axi_burst_write_seq.svh(70): (vlog-2240) Treating stand-alone use of function 'randomize' as an implicit VOID cast.
# 
# Top level modules:
# 	--none--
# End time: 12:45:51 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:51 on Mar 05,2024
# vlog -reportprogress 300 axi_parameter_pkg.sv 
# -- Compiling package axi_parameter_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:45:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:51 on Mar 05,2024
# vlog -reportprogress 300 axi_interface.sv 
# -- Compiling interface axi_interface
# 
# Top level modules:
# 	--none--
# End time: 12:45:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:51 on Mar 05,2024
# vlog -reportprogress 300 axi_footprint_interface.sv 
# ** Note: (vlog-2286) axi_footprint_interface.sv(28): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_footprint_interface_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling interface axi_footprint_interface
# 
# Top level modules:
# 	--none--
# End time: 12:45:51 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:51 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_veri_top.sv 
# ** Note: (vlog-2286) axi_interconnect_veri_top.sv(10): Using implicit +incdir+/root/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# -- Compiling package axi_interconnect_veri_top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package axi_agent_pkg
# -- Compiling package axi_parameter_pkg
# -- Compiling package axi_vip_test_pkg
# -- Importing package axi_parameter_pkg
# ** Warning: axi_scoreboard.sv(243): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(244): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(245): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(246): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(269): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(270): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(271): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(272): (vlog-2240) Treating stand-alone use of function 'pop_front' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(134): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(92): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(97): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(102): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(107): (vlog-2240) Treating stand-alone use of function 'reference_queues' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(160): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(161): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(173): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(174): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(187): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(188): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(198): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(199): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(209): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(210): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(220): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# ** Warning: axi_scoreboard.sv(221): (vlog-2240) Treating stand-alone use of function 'pkt_compare' as an implicit VOID cast.
# -- Compiling module axi_interconnect_top
# -- Importing package axi_vip_test_pkg
# 
# Top level modules:
# 	axi_interconnect_top
# End time: 12:45:52 on Mar 05,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 25
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:52 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_pkg.sv 
# -- Compiling package axi_interconnect_pkg
# 
# Top level modules:
# 	--none--
# End time: 12:45:52 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
# Start time: 12:45:52 on Mar 05,2024
# vlog -reportprogress 300 axi_interconnect_wrapper.sv axi_master_interface_coupler_wrapper.v axi_SI_coupler_wrapper.sv axi_fifo.v axi_fifo_rd.v axi_fifo_wr.v axi_register.v axi_register_rd.v axi_register_wr.v axi_adapter.v axi_adapter_rd.v axi_adapter_wr.v axi_crossbar.v axi_crossbar_addr.v axi_crossbar_rd.v axi_crossbar_wr.v arbiter.v priority_encoder.v 
# -- Compiling package axi_interconnect_wrapper_sv_unit
# -- Importing package axi_interconnect_pkg
# -- Compiling module axi_interconnect_wrapper
# -- Compiling module axi_master_interface_coupler_wrapper
# -- Compiling module axi_slave_interface_coupler
# -- Compiling module axi_fifo
# -- Compiling module axi_fifo_rd
# -- Compiling module axi_fifo_wr
# -- Compiling module axi_register
# -- Compiling module axi_register_rd
# -- Compiling module axi_register_wr
# -- Compiling module axi_adapter
# -- Compiling module axi_adapter_rd
# -- Compiling module axi_adapter_wr
# -- Compiling module axi_crossbar
# -- Compiling module axi_crossbar_addr
# -- Compiling module axi_crossbar_rd
# -- Compiling module axi_crossbar_wr
# -- Compiling module arbiter
# -- Compiling module priority_encoder
# 
# Top level modules:
# 	axi_interconnect_wrapper
# End time: 12:45:52 on Mar 05,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
