# vhdl_cpu_sim
This project is a vhdl simulation of a basic implementation of a MIPS CPU developed using Vivado.
