// Seed: 24121004
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wor id_6,
    input supply0 id_7,
    output uwire id_8
    , id_14,
    input wand id_9,
    output wire id_10,
    input wor id_11,
    input wand id_12
);
  always @(id_9 or posedge 1'd0) begin : LABEL_0
    $signed(26);
    ;
  end
  assign id_8 = id_14;
  logic [-1  ==?  1 : -1 'b0] id_15;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output tri1 id_1,
    input wand id_2,
    output wand id_3,
    output tri0 id_4,
    output supply0 id_5,
    inout tri id_6,
    output tri0 id_7,
    input wire id_8,
    output wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    input uwire id_12,
    output wand id_13,
    input supply0 id_14,
    input tri0 id_15,
    output wor id_16,
    output tri id_17,
    input supply1 id_18,
    input wor id_19,
    output supply1 id_20,
    output wor id_21,
    input wor id_22,
    input wand id_23,
    output supply1 id_24,
    output tri id_25,
    output wire id_26
);
  wire id_28;
  assign id_7  = 1 * id_19 - 1 ? 1 == 1 : 1 ? -1 ~^ -1 : -1;
  assign id_24 = -1;
  assign id_5  = -1;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_8,
      id_1,
      id_6,
      id_18,
      id_3,
      id_22,
      id_5,
      id_2,
      id_16,
      id_23,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
