set tool_name "QuestaSim (VHDL)"
set corner_file_list {
    {{"Slow Model"} {gen_3pwm.vho gen_3pwm_vhd.sdo}}
}
