package dsa

import chisel3.util.log2Ceil
import chisel3._
import chisel3.util._
import dsa.LSU.LSU
import _root_.common.MacroVar._

import scala.collection.mutable
import scala.collection.mutable.{ArrayBuffer, ListBuffer}
import op._
import ir._

/** CGRA Top module
 * 
 * @param attrs     module attributes
 * @param dumpIR    if dump IR file
 */ 
class CGRA(attrs: mutable.Map[String, Any], dumpIR: Boolean) extends Module with IR{
  //apply(attrs)
  val param = dsa.template.CgraParam(attrs)
  import param._

  apply("top_module", "CGRA")
  apply("num_input", numIn)
  apply("num_output", numOut)
  apply("num_row", rows)
  apply("num_colum", cols)
  apply("data_width", dataWidth)
  apply("cfg_data_width", cfgDataWidth)
  apply("cfg_addr_width", cfgAddrWidth)
  apply("cfg_blk_offset", cfgBlkOffset)
  apply("memory_depth", mem_depth)
  apply("max_II", maxII)
  //apply("num_mem_out", numOutmem)
  //apply("num_mem_perin", num_Perin)

  //the total memory depth = mem_dep_percycle * maxII
  //val all_mem_depth = mem_depth * maxII
  val io = IO(new Bundle{
    val cfg_en   = Input(Bool())
    val cfg_addr = Input(UInt(cfgAddrWidth.W))
    val cfg_data = Input(UInt(cfgDataWidth.W))
    //val en  = Input(Vec(2*cols, Bool())) // top and buttom row
    val hostInterface = Vec(2*rows,CPUInterface(log2Ceil(mem_depth), dataWidth, maxII))
    val en  = Input(Vec(cols+2, Bool())) // top row
    val in  = Input(Vec(numIn, UInt(dataWidth.W)))
    val out = Output(Vec(numOut, UInt(dataWidth.W)))
  })
  val gpe_attrs: mutable.Map[String, Any] = mutable.Map(
    "data_width" -> dataWidth,
    "cfg_data_width" -> cfgDataWidth,
    "cfg_addr_width" -> cfgAddrWidth,
    "cfg_blk_index" -> 0,
    "cfg_blk_offset" -> cfgBlkOffset,
    "max_II" -> maxII,
    "x" -> 0,
    "y" -> 0,
    "num_rf_reg" -> 0,
    "operations" -> ListBuffer(),
    "num_input_per_operand" -> ListBuffer(),
    "max_delay" -> 1
  )

  val gib_attrs: mutable.Map[String, Any] = mutable.Map(
    "data_width" -> dataWidth,
    "cfg_data_width" -> cfgDataWidth,
    "cfg_addr_width" -> cfgAddrWidth,
    "cfg_blk_index" -> 0,
    "cfg_blk_offset" -> cfgBlkOffset,
    "max_II" -> maxII,
    "x" -> 0,
    "y" -> 0,
    "num_track" -> numTrack,
    "num_iopin_list" -> mutable.Map[String, Int](),
    "opin_2_ipin_connect_flexibility" -> Map[String, Int](),
	  "track_reged" -> false,
    "opin_2_otrack_connect_flexibility" -> Map[String, Int](),
    "itrack_2_ipin_connect_flexibility" -> Map[String, Int](),
    "track_directions" -> ListBuffer()
  )

  val iob_attrs: mutable.Map[String, Any] = mutable.Map(
    "data_width" -> dataWidth,
    "cfg_data_width" -> cfgDataWidth,
    "cfg_addr_width" -> cfgAddrWidth,
    "cfg_blk_index" -> 0,
    "cfg_blk_offset" -> cfgBlkOffset,
    "max_II" -> maxII,
    "x" -> 0,
    "y" -> 0,
    "num_input" -> numInOB,
    "num_output" -> numOutIB
  )
  val lsu_attrs: mutable.Map[String, Any] = mutable.Map(
    "data_width" -> dataWidth,
    "cfg_data_width" -> cfgDataWidth,
    "cfg_addr_width" -> cfgAddrWidth,
    "cfg_blk_index" -> 0,
    "cfg_blk_offset" -> cfgBlkOffset,
    "max_II" -> maxII,
    "x" -> 0,
    "y" -> 0,
    "num_input" -> 2,
    "num_output" -> 1,
    "memory_depth" -> 64,
    "num_mem_perin" -> 1,
    "operations" -> ("LOAD","STORE"),
    "num_operands" -> 2,
    "num_mem_out" -> numOutmem,
    "max_delay" -> 1
  )
  // ======= sub_modules attribute ========//
  // 1-n : sub-modules 
  val sm_id: mutable.Map[String, ListBuffer[Int]] = mutable.Map(
    "IB" -> ListBuffer[Int](),  
    "OB" -> ListBuffer[Int](),  
    "GPE" -> ListBuffer[Int](), 
    "GIB" -> ListBuffer[Int](),
    "LSU" -> ListBuffer[Int]()
  )

  // ======= sub_module instances attribute ========//
  // 0 : this module
  // 1-n : sub-module instances 
  val smi_id: mutable.Map[String, ListBuffer[Int]] = mutable.Map(
    "This" -> ListBuffer(0),
    "IB" -> ListBuffer[Int](),  // id = cfg_blk_idx
    "OB" -> ListBuffer[Int](),  // id = cfg_blk_idx
    "GPE" -> ListBuffer[Int](), // id = cfg_blk_idx
    "GIB" -> ListBuffer[Int](), // id = cfg_blk_idx
    "LSU" -> ListBuffer[Int]()  // id = cfg_blk_idx
  )

  // sub-module id to attribute
  val sm_id_attrs = mutable.Map[Int, mutable.Map[String, Any]]()
  // sub-module instance id to attribute
  val smi_id_attrs = mutable.Map[Int, mutable.Map[String, Any]]()

  val ibs = new ArrayBuffer[IOB]()
  val obs = new ArrayBuffer[IOB]()
  val pes = new ArrayBuffer[GPE]()
  val gibs = new ArrayBuffer[GIB]()
  val lsus = new ArrayBuffer[LSU]()

  var sm_id_offset = 1
  // top and buttom row, IB and OB are put together
  // IB (0, 2R+3)
  for(k <- 0 until 2) { // top and buttom row
    val x = k*(2*rows+3)
    val iob_index_base = x*(cols+2)
    for(i <- 0 until cols){
      val y = 2*i+2
      val index = iob_index_base+i+1
      iob_attrs("cfg_blk_index") = index
      iob_attrs("x") = x
      iob_attrs("y") = y
      iob_attrs("num_input") = numInIB // connect to top input
      iob_attrs("num_output") = numOutIB // connect to GIB
      ibs += Module(new IOB(iob_attrs))
      val smi_id_attr: mutable.Map[String, Any] = mutable.Map(
        "module_id" -> sm_id_offset,
        "cfg_blk_index" -> index,
        "x" -> x,
        "y" -> y
      )
      smi_id("IB") += index
      smi_id_attrs += index -> smi_id_attr
      println("IB x,y:"+x+","+y+","+index)
    }
  }
  sm_id("IB") += sm_id_offset
  sm_id_attrs += sm_id_offset -> ibs.last.getAttrs

  // OB (1, 2R+4)
  sm_id_offset += 1
  for(k <- 0 until 2) { // top and buttom row
    val x = k*(2*rows+3)+1
    val iob_index_base = x*(cols+2)
    for (i <- 0 until cols) {
      val y = 2*i+2
      val index = iob_index_base+i+1
      iob_attrs("cfg_blk_index") = index
      iob_attrs("x") = x
      iob_attrs("y") = y
      iob_attrs("num_input") = numInOB // connect to GIB
      iob_attrs("num_output") = numOutOB // connect to top output
      obs += Module(new IOB(iob_attrs))
      val smi_id_attr: mutable.Map[String, Any] = mutable.Map(
        "module_id" -> sm_id_offset,
        "cfg_blk_index" -> index,
        "x" -> x,
        "y" -> y
      )
      smi_id("OB") += index
      smi_id_attrs += index -> smi_id_attr
      println("OB x,y:"+x+","+y+","+index)
    }
  }
  sm_id("OB") += sm_id_offset
  sm_id_attrs += sm_id_offset -> obs.last.getAttrs

  // GPE: 2*(1,2,...,rows)+1 row
  sm_id_offset += 1
  val gpe_type_modid: mutable.Map[Int, Int] = mutable.Map()
  for(i <- 0 until rows){
    val x = 2*i+3
    for(j <- 0 until cols){
      val y = 2*j+2
      val index = x*(cols+2) + j + 2
      gpe_attrs("cfg_blk_index") = index
      gpe_attrs("x") = x
      gpe_attrs("y") = y
      val gpe_type = gpe_posmap((i, j))
      val gpe_param = gpe_typemap(gpe_type)
      gpe_attrs("num_rf_reg") = gpe_param.num_rf_reg //pigfly
      gpe_attrs("operations") = gpe_param.operations
      gpe_attrs("num_input_per_operand") = gpe_param.num_input_per_operand
      gpe_attrs("max_delay") = gpe_param.max_delay
      //println("num_input_per_operand: " + gpe_param.num_input_per_operand)
      pes += Module(new GPE(gpe_attrs))
      if (!gpe_type_modid.contains(gpe_type)) { // new GPE type
        sm_id_offset += 1
        gpe_type_modid += (gpe_type -> sm_id_offset)
        sm_id("GPE") += sm_id_offset
        sm_id_attrs += sm_id_offset -> pes.last.getAttrs
        //println("**GPE**")
      }
      val smi_id_attr: mutable.Map[String, Any] = mutable.Map(
        "module_id" -> sm_id_offset,
        "cfg_blk_index" -> index,
        "x" -> x,
        "y" -> y
      )
      smi_id("GPE") += index
      smi_id_attrs += index -> smi_id_attr
      println("GPE x,y:"+x+","+y+","+" GPE i,j:"+i+","+j+","+index)
    }
  }
  /*sm_id("GPE") += sm_id_offset
  sm_id_attrs += sm_id_offset -> pes.last.getAttrs*/

  // GIB: 2*(1,...,rows+1) row
  //sm_id_offset += 1
  val gib_type_modid: mutable.Map[Int, Int] = mutable.Map()
  //val iopin_list_map = mutable.Map[mutable.Map[String, Int], Int]()
  for(i <- 0 to rows){
    for(j <- 0 to cols){
      val gib_type = gib_posmap(i, j)
      val gib_param = gib_typemap(gib_type)
      val x = 2*i+2
      val y = 2*j+1
      val index = x*(cols+2) + j + 1
	    val reged = gibsParam(i)(j).track_reged // gib_param.track_reged
      val num_iopin_list = gib_param.num_iopin_list
      gib_attrs("num_iopin_list") = gib_param.num_iopin_list
      gib_attrs("cfg_blk_index") = index
      gib_attrs("x") = x
      gib_attrs("y") = y
	    gib_attrs("track_reged") = reged
      gib_attrs("track_directions") = gib_param.track_directions
      gib_attrs("opin_2_ipin_connect_flexibility") = gib_param.pin2pin
      gib_attrs("opin_2_otrack_connect_flexibility") = gib_param.pin2track
      gib_attrs("itrack_2_ipin_connect_flexibility") = gib_param.track2pin
      gibs += Module(new GIB(gib_attrs))
      if (!gib_type_modid.contains(gib_type)) { // new GIB type
        sm_id_offset += 1
        gib_type_modid += (gib_type -> sm_id_offset)
        sm_id("GIB") += sm_id_offset
        sm_id_attrs += sm_id_offset -> gibs.last.getAttrs
      }
      val smi_id_attr: mutable.Map[String, Any] = mutable.Map(
        "module_id" -> gib_type_modid(gib_type),
        "cfg_blk_index" -> index,
        "x" -> x,
        "y" -> y,
        "track_reged" -> reged // gib_param.track_reged //
      )
      smi_id("GIB") += index
      smi_id_attrs += index -> smi_id_attr
      println("GIB x,y:"+x+","+y+ " GIB i,j:"+i+","+j+","+index+ " " + num_iopin_list("opin_nw"))
    }
  }
  // LSU 2*(1,2,...,rows)+1 row
  //sm_id_offset += 1
  val lsu_type_modid : mutable.Map[Int , Int] = mutable.Map()
  for(i <- 0 until rows){
    val x = 2*i+3
    for(j <- 0 until 2){
      val y = j*(2*(cols+1))
      //val index = x*(cols+1) + j*cols + 1
      val index = x*(cols+2) + j*(cols+1)+1
      val lusid = i*2 + j
      lsu_attrs("cfg_blk_index") = index
      lsu_attrs("x") = x
      lsu_attrs("y") = y
      val lsu_type = lsu_posmap((i, j))
      val lsu_param = lsu_typemap(lsu_type)
      lsu_attrs("num_mem_perin") = lsu_param.num_Perin
      lsu_attrs("num_mem_out") = lsu_param.numOutmem
      lsu_attrs("memory_depth") = lsu_param.mem_depth
      lsu_attrs("max_delay") = lsu_param.max_delay
      lsus += Module(new LSU(lsu_attrs))
      //println("lsu_type: " + lsu_type)
      if(!lsu_type_modid.contains(lsu_type)){
        sm_id_offset += 1
        lsu_type_modid += (lsu_type -> sm_id_offset)
        sm_id("LSU") += sm_id_offset
        sm_id_attrs += sm_id_offset -> lsus.last.getAttrs
        //println("****")
      }
      val smi_id_attr: mutable.Map[String, Any] = mutable.Map(
        "module_id" -> sm_id_offset,
        "cfg_blk_index" -> index,
        "x" -> x,
        "y" -> y,
        "lsu_id" -> lusid
      )
      smi_id("LSU") += index
      smi_id_attrs += index -> smi_id_attr
      println("LSU x,y:"+x+","+y+","+" LSU i,j:"+i+","+j+","+index + "lsuid: " + lusid)
    }
  }
  /*sm_id("LSU") += sm_id_offset
  sm_id_attrs += sm_id_offset -> lsus.last.getAttrs*/


  val sub_modules = sm_id.map{case (name, ids) =>
    ids.map{id => mutable.Map(
      "id" -> id, 
      "type" -> name,
      "attributes" -> sm_id_attrs(id)
    )}
  }.flatten
  apply("sub_modules", sub_modules)

  val instances = smi_id.map{case (name, ids) =>
    ids.map{id => mutable.Map(
      "id" -> id, 
      "type" -> name) ++ 
      {if(name != "This") smi_id_attrs(id) else mutable.Map[String, Any]()}
    }
  }.flatten
  apply("instances", instances)


  // ======= connections attribute ========//
  apply("connection_format", ("src_id", "src_type", "src_out_idx", "dst_id", "dst_type", "dst_in_idx"))
  // This:src_out_idx is the input index
  // This:dst_in_idx is the output index
  val connections = ListBuffer[(Int, String, Int, Int, String, Int)]()
  val portNameMap = gibs(0).portNameMap
  val lastRowGibBaseIdx = rows*(cols+1)
  // IOB connections to top/buttom I/O and GIB
  ibs.zipWithIndex.map{ case (ib, i) => 
    ib.io.en := io.en(i % cols)
    /*ib.io.in(0) := io.in(i)
    connections.append((smi_id("This")(0), "This", i, smi_id("IB")(i), "IB", 0))*/
    ib.io.in.zipWithIndex.foreach{ case (in, j) =>
      val thisInIdx = i*numInIB+j
      ib.io.in(j) := io.in(thisInIdx)
      connections.append((smi_id("This")(0), "This", thisInIdx, smi_id("IB")(i), "IB", j))
    }
    ib.io.out.zipWithIndex.map{ case (out, j) =>
      if(i < cols){ // top row
        val gibIdx = i
        gibs(gibIdx).io.opinNE(j) := out
        gibs(gibIdx+1).io.opinNW(j) := out
        val index1 = gibs(gibIdx).iPortMap("opinNE" + j.toString)
        val index2 = gibs(gibIdx+1).iPortMap("opinNW" + j.toString)
        connections.append((smi_id("IB")(i), "IB", j, smi_id("GIB")(gibIdx), "GIB", index1))
        connections.append((smi_id("IB")(i), "IB", j, smi_id("GIB")(gibIdx+1), "GIB", index2))
      }else{ // buttom row
        val gibIdx = lastRowGibBaseIdx+i-cols
        gibs(gibIdx).io.opinSE(j) := out
        gibs(gibIdx+1).io.opinSW(j) := out
        val index1 = gibs(gibIdx).iPortMap("opinSE" + j.toString)
        val index2 = gibs(gibIdx+1).iPortMap("opinSW" + j.toString)
        connections.append((smi_id("IB")(i), "IB", j, smi_id("GIB")(gibIdx), "GIB", index1))
        connections.append((smi_id("IB")(i), "IB", j, smi_id("GIB")(gibIdx+1), "GIB", index2))
      }
    }  
  }
  obs.zipWithIndex.map{ case (ob, i) => 
    ob.io.en := io.en(i % cols)
    /*io.out(i) := ob.io.out(0)
    connections.append((smi_id("OB")(i), "OB", 0, smi_id("This")(0), "This", i))*/
    ob.io.out.zipWithIndex.foreach{ case (out, j) =>
      val thisOutIdx = i*numOutOB+j
      io.out(thisOutIdx) := ob.io.out(j)
      connections.append((smi_id("OB")(i), "OB", j, smi_id("This")(0), "This", thisOutIdx))
    }
    ob.io.in.zipWithIndex.map{ case (in, j) =>
      if(i < cols){ // top row
        val gibIdx = i
        if(j%2 == 0) {
          in := gibs(gibIdx).io.ipinNE(j/2)
          val index = gibs(gibIdx).oPortMap("ipinNE" + (j/2).toString)
          connections.append((smi_id("GIB")(gibIdx), "GIB", index, smi_id("OB")(i), "OB", j))
        } else {
          in := gibs(gibIdx+1).io.ipinNW(j/2)
          val index = gibs(gibIdx+1).oPortMap("ipinNW" + (j/2).toString)
          connections.append((smi_id("GIB")(gibIdx+1), "GIB", index, smi_id("OB")(i), "OB", j))
        }
      }else { // buttom row
        val gibIdx = lastRowGibBaseIdx+i-cols
        if(j%2 == 0) {
          in := gibs(gibIdx).io.ipinSE(j/2)
          val index = gibs(gibIdx).oPortMap("ipinSE" + (j/2).toString)
          connections.append((smi_id("GIB")(gibIdx), "GIB", index, smi_id("OB")(i), "OB", j))
        } else {
          in := gibs(gibIdx+1).io.ipinSW(j/2)
          val index = gibs(gibIdx+1).oPortMap("ipinSW" + (j/2).toString)
          connections.append((smi_id("GIB")(gibIdx+1), "GIB", index, smi_id("OB")(i), "OB", j))
        }
      }
    }      
  }

  // PE to GIB connections
  for(i <- 0 until rows){
    for(j <- 0 until cols){
      pes(i*cols+j).io.en := io.en(j+1)
      val gpe_param = gpe_typemap(gpe_posmap(i, j))
      val numinput = gpe_param.num_input_per_operand.size // operand number
      // which directions of GIBs are connected to GPE input ports
      // number of inputs from each direction: numinput
      val from_dir = gpesParam(i)(j).from_dir
      if (from_dir.contains(NORTHWEST)) {
        val baseindex = from_dir.indexOf(NORTHWEST)
        for (k <- 0 until numinput) {
          val indexgpe = baseindex + k * from_dir.size // input order: inputs for 1st operand, inputs for 2nd operand...
          pes(i * cols + j).io.in(indexgpe) := gibs(i * (cols + 1) + j).io.ipinSE(k)
          val indexgib = gibs(i * (cols + 1) + j).oPortMap("ipinSE" + (k).toString)
          connections.append((smi_id("GIB")(i * (cols + 1) + j), "GIB", indexgib, smi_id("GPE")(i * cols + j), "GPE", indexgpe))
        }
      }
      if (from_dir.contains(NORTHEAST)) {
        val baseindex = from_dir.indexOf(NORTHEAST)
        for (k <- 0 until numinput) {
          val indexgpe = baseindex + k * from_dir.size
          pes(i * cols + j).io.in(indexgpe) := gibs(i * (cols + 1) + j + 1).io.ipinSW(k)
          val indexgib = gibs(i * (cols + 1) + j + 1).oPortMap("ipinSW" + (k).toString)
          connections.append((smi_id("GIB")(i * (cols + 1) + j + 1), "GIB", indexgib, smi_id("GPE")(i * cols + j), "GPE", indexgpe))
        }
      }

      if (from_dir.contains(SOUTHWEST)) {
        val baseindex = from_dir.indexOf(SOUTHWEST)
        for (k <- 0 until numinput) {
          val indexgpe = baseindex + k * from_dir.size
          pes(i * cols + j).io.in(baseindex + k * from_dir.size) := gibs((i + 1) * (cols + 1) + j).io.ipinNE(k)
          val indexgib = gibs((i + 1) * (cols + 1) + j).oPortMap("ipinNE" + (k).toString)
          connections.append((smi_id("GIB")((i + 1) * (cols + 1) + j), "GIB", indexgib, smi_id("GPE")(i * cols + j), "GPE", indexgpe))
        }
      }
      if (from_dir.contains(SOUTHEAST)) {
        val baseindex = from_dir.indexOf(SOUTHEAST)
        for (k <- 0 until numinput) {
          val indexgpe = baseindex + k * from_dir.size
          pes(i * cols + j).io.in(indexgpe) := gibs((i + 1) * (cols + 1) + j + 1).io.ipinNW(k)
          val indexgib = gibs((i + 1) * (cols + 1) + j + 1).oPortMap("ipinNW" + (k).toString)
          connections.append((smi_id("GIB")((i + 1) * (cols + 1) + j + 1), "GIB", indexgib, smi_id("GPE")(i * cols + j), "GPE", indexgpe))
        }
      }
      // which directions of GIBs are connected to GPE output port
      val to_dir = gpesParam(i)(j).to_dir
      if (to_dir.contains(NORTHWEST)) {
        gibs(i * (cols + 1) + j).io.opinSE(0) := pes(i * cols + j).io.out(0)
        val index = gibs(i * (cols + 1) + j).iPortMap("opinSE" + 0.toString)
        connections.append((smi_id("GPE")(i * cols + j), "GPE", 0, smi_id("GIB")(i * (cols + 1) + j), "GIB", index))
      }
      if (to_dir.contains(NORTHEAST)) {
        gibs(i * (cols + 1) + j + 1).io.opinSW(0) := pes(i * cols + j).io.out(0)
        val index = gibs(i * (cols + 1) + j + 1).iPortMap("opinSW" + 0.toString)
        connections.append((smi_id("GPE")(i * cols + j), "GPE", 0, smi_id("GIB")(i * (cols + 1) + j + 1), "GIB", index))
      }
      if (to_dir.contains(SOUTHWEST)) {
        gibs((i + 1) * (cols + 1) + j).io.opinNE(0) := pes(i * cols + j).io.out(0)
        val index = gibs((i + 1) * (cols + 1) + j).iPortMap("opinNE" + 0.toString)
        connections.append((smi_id("GPE")(i * cols + j), "GPE", 0, smi_id("GIB")((i + 1) * (cols + 1) + j), "GIB", index))
      }
      if (to_dir.contains(SOUTHEAST)) {
        gibs((i + 1) * (cols + 1) + j + 1).io.opinNW(0) := pes(i * cols + j).io.out(0)
        val index = gibs((i + 1) * (cols + 1) + j + 1).iPortMap("opinNW" + 0.toString)
        connections.append((smi_id("GPE")(i * cols + j), "GPE", 0, smi_id("GIB")((i + 1) * (cols + 1) + j + 1), "GIB", index))
      }
    }
  }

  // GIB to GIB connections
  if(numTrack > 0) {
    for (i <- 0 to rows) {
      for (j <- 0 to cols) {
        if (i == 0) {
          gibs(j).io.en := io.en(j)
          gibs(j).io.itrackN.map { in => in := 0.U }
          gibs(j).io.itrackS.zipWithIndex.map { case (in, k) =>
            in := gibs(cols + 1 + j).io.otrackN(k)
            val index1 = gibs(j).iPortMap("itrackS" + k.toString)
            val index2 = gibs(cols + 1 + j).oPortMap("otrackN" + k.toString)
            connections.append((smi_id("GIB")(cols + 1 + j), "GIB", index2, smi_id("GIB")(j), "GIB", index1))
          }
        } else if (i == rows) {
          gibs(i * (cols + 1) + j).io.en := io.en(j)
          gibs(i * (cols + 1) + j).io.itrackS.map { in => in := 0.U }
          gibs(i * (cols + 1) + j).io.itrackN.zipWithIndex.map { case (in, k) =>
            in := gibs((i - 1) * (cols + 1) + j).io.otrackS(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackN" + k.toString)
            val index2 = gibs((i - 1) * (cols + 1) + j).oPortMap("otrackS" + k.toString)
            connections.append((smi_id("GIB")((i - 1) * (cols + 1) + j), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
        } else {
          gibs(i * (cols + 1) + j).io.en := io.en(j)
          gibs(i * (cols + 1) + j).io.itrackN.zipWithIndex.map { case (in, k) =>
            in := gibs((i - 1) * (cols + 1) + j).io.otrackS(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackN" + k.toString)
            val index2 = gibs((i - 1) * (cols + 1) + j).oPortMap("otrackS" + k.toString)
            connections.append((smi_id("GIB")((i - 1) * (cols + 1) + j), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
          gibs(i * (cols + 1) + j).io.itrackS.zipWithIndex.map { case (in, k) =>
            in := gibs((i + 1) * (cols + 1) + j).io.otrackN(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackS" + k.toString)
            val index2 = gibs((i + 1) * (cols + 1) + j).oPortMap("otrackN" + k.toString)
            connections.append((smi_id("GIB")((i + 1) * (cols + 1) + j), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
        }
        if (j == 0) {
          gibs(i * (cols + 1) + j).io.en := io.en(j)
          gibs(i * (cols + 1) + j).io.itrackW.map { in => in := 0.U }
          gibs(i * (cols + 1) + j).io.itrackE.zipWithIndex.map { case (in, k) =>
            in := gibs(i * (cols + 1) + j + 1).io.otrackW(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackE" + k.toString)
            val index2 = gibs(i * (cols + 1) + j + 1).oPortMap("otrackW" + k.toString)
            connections.append((smi_id("GIB")(i * (cols + 1) + j + 1), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
        } else if (j == cols) {
          gibs(i * (cols + 1) + j).io.en := io.en(j)
          gibs(i * (cols + 1) + j).io.itrackE.map { in => in := 0.U }
          gibs(i * (cols + 1) + j).io.itrackW.zipWithIndex.map { case (in, k) =>
            in := gibs(i * (cols + 1) + j - 1).io.otrackE(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackW" + k.toString)
            val index2 = gibs(i * (cols + 1) + j - 1).oPortMap("otrackE" + k.toString)
            connections.append((smi_id("GIB")(i * (cols + 1) + j - 1), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
        } else {
          gibs(i * (cols + 1) + j).io.en := io.en(j)
          gibs(i * (cols + 1) + j).io.itrackW.zipWithIndex.map { case (in, k) =>
            in := gibs(i * (cols + 1) + j - 1).io.otrackE(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackW" + k.toString)
            val index2 = gibs(i * (cols + 1) + j - 1).oPortMap("otrackE" + k.toString)
            connections.append((smi_id("GIB")(i * (cols + 1) + j - 1), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
          gibs(i * (cols + 1) + j).io.itrackE.zipWithIndex.map { case (in, k) =>
            in := gibs(i * (cols + 1) + j + 1).io.otrackW(k)
            val index1 = gibs(i * (cols + 1) + j).iPortMap("itrackE" + k.toString)
            val index2 = gibs(i * (cols + 1) + j + 1).oPortMap("otrackW" + k.toString)
            connections.append((smi_id("GIB")(i * (cols + 1) + j + 1), "GIB", index2, smi_id("GIB")(i * (cols + 1) + j), "GIB", index1))
          }
        }
      }
    }
  }else{
    for ( i <-0 until gibs.size){
      gibs(i).io.en := io.en(0)
    }
  }

  // LSU to GIB connections, left and right sides
  for(i <- 0 until rows){
    for(j <- 0 until 2){
      lsus(i*2+j).io.en := io.en(j*(cols+1))
      lsus(i*2+j).io.hostInterface <> io.hostInterface(i*2+j)
      if(j==0){//  Left side
      lsus(i*2+j).io.in.zipWithIndex.map{ case (in, k) =>
        if(k%2 == 0) { // northeast - southwest (1)
          in := gibs(i*(cols+1)).io.ipinSW(k/2)
          val index = gibs(i*(cols+1)).oPortMap("ipinSW" + (k/2).toString)
          connections.append((smi_id("GIB")(i*(cols+1)), "GIB", index, smi_id("LSU")(i*2+j), "LSU", k))
        }else { // southeast - northwest   (2)
          in := gibs((i+1)*(cols+1)).io.ipinNW(k/2)
          val index = gibs((i+1)*(cols+1)).oPortMap("ipinNW" + (k/2).toString)
          connections.append((smi_id("GIB")((i+1)*(cols+1)), "GIB", index, smi_id("LSU")(i*2+j), "LSU", k))
        }
      }
        lsus(i*2+j).io.out.zipWithIndex.map{ case (out, k) =>
        gibs(i*(cols+1)).io.opinSW(k) := out
        gibs((i+1)*(cols+1)).io.opinNW(k) := out
        val index1 = gibs(i*(cols+1)).iPortMap("opinSW" + k.toString)
        val index2 = gibs((i+1)*(cols+1)).iPortMap("opinNW" + k.toString)
        connections.append((smi_id("LSU")(i*2+j), "LSU", k, smi_id("GIB")(i*(cols+1)), "GIB", index1))
        connections.append((smi_id("LSU")(i*2+j), "LSU", k, smi_id("GIB")((i+1)*(cols+1)), "GIB", index2))
      }
    }else{// right side
        lsus(i*2+j).io.in.zipWithIndex.map{ case (in, k) =>
          if(k%2 == 0){ // northwest - southeast    (1)
            in := gibs(i*(cols+1)+cols).io.ipinSE(k/2)
            val index = gibs(i*(cols+1)+cols).oPortMap("ipinSE" + (k/2).toString)
            connections.append((smi_id("GIB")(i*(cols+1)+cols), "GIB", index, smi_id("LSU")(i*2+j), "LSU", k))
          } else { // southwest - northeast   (2)
            in := gibs((i+1)*(cols+1)+cols).io.ipinNE(k/2)
            val index = gibs((i+1)*(cols+1)+cols).oPortMap("ipinNE" + (k/2).toString)
            connections.append((smi_id("GIB")((i+1)*(cols+1)+cols), "GIB", index, smi_id("LSU")(i*2+j), "LSU", k))
          }
        }
        lsus(i*2+j).io.out.zipWithIndex.map{ case (out, k) =>
          gibs(i*(cols+1)+cols).io.opinSE(k) := out
          gibs((i+1)*(cols+1)+cols).io.opinNE(k) := out
          val index1 = gibs(i*(cols+1)+cols).iPortMap("opinSE" + k.toString)
          val index2 = gibs((i+1)*(cols+1)+cols).iPortMap("opinNE" + k.toString)
          connections.append((smi_id("LSU")(i*2+j), "LSU", k, smi_id("GIB")(i*(cols+1)+cols), "GIB", index1))
          connections.append((smi_id("LSU")(i*2+j), "LSU", k, smi_id("GIB")((i+1)*(cols+1)+cols), "GIB", index2))
        }

      }
    }
  }
  // apply("connections", connections)
  apply("connections", connections.zipWithIndex.map{case (c, i) => i -> c}.toMap)
  
  // Configurations, each row share one config bus
  val cfgRegNum = 2*rows+4
  val cfgRegs = RegInit(VecInit(Seq.fill(cfgRegNum)(0.U((1+cfgAddrWidth+cfgDataWidth).W))))
  cfgRegs(0) := Cat(io.cfg_en, io.cfg_addr, io.cfg_data)
  (1 until cfgRegNum).map{ i => cfgRegs(i) := cfgRegs(i-1) }
  for(j <- 0 until cols){ // top row
    ibs(j).io.cfg_en   := io.cfg_en
    ibs(j).io.cfg_addr := io.cfg_addr
    ibs(j).io.cfg_data := io.cfg_data
    obs(j).io.cfg_en   := cfgRegs(0)(cfgAddrWidth+cfgDataWidth)
    obs(j).io.cfg_addr := cfgRegs(0)(cfgAddrWidth+cfgDataWidth-1, cfgDataWidth)
    obs(j).io.cfg_data := cfgRegs(0)(cfgDataWidth-1, 0)
  }
  for(j <- 0 until cols){ // buttom row
    val idx = cols+j
    ibs(idx).io.cfg_en   := cfgRegs(cfgRegNum-2)(cfgAddrWidth+cfgDataWidth)
    ibs(idx).io.cfg_addr := cfgRegs(cfgRegNum-2)(cfgAddrWidth+cfgDataWidth-1, cfgDataWidth)
    ibs(idx).io.cfg_data := cfgRegs(cfgRegNum-2)(cfgDataWidth-1, 0)
    obs(idx).io.cfg_en   := cfgRegs(cfgRegNum-1)(cfgAddrWidth+cfgDataWidth)
    obs(idx).io.cfg_addr := cfgRegs(cfgRegNum-1)(cfgAddrWidth+cfgDataWidth-1, cfgDataWidth)
    obs(idx).io.cfg_data := cfgRegs(cfgRegNum-1)(cfgDataWidth-1, 0)
  }
  for(i <- 0 to rows) {
    for (j <- 0 to cols) {
      gibs(i * (cols + 1) + j).io.cfg_en := cfgRegs(2 * i + 1)(cfgAddrWidth + cfgDataWidth)
      gibs(i * (cols + 1) + j).io.cfg_addr := cfgRegs(2 * i + 1)(cfgAddrWidth + cfgDataWidth - 1, cfgDataWidth)
      gibs(i * (cols + 1) + j).io.cfg_data := cfgRegs(2 * i + 1)(cfgDataWidth - 1, 0)
      if ((i < rows) && (j < cols)) {
        pes(i * cols + j).io.cfg_en := cfgRegs(2 * i + 2)(cfgAddrWidth + cfgDataWidth)
        pes(i * cols + j).io.cfg_addr := cfgRegs(2 * i + 2)(cfgAddrWidth + cfgDataWidth - 1, cfgDataWidth)
        pes(i * cols + j).io.cfg_data := cfgRegs(2 * i + 2)(cfgDataWidth - 1, 0)
      }
    }
    if (i < rows) {   // new, config to lsu
      for (l <- 0 to 1) {
        lsus(i * 2 + l).io.cfg_en := cfgRegs(2 * i + 2)(cfgAddrWidth + cfgDataWidth)
        lsus(i * 2 + l).io.cfg_addr := cfgRegs(2 * i + 2)(cfgAddrWidth + cfgDataWidth - 1, cfgDataWidth)
        lsus(i * 2 + l).io.cfg_data := cfgRegs(2 * i + 2)(cfgDataWidth - 1, 0)
      }
    }
  }

  if(dumpIR){
    val outFilename = "src/main/resources/cgra_adg.json"
    printIR(outFilename)
  }

}





//object VerilogGen extends App {
//  val connect_flexibility = mutable.Map(
//    "num_itrack_per_ipin" -> 2, // ipin number = 3
//    "num_otrack_per_opin" -> 6, // opin number = 1
//    "num_ipin_per_opin"   -> 9
//  )
//  val attrs: mutable.Map[String, Any] = mutable.Map(
//    "num_row" -> 4,
//    "num_colum" -> 4,
//    "data_width" -> 32,
//    "cfg_data_width" -> 64,
//    "cfg_addr_width" -> 8,
//    "cfg_blk_offset" -> 2,
//    "num_rf_reg" -> 1,
//    "operations" -> ListBuffer("PASS", "ADD", "SUB", "MUL", "AND", "OR", "XOR", "SEL"),
//    "max_delay" -> 4,
//    "num_track" -> 3,
//    "connect_flexibility" -> connect_flexibility,
//    "num_output_ib" -> 3,
//    "num_input_ob" -> 6
//  )
//
//  ChiselStage.emitSystemVerilogFile(new CGRA(attrs, true), args)
//}