{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"bu"
      , "children":
      [
        {
          "type":"inst"
          , "id":11
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellwbvector"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":12
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellwbvector"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":13
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":13
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellwbvector"
              , "Start Cycle":"2"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":14
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":15
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":16
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":17
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":18
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":19
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":20
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":21
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":22
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":23
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":26
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":27
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":21
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":28
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":21
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"10"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":29
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":30
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":31
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":33
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":34
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":35
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":36
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":37
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":38
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":39
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":40
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":22
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"17"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":43
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":44
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                , "line":18
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellwbvector"
              , "Start Cycle":"5"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":53
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":54
              , "name":"cellwbvector"
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                    , "line":13
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":55
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/bu.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":56
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":58
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":59
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":61
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":63
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":65
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":67
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":69
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":71
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":73
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":74
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":76
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":78
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":80
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":82
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":84
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":86
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":88
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":90
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":92
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":94
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":96
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":97
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":99
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":101
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":102
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":104
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":105
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"28 total ports/bank\n7 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"28"
                      , "Number of read ports per bank":"7"
                      , "Number of write ports per bank":"2"
                      , "Number of shared ports per bank":"19"
                      , "Total replication":"7"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"272B requested\n3584B implemented"
                    }
                  ]
                  , "Requested size":"272 bytes"
                  , "Implemented size":"3584 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"1024 bits"
                  , "Bank depth":"4 words"
                  , "Total replication":"7"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"Replicated 7 times to efficiently support multiple accesses"
                    }
                    , {
                      "type":"text"
                      , "text":"Running memory at 2x clock to support more concurrent ports"
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":57
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":60
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":62
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":64
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":66
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":68
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":70
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":72
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":75
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":77
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":79
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":81
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":83
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":85
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":87
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":89
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":91
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":93
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":95
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":98
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":100
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":103
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":117
      , "name":"boundary_detector"
      , "children":
      [
        {
          "type":"inst"
          , "id":122
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":123
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":124
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":125
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":126
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":127
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":128
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":129
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":130
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":131
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":132
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":133
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":134
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":135
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":136
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":137
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":138
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":139
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"3"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":140
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":141
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":142
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":143
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":144
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":145
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":146
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":147
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":148
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":149
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":150
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":151
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":152
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":153
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":154
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":155
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":156
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":157
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":158
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":159
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":160
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":161
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":162
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":163
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":164
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":165
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":166
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":167
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":168
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":169
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":170
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":171
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":172
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":173
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":174
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":175
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":176
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":177
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"8"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":178
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":179
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":180
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":181
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":25
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":182
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":183
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":184
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":185
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":186
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":187
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":188
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":189
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":190
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":191
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":192
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":193
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":194
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":195
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"4"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":196
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":197
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":198
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":199
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":9
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"12"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":202
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"43"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":206
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"75"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":207
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"106"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":208
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":84
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"232"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":209
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"138"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":210
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"169"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":211
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"201"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":212
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Loads from":"cellvector.cells"
              , "Start Cycle":"232"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":213
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Local-pipelined"
              , "Stall-free":"No"
              , "Stores to":"cellvector.cells"
              , "Start Cycle":"264"
              , "Latency":"31"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":219
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":220
              , "name":"cellvector.cells"
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                    , "line":9
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":221
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":253
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":287
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":315
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":222
                  , "name":"Bank 1"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":254
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":288
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":316
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":223
                  , "name":"Bank 2"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":257
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":289
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":317
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":224
                  , "name":"Bank 3"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":258
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":290
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":318
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":225
                  , "name":"Bank 4"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":271
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":275
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":279
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":283
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"4"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":226
                  , "name":"Bank 5"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":259
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":291
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":319
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":227
                  , "name":"Bank 6"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":260
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":292
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":320
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":228
                  , "name":"Bank 7"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":261
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":293
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":321
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":229
                  , "name":"Bank 8"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":262
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":294
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":322
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":230
                  , "name":"Bank 9"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":263
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":295
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":323
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":231
                  , "name":"Bank 10"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":264
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":296
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":324
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":232
                  , "name":"Bank 11"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":265
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":297
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":325
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":233
                  , "name":"Bank 12"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":266
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":298
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":326
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":234
                  , "name":"Bank 13"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":267
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":299
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":327
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":235
                  , "name":"Bank 14"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":268
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":300
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":328
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":236
                  , "name":"Bank 15"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                }
                , {
                  "type":"bank"
                  , "id":237
                  , "name":"Bank 16"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":255
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":301
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":329
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":238
                  , "name":"Bank 17"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":256
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":302
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":330
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":239
                  , "name":"Bank 18"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":269
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":303
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":331
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":240
                  , "name":"Bank 19"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":270
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":304
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":332
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"3 total ports/bank\n1 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"3"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":241
                  , "name":"Bank 20"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":273
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":277
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":281
                      , "name":"RW"
                    }
                    , {
                      "type":"port"
                      , "id":285
                      , "name":"RW"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"4 total ports/bank\n0 read ports/bank\n0 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"4"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"0"
                      , "Number of shared ports per bank":"4"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":242
                  , "name":"Bank 21"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":305
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":333
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":243
                  , "name":"Bank 22"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":306
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":334
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":244
                  , "name":"Bank 23"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":307
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":335
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":245
                  , "name":"Bank 24"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":308
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":336
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":246
                  , "name":"Bank 25"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":309
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":337
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":247
                  , "name":"Bank 26"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":310
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":338
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":248
                  , "name":"Bank 27"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":311
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":339
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":249
                  , "name":"Bank 28"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":312
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":340
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":250
                  , "name":"Bank 29"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":313
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":341
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":251
                  , "name":"Bank 30"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":314
                      , "name":"W"
                    }
                    , {
                      "type":"port"
                      , "id":342
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n0 read ports/bank\n2 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"0"
                      , "Number of write ports per bank":"2"
                      , "Total replication":"1"
                    }
                  ]
                }
                , {
                  "type":"bank"
                  , "id":252
                  , "name":"Bank 31"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/boundary_detector.cl"
                        , "line":9
                      }
                    ]
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"256B requested\n256B implemented"
                    }
                  ]
                  , "Requested size":"256 bytes"
                  , "Implemented size":"256 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"32 bits"
                  , "Bank depth":"2 words"
                  , "Total replication":"1"
                  , "Additional Information":"Running memory at 2x clock to support more concurrent ports"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":272
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":274
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":276
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":278
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":280
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":282
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":284
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":286
          , "name":"ARB"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Competing accesses leading to stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":353
      , "name":"cu"
      , "children":
      [
        {
          "type":"inst"
          , "id":361
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                , "line":27
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"8192 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"fwithposition"
              , "Start Cycle":"76"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":365
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                , "line":54
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"128 bits"
              , "Type":"Local-pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"fwithposition"
              , "Start Cycle":"1"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/yeo1491314105959.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":373
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":374
              , "name":"fwithposition"
              , "debug":
              [
                [
                  {
                    "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                    , "line":13
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":375
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                        , "line":13
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":376
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":377
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"2"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"576B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"576 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"8192 bits"
                  , "Bank depth":"1 word"
                  , "Total replication":"2"
                  , "Additional Information":
                  [
                    {
                      "type":"text"
                      , "text":"2 independent copies of this memory were created to enable simultaneous execution of 2 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"/root/yan/lbm/fpga/lbm/device/cu.cl"
                          , "line":"7"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                    }
                  ]
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"file:////root/intelFPGA_pro/19.1/hld/aoc_help_pages/chn1469549457114.html"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":13
      , "to":57
    }
    , {
      "from":57
      , "to":14
    }
    , {
      "from":57
      , "to":56
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":58
      , "to":15
    }
    , {
      "from":11
      , "to":60
    }
    , {
      "from":60
      , "to":16
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":62
      , "to":17
    }
    , {
      "from":62
      , "to":20
    }
    , {
      "from":61
      , "to":62
    }
    , {
      "from":12
      , "to":64
    }
    , {
      "from":64
      , "to":18
    }
    , {
      "from":64
      , "to":63
    }
    , {
      "from":63
      , "to":64
    }
    , {
      "from":13
      , "to":66
    }
    , {
      "from":66
      , "to":19
    }
    , {
      "from":66
      , "to":65
    }
    , {
      "from":65
      , "to":66
    }
    , {
      "from":11
      , "to":68
    }
    , {
      "from":68
      , "to":21
    }
    , {
      "from":68
      , "to":67
    }
    , {
      "from":67
      , "to":68
    }
    , {
      "from":12
      , "to":70
    }
    , {
      "from":70
      , "to":22
    }
    , {
      "from":70
      , "to":69
    }
    , {
      "from":69
      , "to":70
    }
    , {
      "from":13
      , "to":72
    }
    , {
      "from":72
      , "to":23
    }
    , {
      "from":72
      , "to":71
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":73
      , "to":24
    }
    , {
      "from":11
      , "to":75
    }
    , {
      "from":75
      , "to":25
    }
    , {
      "from":75
      , "to":74
    }
    , {
      "from":74
      , "to":75
    }
    , {
      "from":12
      , "to":77
    }
    , {
      "from":77
      , "to":26
    }
    , {
      "from":77
      , "to":76
    }
    , {
      "from":76
      , "to":77
    }
    , {
      "from":79
      , "to":27
    }
    , {
      "from":79
      , "to":34
    }
    , {
      "from":78
      , "to":79
    }
    , {
      "from":81
      , "to":28
    }
    , {
      "from":81
      , "to":30
    }
    , {
      "from":80
      , "to":81
    }
    , {
      "from":13
      , "to":83
    }
    , {
      "from":83
      , "to":29
    }
    , {
      "from":83
      , "to":82
    }
    , {
      "from":82
      , "to":83
    }
    , {
      "from":11
      , "to":85
    }
    , {
      "from":85
      , "to":31
    }
    , {
      "from":85
      , "to":84
    }
    , {
      "from":84
      , "to":85
    }
    , {
      "from":12
      , "to":87
    }
    , {
      "from":87
      , "to":32
    }
    , {
      "from":87
      , "to":86
    }
    , {
      "from":86
      , "to":87
    }
    , {
      "from":13
      , "to":89
    }
    , {
      "from":89
      , "to":33
    }
    , {
      "from":89
      , "to":88
    }
    , {
      "from":88
      , "to":89
    }
    , {
      "from":11
      , "to":91
    }
    , {
      "from":91
      , "to":35
    }
    , {
      "from":91
      , "to":90
    }
    , {
      "from":90
      , "to":91
    }
    , {
      "from":12
      , "to":93
    }
    , {
      "from":93
      , "to":36
    }
    , {
      "from":93
      , "to":92
    }
    , {
      "from":92
      , "to":93
    }
    , {
      "from":13
      , "to":95
    }
    , {
      "from":95
      , "to":37
    }
    , {
      "from":95
      , "to":94
    }
    , {
      "from":94
      , "to":95
    }
    , {
      "from":96
      , "to":38
    }
    , {
      "from":11
      , "to":98
    }
    , {
      "from":98
      , "to":39
    }
    , {
      "from":98
      , "to":97
    }
    , {
      "from":97
      , "to":98
    }
    , {
      "from":12
      , "to":100
    }
    , {
      "from":100
      , "to":40
    }
    , {
      "from":100
      , "to":99
    }
    , {
      "from":99
      , "to":100
    }
    , {
      "from":101
      , "to":43
    }
    , {
      "from":13
      , "to":103
    }
    , {
      "from":103
      , "to":44
    }
    , {
      "from":103
      , "to":102
    }
    , {
      "from":102
      , "to":103
    }
    , {
      "from":11
      , "to":104
    }
    , {
      "from":12
      , "to":105
    }
    , {
      "from":253
      , "to":178
    }
    , {
      "from":254
      , "to":179
    }
    , {
      "from":255
      , "to":180
    }
    , {
      "from":256
      , "to":181
    }
    , {
      "from":257
      , "to":182
    }
    , {
      "from":258
      , "to":183
    }
    , {
      "from":259
      , "to":184
    }
    , {
      "from":260
      , "to":185
    }
    , {
      "from":261
      , "to":186
    }
    , {
      "from":262
      , "to":187
    }
    , {
      "from":263
      , "to":188
    }
    , {
      "from":264
      , "to":189
    }
    , {
      "from":265
      , "to":190
    }
    , {
      "from":266
      , "to":191
    }
    , {
      "from":267
      , "to":192
    }
    , {
      "from":268
      , "to":193
    }
    , {
      "from":269
      , "to":194
    }
    , {
      "from":270
      , "to":195
    }
    , {
      "from":196
      , "to":272
    }
    , {
      "from":272
      , "to":202
    }
    , {
      "from":272
      , "to":208
    }
    , {
      "from":272
      , "to":271
    }
    , {
      "from":271
      , "to":272
    }
    , {
      "from":197
      , "to":274
    }
    , {
      "from":274
      , "to":202
    }
    , {
      "from":274
      , "to":273
    }
    , {
      "from":273
      , "to":274
    }
    , {
      "from":198
      , "to":276
    }
    , {
      "from":276
      , "to":207
    }
    , {
      "from":276
      , "to":275
    }
    , {
      "from":275
      , "to":276
    }
    , {
      "from":199
      , "to":278
    }
    , {
      "from":278
      , "to":207
    }
    , {
      "from":278
      , "to":277
    }
    , {
      "from":277
      , "to":278
    }
    , {
      "from":206
      , "to":280
    }
    , {
      "from":280
      , "to":210
    }
    , {
      "from":280
      , "to":279
    }
    , {
      "from":279
      , "to":280
    }
    , {
      "from":209
      , "to":282
    }
    , {
      "from":282
      , "to":210
    }
    , {
      "from":282
      , "to":281
    }
    , {
      "from":281
      , "to":282
    }
    , {
      "from":211
      , "to":284
    }
    , {
      "from":284
      , "to":212
    }
    , {
      "from":284
      , "to":283
    }
    , {
      "from":283
      , "to":284
    }
    , {
      "from":286
      , "to":212
    }
    , {
      "from":213
      , "to":286
    }
    , {
      "from":286
      , "to":285
    }
    , {
      "from":285
      , "to":286
    }
    , {
      "from":122
      , "to":287
    }
    , {
      "from":123
      , "to":288
    }
    , {
      "from":124
      , "to":289
    }
    , {
      "from":125
      , "to":290
    }
    , {
      "from":126
      , "to":291
    }
    , {
      "from":127
      , "to":292
    }
    , {
      "from":128
      , "to":293
    }
    , {
      "from":129
      , "to":294
    }
    , {
      "from":130
      , "to":295
    }
    , {
      "from":131
      , "to":296
    }
    , {
      "from":132
      , "to":297
    }
    , {
      "from":133
      , "to":298
    }
    , {
      "from":134
      , "to":299
    }
    , {
      "from":135
      , "to":300
    }
    , {
      "from":136
      , "to":301
    }
    , {
      "from":137
      , "to":302
    }
    , {
      "from":138
      , "to":303
    }
    , {
      "from":139
      , "to":304
    }
    , {
      "from":140
      , "to":305
    }
    , {
      "from":141
      , "to":306
    }
    , {
      "from":142
      , "to":307
    }
    , {
      "from":143
      , "to":308
    }
    , {
      "from":144
      , "to":309
    }
    , {
      "from":145
      , "to":310
    }
    , {
      "from":146
      , "to":311
    }
    , {
      "from":147
      , "to":312
    }
    , {
      "from":148
      , "to":313
    }
    , {
      "from":149
      , "to":314
    }
    , {
      "from":150
      , "to":315
    }
    , {
      "from":151
      , "to":316
    }
    , {
      "from":152
      , "to":317
    }
    , {
      "from":153
      , "to":318
    }
    , {
      "from":154
      , "to":319
    }
    , {
      "from":155
      , "to":320
    }
    , {
      "from":156
      , "to":321
    }
    , {
      "from":157
      , "to":322
    }
    , {
      "from":158
      , "to":323
    }
    , {
      "from":159
      , "to":324
    }
    , {
      "from":160
      , "to":325
    }
    , {
      "from":161
      , "to":326
    }
    , {
      "from":162
      , "to":327
    }
    , {
      "from":163
      , "to":328
    }
    , {
      "from":164
      , "to":329
    }
    , {
      "from":165
      , "to":330
    }
    , {
      "from":166
      , "to":331
    }
    , {
      "from":167
      , "to":332
    }
    , {
      "from":168
      , "to":333
    }
    , {
      "from":169
      , "to":334
    }
    , {
      "from":170
      , "to":335
    }
    , {
      "from":171
      , "to":336
    }
    , {
      "from":172
      , "to":337
    }
    , {
      "from":173
      , "to":338
    }
    , {
      "from":174
      , "to":339
    }
    , {
      "from":175
      , "to":340
    }
    , {
      "from":176
      , "to":341
    }
    , {
      "from":177
      , "to":342
    }
    , {
      "from":376
      , "to":365
    }
    , {
      "from":361
      , "to":377
    }
  ]
}
