Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date             : Fri Feb 22 09:19:33 2019
| Host             : fabricant running 64-bit Linux Mint 18 Sarah
| Command          : report_power -file microblaze_wrapper_power_routed.rpt -pb microblaze_wrapper_power_summary_routed.pb -rpx microblaze_wrapper_power_routed.rpx
| Design           : microblaze_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.532        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.394        |
| Device Static (W)        | 0.137        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 67.3         |
| Junction Temperature (C) | 42.7         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        7 |       --- |             --- |
| Slice Logic              |     0.004 |    11862 |       --- |             --- |
|   LUT as Logic           |     0.003 |     4111 |     53200 |            7.73 |
|   Register               |    <0.001 |     5464 |    106400 |            5.14 |
|   CARRY4                 |    <0.001 |      200 |     13300 |            1.50 |
|   LUT as Distributed RAM |    <0.001 |       64 |     17400 |            0.37 |
|   F7/F8 Muxes            |    <0.001 |      136 |     53200 |            0.26 |
|   LUT as Shift Register  |    <0.001 |      177 |     17400 |            1.02 |
|   Others                 |    <0.001 |      835 |       --- |             --- |
| Signals                  |     0.006 |     9032 |       --- |             --- |
| Block RAM                |     0.006 |       16 |       140 |           11.43 |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.001 |        3 |       220 |            1.36 |
| I/O                      |     0.000 |        4 |       125 |            3.20 |
| PS7                      |     1.262 |        1 |       --- |             --- |
| Static Power             |     0.137 |          |           |                 |
| Total                    |     1.532 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.027 |      0.014 |
| Vccaux    |       1.800 |     0.073 |       0.058 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.681 |       0.653 |      0.028 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                                            | Constraint (ns) |
+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                             | microblaze_i/processing_system7_0/inst/FCLK_CLK0                                                  |            20.0 |
| clk_fpga_0                             | microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                                     |            20.0 |
| clk_fpga_1                             | microblaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                                     |            20.0 |
| clk_out1_microblaze_softProcessorClk_0 | microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_microblaze_softProcessorClk_0 |            20.0 |
| clkfbout_microblaze_softProcessorClk_0 | microblaze_i/softProcessorClk/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_microblaze_softProcessorClk_0 |            20.0 |
+----------------------------------------+---------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                    | Power (W) |
+-------------------------------------------------------------------------------------------------------------------------+-----------+
| microblaze_wrapper                                                                                                      |     1.394 |
|   microblaze_i                                                                                                          |     1.394 |
|     irqAxiInterconnect                                                                                                  |     0.003 |
|       s00_couplers                                                                                                      |     0.002 |
|         auto_pc                                                                                                         |     0.002 |
|           inst                                                                                                          |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                        |     0.002 |
|               RD.ar_channel_0                                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                                            |    <0.001 |
|                 cmd_translator_0                                                                                        |    <0.001 |
|                   incr_cmd_0                                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                                            |    <0.001 |
|               RD.r_channel_0                                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                                      |    <0.001 |
|               SI_REG                                                                                                    |    <0.001 |
|                 ar.ar_pipe                                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                                              |    <0.001 |
|                 b.b_pipe                                                                                                |    <0.001 |
|                 r.r_pipe                                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                                            |    <0.001 |
|                 cmd_translator_0                                                                                        |    <0.001 |
|                   incr_cmd_0                                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                                            |    <0.001 |
|               WR.b_channel_0                                                                                            |    <0.001 |
|                 bid_fifo_0                                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                                            |    <0.001 |
|       s01_couplers                                                                                                      |    <0.001 |
|         auto_cc                                                                                                         |    <0.001 |
|           inst                                                                                                          |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.ar_handshake                                                             |    <0.001 |
|               handshake                                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.aw_handshake                                                             |    <0.001 |
|               handshake                                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.b_handshake                                                              |    <0.001 |
|               handshake                                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.r_handshake                                                              |    <0.001 |
|               handshake                                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|             gen_clock_conv.gen_async_lite_conv.w_handshake                                                              |    <0.001 |
|               handshake                                                                                                 |    <0.001 |
|                 xpm_cdc_single_dest2src_inst                                                                            |    <0.001 |
|                 xpm_cdc_single_src2dest_inst                                                                            |    <0.001 |
|       xbar                                                                                                              |    <0.001 |
|         inst                                                                                                            |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                                      |    <0.001 |
|             addr_arbiter_inst                                                                                           |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                                                |    <0.001 |
|             reg_slice_r                                                                                                 |    <0.001 |
|             splitter_ar                                                                                                 |    <0.001 |
|             splitter_aw                                                                                                 |    <0.001 |
|     irqConcat                                                                                                           |     0.000 |
|     microblazeLmbProcessor                                                                                              |     0.015 |
|       psBramController                                                                                                  |     0.001 |
|         U0                                                                                                              |     0.001 |
|           gext_inst.abcv4_0_ext_inst                                                                                    |     0.001 |
|             GEN_AXI4.I_FULL_AXI                                                                                         |     0.001 |
|               GEN_ARB.I_SNG_PORT                                                                                        |    <0.001 |
|               I_RD_CHNL                                                                                                 |    <0.001 |
|                 I_WRAP_BRST                                                                                             |    <0.001 |
|               I_WR_CHNL                                                                                                 |    <0.001 |
|                 BID_FIFO                                                                                                |    <0.001 |
|                 I_WRAP_BRST                                                                                             |    <0.001 |
|       softProcessorBram                                                                                                 |     0.006 |
|         U0                                                                                                              |     0.006 |
|           inst_blk_mem_gen                                                                                              |     0.006 |
|             gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                                                       |     0.006 |
|               valid.cstr                                                                                                |     0.006 |
|                 ramloop[0].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[10].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[11].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[12].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[13].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[14].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[15].ram.r                                                                                       |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[1].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[2].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[3].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[4].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[5].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[6].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[7].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[8].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|                 ramloop[9].ram.r                                                                                        |    <0.001 |
|                   prim_noinit.ram                                                                                       |    <0.001 |
|       softProcessorLmbCtrl                                                                                              |    <0.001 |
|         U0                                                                                                              |    <0.001 |
|           lmb_mux_I                                                                                                     |    <0.001 |
|       softProcessorReset                                                                                                |    <0.001 |
|         U0                                                                                                              |    <0.001 |
|           EXT_LPF                                                                                                       |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                   |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                   |    <0.001 |
|           SEQ                                                                                                           |    <0.001 |
|             SEQ_COUNTER                                                                                                 |    <0.001 |
|       ublaze                                                                                                            |     0.007 |
|         U0                                                                                                              |     0.007 |
|           MicroBlaze_Core_I                                                                                             |     0.007 |
|             Frequency.Core                                                                                              |     0.007 |
|               DATA_FLOW_I1                                                                                              |     0.004 |
|                 ALU_I1                                                                                                  |    <0.001 |
|                   Using_FPGA.ALL_Bits[0].ALU_Bit_I1                                                                     |    <0.001 |
|                     Last_Bit.I_ALU_LUT_2                                                                                |    <0.001 |
|                     Last_Bit.I_ALU_LUT_V5                                                                               |    <0.001 |
|                     Last_Bit.MULT_AND_I                                                                                 |    <0.001 |
|                     Last_Bit.MUXCY_XOR_I                                                                                |     0.000 |
|                   Using_FPGA.ALL_Bits[10].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[11].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[12].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[13].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[14].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[15].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[16].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[17].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[18].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[19].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[1].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[20].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[21].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[22].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[23].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[24].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[25].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[26].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[27].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[28].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[29].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[2].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[30].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[31].ALU_Bit_I1                                                                    |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[3].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[4].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[5].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[6].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |    <0.001 |
|                   Using_FPGA.ALL_Bits[7].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[8].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                   Using_FPGA.ALL_Bits[9].ALU_Bit_I1                                                                     |    <0.001 |
|                     Not_Last_Bit.I_ALU_LUT_V5                                                                           |    <0.001 |
|                       Using_FPGA.Native                                                                                 |    <0.001 |
|                     Not_Last_Bit.MUXCY_XOR_I                                                                            |     0.000 |
|                 Byte_Doublet_Handle_I1                                                                                  |    <0.001 |
|                 Data_Flow_Logic_I1                                                                                      |     0.001 |
|                   Using_DAXI_ALU_Carry.Override_Ex_MUXCY_I                                                              |    <0.001 |
|                   Using_DAXI_ALU_Carry.Override_M3_MUXCY_I                                                              |     0.000 |
|                 MSR_I1                                                                                                  |    <0.001 |
|                   Gen_Ex_Bit_DFF[25].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                   Gen_Ex_Bit_DFF[28].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                   Gen_Ex_Bit_DFF[29].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                   Gen_Ex_Bit_DFF[30].Using_Low.ex_msr_FF                                                                |    <0.001 |
|                 MUL_Unit_I1                                                                                             |     0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                           |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|                   Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                    |    <0.001 |
|                     Using_DSP48E1.DSP48E1_I1                                                                            |    <0.001 |
|                 Operand_Select_I1                                                                                       |    <0.001 |
|                 Register_File_I1                                                                                        |    <0.001 |
|                   Using_LUT6.All_RAM32M[0].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[10].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[11].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[12].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[13].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[14].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[15].ram32m_i                                                                    |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[1].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[2].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[3].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[4].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[5].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[6].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[7].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[8].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                   Using_LUT6.All_RAM32M[9].ram32m_i                                                                     |    <0.001 |
|                     Using_FPGA.Native                                                                                   |    <0.001 |
|                 Shift_Logic_Module_I1                                                                                   |     0.000 |
|                 Using_Div_Unit.Div_Unit_I1                                                                              |    <0.001 |
|                   Using_FPGA.D_Handle[0].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[10].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[11].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[12].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[13].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[14].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[15].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[16].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[17].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[18].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[19].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[1].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[20].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[21].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[22].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[23].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[24].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[25].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[26].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[27].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[28].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[29].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[2].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[30].MUXCY_XOR_I                                                                   |     0.000 |
|                   Using_FPGA.D_Handle[31].MUXCY_XOR_I                                                                   |    <0.001 |
|                   Using_FPGA.D_Handle[3].MUXCY_XOR_I                                                                    |    <0.001 |
|                   Using_FPGA.D_Handle[4].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[5].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[6].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[7].MUXCY_XOR_I                                                                    |    <0.001 |
|                   Using_FPGA.D_Handle[8].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.D_Handle[9].MUXCY_XOR_I                                                                    |     0.000 |
|                   Using_FPGA.New_Q_Handle[0].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[0].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                   Using_FPGA.New_Q_Handle[10].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[10].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[11].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[11].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[12].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[12].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[13].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[13].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[14].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[14].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[15].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[15].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[16].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[16].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[17].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[17].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[18].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[18].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[19].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[19].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[1].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[1].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[20].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[20].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[21].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[21].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[22].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[22].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[23].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[23].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[24].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[24].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[25].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[25].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[26].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[26].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[27].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[27].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[28].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[28].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[29].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[29].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[2].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[2].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[30].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[30].New_Q_MUXCY_XORCY                                                         |     0.000 |
|                   Using_FPGA.New_Q_Handle[31].New_Q_LUT4                                                                |    <0.001 |
|                   Using_FPGA.New_Q_Handle[31].New_Q_MUXCY_XORCY                                                         |    <0.001 |
|                   Using_FPGA.New_Q_Handle[3].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[3].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                   Using_FPGA.New_Q_Handle[4].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[4].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[5].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[5].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[6].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[6].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[7].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[7].New_Q_MUXCY_XORCY                                                          |    <0.001 |
|                   Using_FPGA.New_Q_Handle[8].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[8].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                   Using_FPGA.New_Q_Handle[9].New_Q_LUT4                                                                 |    <0.001 |
|                   Using_FPGA.New_Q_Handle[9].New_Q_MUXCY_XORCY                                                          |     0.000 |
|                 Zero_Detect_I                                                                                           |    <0.001 |
|                   Part_Of_Zero_Carry_Start                                                                              |    <0.001 |
|                   Zero_Detecting[2].I_Part_Of_Zero_Detect                                                               |     0.000 |
|                   Zero_Detecting[3].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|                   Zero_Detecting[5].I_Part_Of_Zero_Detect                                                               |    <0.001 |
|               DAXI_interface_I1                                                                                         |    <0.001 |
|               DECODE_I1                                                                                                 |     0.002 |
|                 EX_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 EX_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 EX_Jump_handling                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 Jump_Logic_I1                                                                                           |    <0.001 |
|                   EX_Jump_Delay_DFF                                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY                                                                                      |    <0.001 |
|                   MUXCY_JUMP_CARRY2                                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY3                                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY4                                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY5                                                                                     |     0.000 |
|                   MUXCY_JUMP_CARRY8                                                                                     |    <0.001 |
|                   MUXCY_JUMP_CARRY9                                                                                     |    <0.001 |
|                 Kill_Fetch_Carry                                                                                        |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Kill_Fetch_MMU_Carry                                                                                    |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 M0_DIV_DFF                                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M0_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M0_Load_Store_Access_DFF                                                                                |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M1_DIV_DFF                                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M1_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M2_DIV_DFF                                                                                              |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M2_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 M3_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 OF_Div_Exception_Hold_DFF                                                                               |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 Op1_Conflict_Stall                                                                                      |    <0.001 |
|                   EX_Simple_Carry.OF_EX_Use                                                                             |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M0_Simple_Carry.OF_M0_Use                                                                             |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M1_Simple_Carry.OF_M1_Use                                                                             |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M2_Simple_Carry.OF_M2_Use                                                                             |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M3_Simple_Carry.OF_M3_Use                                                                             |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_EX_Cmp                                                                                             |     0.000 |
|                     comparator_i1                                                                                       |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                   OF_EX_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M0_Cmp                                                                                             |     0.000 |
|                     comparator_i1                                                                                       |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                   OF_M0_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M0_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M1_Cmp                                                                                             |     0.000 |
|                     comparator_i1                                                                                       |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                   OF_M1_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M1_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M2_Cmp                                                                                             |     0.000 |
|                     comparator_i1                                                                                       |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                   OF_M2_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M2_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M3_Cmp                                                                                             |     0.000 |
|                     comparator_i1                                                                                       |     0.000 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |     0.000 |
|                   OF_M3_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M3_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                 Op2_Conflict_Stall                                                                                      |    <0.001 |
|                   EX_Advanced_Carry.OF_EX_Use1                                                                          |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   EX_Advanced_Carry.OF_EX_Use2                                                                          |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   EX_Advanced_Carry.OF_EX_Use3                                                                          |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M0_Advanced_Carry.OF_M0_Use1                                                                          |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M0_Advanced_Carry.OF_M0_Use2                                                                          |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M0_Advanced_Carry.OF_M0_Use3                                                                          |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M1_Advanced_Carry.OF_M1_Use1                                                                          |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M1_Advanced_Carry.OF_M1_Use2                                                                          |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M1_Advanced_Carry.OF_M1_Use3                                                                          |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M2_Advanced_Carry.OF_M2_Use1                                                                          |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M2_Advanced_Carry.OF_M2_Use2                                                                          |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M2_Advanced_Carry.OF_M2_Use3                                                                          |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M3_Advanced_Carry.OF_M3_Use1                                                                          |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M3_Advanced_Carry.OF_M3_Use2                                                                          |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M3_Advanced_Carry.OF_M3_Use3                                                                          |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_EX_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_EX_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M0_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M0_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M0_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M1_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M1_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M1_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M2_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M2_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M2_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M3_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M3_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M3_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                 Op3_Conflict_Stall                                                                                      |    <0.001 |
|                   EX_Big_Carry.OF_EX_Use1                                                                               |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   EX_Big_Carry.OF_EX_Use2                                                                               |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   EX_Big_Carry.OF_EX_Use3                                                                               |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M0_Big_Carry.OF_M0_Use1                                                                               |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M0_Big_Carry.OF_M0_Use2                                                                               |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M0_Big_Carry.OF_M0_Use3                                                                               |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M1_Big_Carry.OF_M1_Use1                                                                               |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M1_Big_Carry.OF_M1_Use2                                                                               |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M1_Big_Carry.OF_M1_Use3                                                                               |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M2_Big_Carry.OF_M2_Use1                                                                               |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M2_Big_Carry.OF_M2_Use2                                                                               |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M2_Big_Carry.OF_M2_Use3                                                                               |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M3_Big_Carry.OF_M3_Use1                                                                               |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   M3_Big_Carry.OF_M3_Use2                                                                               |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   M3_Big_Carry.OF_M3_Use3                                                                               |     0.000 |
|                     carry_or_i1                                                                                         |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_EX_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_EX_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_EX_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_EX_Mask_Stall                                                                                      |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                       MUXCY_I                                                                                           |    <0.001 |
|                   OF_M0_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M0_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M0_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M0_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M1_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M1_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M1_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M1_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M2_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M2_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M2_Mask_No_Stall                                                                                   |    <0.001 |
|                     carry_and_i1                                                                                        |    <0.001 |
|                   OF_M2_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M3_Cmp                                                                                             |    <0.001 |
|                     comparator_i1                                                                                       |    <0.001 |
|                       Comp_Carry_Chain[0].MUXCY_I                                                                       |     0.000 |
|                       Comp_Carry_Chain[1].MUXCY_I                                                                       |    <0.001 |
|                   OF_M3_Conflict                                                                                        |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                   OF_M3_Mask_Stall                                                                                      |     0.000 |
|                     carry_and_i1                                                                                        |     0.000 |
|                       MUXCY_I                                                                                           |     0.000 |
|                 PC_MODULE_I1                                                                                            |    <0.001 |
|                   PC_BUFFER_I1                                                                                          |    <0.001 |
|                 PREFETCH_BUFFER_I1                                                                                      |    <0.001 |
|                   INSTR_BUFFER_I1                                                                                       |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Gen_Sel_DFF                              |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[1].Mux_Select_LUT6                          |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Gen_Sel_DFF                              |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[2].Mux_Select_LUT6                          |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Gen_Sel_DFF                              |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[3].Mux_Select_LUT6                          |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Gen_Sel_DFF                              |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Mux_Select_LUT6                          |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Mux_Select_Delayslot_LUT6 |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Gen_Mux_Select_LUT6[4].Using_ExtraMUX.Sel_Mux_MUXF7             |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Last_Sel_DFF                                                    |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Mux_Select_Empty_LUT6                                           |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.Mux_Select_OF_Valid_LUT6                                        |    <0.001 |
|                     Generating_Control_Logic.Using_FPGA.OF_Valid_DFF                                                    |    <0.001 |
|                   PREDECODE_BUFFER_I1                                                                                   |    <0.001 |
|                 Using_BP0_FPGA.PR_BP0_And1                                                                              |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_BP0_FPGA.PR_BP0_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_BP1_FPGA.PR_BP1_And1                                                                              |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_BP1_FPGA.PR_BP1_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And1                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And2                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And3                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_EX_FPGA.PR_EX_And4                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And5                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And6                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_EX_FPGA.PR_EX_And7                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_EX_FPGA.PR_EX_Or1                                                                                 |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF0_FPGA.PR_IF0_And1                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF0_FPGA.PR_IF0_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF1_FPGA.PR_IF1_And1                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF1_FPGA.PR_IF1_And2                                                                              |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF1_FPGA.PR_IF1_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF1_Insert_FPGA.PR_IF1_Ins_And1                                                                   |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF1_Insert_FPGA.PR_IF1_Ins_Or1                                                                    |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF2_FPGA.PR_IF2_And1                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF2_FPGA.PR_IF2_And2                                                                              |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF2_FPGA.PR_IF2_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF3_FPGA.PR_IF3_And1                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF3_FPGA.PR_IF3_And2                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF3_FPGA.PR_IF3_And3                                                                              |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF3_FPGA.PR_IF3_Or1                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_And1                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_And2                                                                              |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_Or1                                                                               |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF4_FPGA.PR_IF4_Or2                                                                               |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_IF4_FPGA.PR_IF4_Or3                                                                               |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_IF4_Push_FPGA.Push_PipeRun                                                                        |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                 Using_M0_FPGA.PR_M0_And1                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M0_FPGA.PR_M0_And2                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M0_FPGA.PR_M0_And3                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M0_FPGA.PR_M0_And4                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M0_FPGA.PR_M0_And5                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M0_FPGA.PR_M0_Or1                                                                                 |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M1_FPGA.PR_M1_And1                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M1_FPGA.PR_M1_And2                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M1_FPGA.PR_M1_And3                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M1_FPGA.PR_M1_Or1                                                                                 |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M2_FPGA.PR_M2_And1                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M2_FPGA.PR_M2_And2                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M2_FPGA.PR_M2_And3                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M2_FPGA.PR_M2_And4                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M2_FPGA.PR_M2_And5                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M2_FPGA.PR_M2_And6                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M2_FPGA.PR_M2_Or1                                                                                 |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M3_FPGA.PR_M3_And1                                                                                |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M3_FPGA.PR_M3_And2                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M3_FPGA.PR_M3_And3                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M3_FPGA.PR_M3_And4                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_M3_FPGA.PR_M3_And5                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_M3_FPGA.PR_M3_Or1                                                                                 |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_OF_FPGA.PR_OF_And1                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And10                                                                               |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And11                                                                               |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_OF_FPGA.PR_OF_And2                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And3                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_OF_FPGA.PR_OF_And4                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And5                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And6                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And7                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_OF_FPGA.PR_OF_And8                                                                                |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_OF_FPGA.PR_OF_And9                                                                                |    <0.001 |
|                   carry_and_i1                                                                                          |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_OF_FPGA.PR_OF_Or1                                                                                 |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 WB_GPR_Write_DFF                                                                                        |    <0.001 |
|                   Using_0.TWO_PIPE_ZERO_DFF_DFF                                                                         |    <0.001 |
|                 if0_dead_fetch_Carry                                                                                    |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|               DLMB_Interface_I1                                                                                         |    <0.001 |
|               DSide_Logic_I1                                                                                            |    <0.001 |
|                 Using_Ready_FPGA.Rdy_Or1                                                                                |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|               ILMB_Interface_I1                                                                                         |    <0.001 |
|               ISide_Logic_I1                                                                                            |    <0.001 |
|                 Using_Ready_FPGA.Rdy_And1                                                                               |     0.000 |
|                   carry_and_i1                                                                                          |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_Ready_FPGA.Rdy_Or1                                                                                |    <0.001 |
|                   carry_or_i1                                                                                           |    <0.001 |
|                     MUXCY_I                                                                                             |    <0.001 |
|                 Using_Ready_FPGA.Rdy_Or2                                                                                |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|                 Using_Ready_FPGA.Rdy_Or3                                                                                |     0.000 |
|                   carry_or_i1                                                                                           |     0.000 |
|                     MUXCY_I                                                                                             |     0.000 |
|               MMU_I1                                                                                                    |    <0.001 |
|             Reset_DFF                                                                                                   |    <0.001 |
|             Using_Async_Wakeup_0.Wakeup_DFF                                                                             |    <0.001 |
|             Using_Async_Wakeup_1.Wakeup_DFF                                                                             |    <0.001 |
|     porReset                                                                                                            |    <0.001 |
|       U0                                                                                                                |    <0.001 |
|         EXT_LPF                                                                                                         |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                                     |    <0.001 |
|         SEQ                                                                                                             |    <0.001 |
|           SEQ_COUNTER                                                                                                   |    <0.001 |
|     processing_system7_0                                                                                                |     1.263 |
|       inst                                                                                                              |     1.263 |
|     psAxiInterconnect                                                                                                   |     0.005 |
|       m00_couplers                                                                                                      |     0.003 |
|         auto_pc                                                                                                         |     0.003 |
|           inst                                                                                                          |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                                        |     0.003 |
|               RD.ar_channel_0                                                                                           |    <0.001 |
|                 ar_cmd_fsm_0                                                                                            |    <0.001 |
|                 cmd_translator_0                                                                                        |    <0.001 |
|                   incr_cmd_0                                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                                            |    <0.001 |
|               RD.r_channel_0                                                                                            |    <0.001 |
|                 rd_data_fifo_0                                                                                          |    <0.001 |
|                 transaction_fifo_0                                                                                      |    <0.001 |
|               SI_REG                                                                                                    |    <0.001 |
|                 ar.ar_pipe                                                                                              |    <0.001 |
|                 aw.aw_pipe                                                                                              |    <0.001 |
|                 b.b_pipe                                                                                                |    <0.001 |
|                 r.r_pipe                                                                                                |    <0.001 |
|               WR.aw_channel_0                                                                                           |    <0.001 |
|                 aw_cmd_fsm_0                                                                                            |    <0.001 |
|                 cmd_translator_0                                                                                        |    <0.001 |
|                   incr_cmd_0                                                                                            |    <0.001 |
|                   wrap_cmd_0                                                                                            |    <0.001 |
|               WR.b_channel_0                                                                                            |    <0.001 |
|                 bid_fifo_0                                                                                              |    <0.001 |
|                 bresp_fifo_0                                                                                            |    <0.001 |
|       s00_couplers                                                                                                      |     0.000 |
|         auto_pc                                                                                                         |     0.000 |
|           inst                                                                                                          |     0.000 |
|       xbar                                                                                                              |     0.002 |
|         inst                                                                                                            |     0.002 |
|           gen_samd.crossbar_samd                                                                                        |     0.002 |
|             addr_arbiter_ar                                                                                             |    <0.001 |
|             addr_arbiter_aw                                                                                             |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                                          |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                                            |    <0.001 |
|               b.b_pipe                                                                                                  |    <0.001 |
|               r.r_pipe                                                                                                  |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                                            |    <0.001 |
|               b.b_pipe                                                                                                  |    <0.001 |
|               r.r_pipe                                                                                                  |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                                                            |    <0.001 |
|               b.b_pipe                                                                                                  |    <0.001 |
|               r.r_pipe                                                                                                  |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                                             |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                                                            |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst                                                                        |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                                                              |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                                                              |    <0.001 |
|               wrouter_aw_fifo                                                                                           |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                                                          |    <0.001 |
|             splitter_aw_mi                                                                                              |    <0.001 |
|     psInterruptController                                                                                               |    <0.001 |
|       U0                                                                                                                |    <0.001 |
|         AXI_LITE_IPIF_I                                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                            |    <0.001 |
|             I_DECODER                                                                                                   |    <0.001 |
|         INTC_CORE_I                                                                                                     |    <0.001 |
|     softProcessorClk                                                                                                    |     0.108 |
|       inst                                                                                                              |     0.108 |
|         AXI_LITE_IPIF_I                                                                                                 |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                                                            |    <0.001 |
|             I_DECODER                                                                                                   |    <0.001 |
|         CLK_CORE_DRP_I                                                                                                  |     0.108 |
|           clk_inst                                                                                                      |     0.105 |
|           mmcm_drp_inst                                                                                                 |    <0.001 |
|         SOFT_RESET_I                                                                                                    |    <0.001 |
|     softProcessorResetSlice                                                                                             |     0.000 |
+-------------------------------------------------------------------------------------------------------------------------+-----------+


