module BCE (
	input [0:31] a,
	input [0:31] b,
	input [0:3] bf,
	output reg bcres
);

wire signed [0:31] a_sgn = $signed(a);

always @(a_sgn, a, b, bf) case(bf)
	4'b0000: bcres = (a_sgn < 0);
	4'b0001: bcres = (a_sgn >= 0);
	4'b0010: bcres = (a == b);
	4'b0011: bcres = (a != b);
	4'b0100: bcres = (a_sgn <= 0);
	4'b0101: bcres = (a_sgn > 0);
	default: bcres = 0;
endcase

endmodule