INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:10:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.200ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.160ns period=6.320ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w27_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.160ns period=6.320ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.320ns  (clk rise@6.320ns - clk rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 3.674ns (56.817%)  route 2.792ns (43.183%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.803 - 6.320 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1783, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X13Y69         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y69         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.425     1.131    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X14Y69         LUT6 (Prop_lut6_I1_O)        0.120     1.251 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34/O
                         net (fo=1, routed)           0.097     1.348    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_34_n_0
    SLICE_X14Y69         LUT6 (Prop_lut6_I3_O)        0.043     1.391 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.246     1.637    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X15Y69         LUT5 (Prop_lut5_I1_O)        0.043     1.680 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.680    mulf1/operator/RoundingAdder/Mfull_c0_3[0]
    SLICE_X15Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.931 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.931    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X15Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.980 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.980    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X15Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.029 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.029    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X15Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.078 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.078    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X15Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.127 r  mulf1/operator/RoundingAdder/g0_b2__47_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.127    mulf1/operator/RoundingAdder/g0_b2__47_i_4_n_0
    SLICE_X15Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.176 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.007     2.183    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X15Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.232 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.232    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X15Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.281 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.281    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X15Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.385 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10/O[0]
                         net (fo=22, routed)          0.203     2.588    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X14Y77         LUT2 (Prop_lut2_I1_O)        0.120     2.708 f  mulf1/operator/RoundingAdder/Mfull_c0_i_32/O
                         net (fo=2, routed)           0.235     2.943    mulf1/operator/RoundingAdder/Mfull_c0_i_32_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I3_O)        0.043     2.986 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27/O
                         net (fo=1, routed)           0.314     3.300    mulf1/operator/RoundingAdder/Mfull_c0_i_27_n_0
    SLICE_X16Y76         LUT5 (Prop_lut5_I4_O)        0.043     3.343 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.174     3.516    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X16Y75         LUT4 (Prop_lut4_I0_O)        0.043     3.559 r  mulf1/operator/RoundingAdder/g0_b2__47_i_5/O
                         net (fo=22, routed)          0.336     3.896    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X19Y75         LUT6 (Prop_lut6_I1_O)        0.043     3.939 r  mulf1/operator/RoundingAdder/Mfull_c0_i_11__0/O
                         net (fo=1, routed)           0.287     4.226    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[6]
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_B[6]_P[27])
                                                      2.280     6.506 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[27]
                         net (fo=1, routed)           0.468     6.974    mulf2/operator/SignificandMultiplication/bh7_w27_0_c0
    SLICE_X20Y75         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w27_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.320     6.320 r  
                                                      0.000     6.320 r  clk (IN)
                         net (fo=1783, unset)         0.483     6.803    mulf2/operator/SignificandMultiplication/clk
    SLICE_X20Y75         FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w27_0_c1_reg/C
                         clock pessimism              0.000     6.803    
                         clock uncertainty           -0.035     6.767    
    SLICE_X20Y75         FDRE (Setup_fdre_C_D)        0.007     6.774    mulf2/operator/SignificandMultiplication/bh7_w27_0_c1_reg
  -------------------------------------------------------------------
                         required time                          6.774    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                 -0.200    




