// Seed: 1199382578
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
    , id_26,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    input id_9,
    output logic id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    inout logic id_15,
    input id_16,
    output tri0 id_17,
    input reg id_18,
    output logic id_19,
    input logic id_20,
    output id_21,
    input id_22,
    output id_23,
    input logic id_24,
    output id_25
);
  logic id_27;
  logic id_28 = 1;
  always @(*) id_10 = 1;
  always @(negedge id_2) begin
    id_10 = id_11;
    id_23 <= 1'b0;
    id_21 <= id_18;
  end
  assign id_26 = {1'b0, id_2, id_27, 1} - id_28;
  assign id_25 = id_16[1'b0];
  logic id_29;
  assign id_17[1] = 1 ? 1 : 1;
endmodule
