/*
 * Samsung's Exynos3250 SoC device tree source
 *
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 *		http://www.samsung.com
 *
 * Samsung's Exynos3250 SoC device nodes are listed in this file. Exynos3250
 * based board files can include this file and provide values for board specfic
 * bindings.
 *
 * Note: This file does not include device nodes for all the controllers in
 * Exynos3250 SoC. As device tree coverage for Exynos3250 increases, additional
 * nodes can be added to this file.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include "skeleton.dtsi"
#include <dt-bindings/clock/exynos3250.h>

/ {
	compatible = "samsung,exynos3250";
	interrupt-parent = <&gic>;

	aliases {
		pinctrl0 = &pinctrl_0;
		pinctrl1 = &pinctrl_1;
		mshc0 = &dwmmc_0;
		mshc1 = &dwmmc_1;
		spi0 = &spi_0;
		spi1 = &spi_1;
		i2c0 = &i2c_0;
		i2c1 = &i2c_1;
		i2c2 = &i2c_2;
		i2c3 = &i2c_3;
		i2c4 = &i2c_4;
		i2c5 = &i2c_5;
		i2c6 = &i2c_6;
		i2c7 = &i2c_7;
		uart0 = &serial_0;
		uart1 = &serial_1;
		uart2 = &serial_2;
	};

	fixed-rate-clocks {
		#address-cells = <1>;
		#size-cells = <0>;

		xusbxti: clock@0 {
			compatible = "fixed-clock";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0>;
			clock-frequency = <24000000>;
			#clock-cells = <1>;
			clock-output-names = "xusbxti";
		};

		xxti: clock@1 {
			compatible = "fixed-clock";
			reg = <1>;
			clock-frequency = <24000000>;
			#clock-cells = <1>;
			clock-output-names = "xxti";
		};

		xtcxo: clock@2 {
			compatible = "fixed-clock";
			reg = <2>;
			clock-frequency = <24000000>;
			#clock-cells = <1>;
			clock-output-names = "xtcxo";
		};
	};

	firmware@02020000 {
		compatible = "samsung,secure-firmware";
		reg = <0x02020000 0x1000>;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0>;
			clock-frequency = <1000000000>;
		};
		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <1>;
			clock-frequency = <1000000000>;
		};

	};

	dwmmc_0: dwmmc0@12510000 {
		compatible = "samsung,exynos-dw-mshc";
		reg = <0x12510000 0x1000>;
		interrupts = <0 142 0>;
		clocks = <&cmu CLK_SDMMC0>, <&cmu CLK_SCLK_MMC0>;
		clock-names = "biu", "ciu";
		fifo-depth = <0x80>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	dwmmc_1: dwmmc1@12520000 {
		compatible = "samsung,exynos-dw-mshc";
		reg = <0x12520000 0x1000>;
		interrupts = <0 143 0>;
		clocks = <&cmu CLK_SDMMC1>, <&cmu CLK_SCLK_MMC1>;
		clock-names = "biu", "ciu";
		fifo-depth = <0x80>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	sysram@02020000 {
		compatible = "mmio-sram";
		reg = <0x02020000 0x40000>;
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x02020000 0x40000>;

		smp-sysram@0 {
			compatible = "samsung,exynos4210-sysram";
			reg = <0x0 0x1000>;
		};

		smp-sysram@3f000 {
			compatible = "samsung,exynos4210-sysram-ns";
			reg = <0x3f000 0x1000>;
		};
	};

	chipid@10000000 {
		compatible = "samsung,exynos4210-chipid";
		reg = <0x10000000 0x100>;
	};

	sys_reg: syscon@10010000 {
		compatible = "samsung,exynos3-sysreg", "syscon";
		reg = <0x10010000 0x400>;
	};

	pmu_system_controller: system-controller@10020000 {
		compatible = "samsung,exynos3250-pmu", "syscon";
		reg = <0x10020000 0x4000>;
	};

	mipi_phy: video-phy@10020710 {
		compatible = "samsung,s5pv210-mipi-video-phy";
		reg = <0x10020710 8>;
		#phy-cells = <1>;
	};

	pd_cam: cam-power-domain@10023C00 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C00 0x20>;
	};

	pd_mfc: mfc-power-domain@10023C40 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C40 0x20>;
	};

	pd_g3d: g3d-power-domain@10023C60 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C60 0x20>;
	};

	pd_lcd0: lcd0-power-domain@10023C80 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023C80 0x20>;
	};

	pd_isp: isp-power-domain@10023CA0 {
		compatible = "samsung,exynos4210-pd";
		reg = <0x10023CA0 0x20>;
	};

	cmu: clock-controller@10030000 {
		compatible = "samsung,exynos3250-cmu";
		reg = <0x10030000 0x20000>;
		#clock-cells = <1>;
	};

	cmu_dmc: clock-controller@105C0000 {
		compatible = "samsung,exynos3250-cmu-dmc";
		reg = <0x105C0000 0x2000>;
		#clock-cells = <1>;
	};

	rtc: rtc@10070000 {
		compatible = "samsung,exynos3250-rtc";
		reg = <0x10070000 0x100>;
		interrupts = <0 73 0>, <0 74 0>;
		status = "disabled";
	};

	tmu: tmu@100C0000 {
		compatible = "samsung,exynos3250-tmu";
		reg = <0x100C0000 0x100>;
		interrupts = <0 216 0>;
		clocks = <&cmu CLK_TMU_APBIF>;
		clock-names = "tmu_apbif";
		status = "disabled";
	};

	gic: interrupt-controller@10481000 {
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x10481000 0x1000>,
		      <0x10482000 0x1000>,
		      <0x10484000 0x2000>,
		      <0x10486000 0x2000>;
		interrupts = <1 9 0xf04>;
	};

	mct@10050000 {
		compatible = "samsung,exynos4210-mct";
		reg = <0x10050000 0x800>;
		interrupts = <0 218 0>, <0 219 0>, <0 220 0>, <0 221 0>,
			     <0 223 0>, <0 226 0>, <0 227 0>, <0 228 0>;
		clocks = <&cmu CLK_FIN_PLL>, <&cmu CLK_MCT>;
		clock-names = "fin_pll", "mct";
	};

        pinctrl_0: pinctrl@11400000 {
                compatible = "samsung,exynos3250-pinctrl";
                reg = <0x11400000 0x1000>;
                interrupts = <0 240 0>;
        };

        pinctrl_1: pinctrl@11000000 {
                compatible = "samsung,exynos3250-pinctrl";
                reg = <0x11000000 0x1000>;
                interrupts = <0 32 0>, <0 33 0>, <0 34 0>, <0 35 0>,
                             <0 36 0>, <0 37 0>, <0 38 0>, <0 39 0>,
                             <0 40 0>, <0 41 0>, <0 42 0>, <0 43 0>,
                             <0 44 0>, <0 45 0>, <0 46 0>, <0 47 0>,
                             <0 225 0>;
                wakeup-interrupt-controller {
                        compatible = "samsung,exynos4210-wakeup-eint";
                        interrupt-parent = <&gic>;
                        interrupts = <0 48 0>;
                };
        };

	fimd_fb: fimd_fb {
		compatible = "samsung,exynos3-disp_driver";
		reg = <0x11c00000 0x40000>, <0x11c80000 0x8000>;

		/*  VSYNC IRQ, FIFO IRQ, I80 IRQ, DSIM IRQ */
		interrupts = <0 85 0>, <0 84 0>, <0 86 0>, <0 83 0>;

		/* Clocks for the DECON/MIPI-DSI driver */
		/* FIXE ME : syntax error */
		clocks = <&cmu CLK_MOUT_FIMD0>, <&cmu CLK_MOUT_MIPI0>, <&cmu CLK_MOUT_ACLK_160>,
			<&cmu CLK_DIV_FIMD0>, <&cmu CLK_DIV_MIPI0>, <&cmu CLK_DIV_MIPI0_PRE>,
			<&cmu CLK_DIV_ACLK_160>,
			<&cmu CLK_ACLK_FIMD0>, <&cmu CLK_SCLK_FIMD0>, <&cmu CLK_SCLK_MIPI0>,
			<&cmu CLK_FIMD0>, <&cmu CLK_DSIM0>, <&cmu CLK_DIV_MPLL_PRE>;
		clock-names = "mout_fimd0", "mout_mipi0", "mout_aclk_160",
			"dout_fimd0", "dout_mipi0", "dout_mipi0_pre",
			"dout_aclk_160",
			"aclk_fimd0", "sclk_fimd0", "sclk_mipi0",
			"fimd0", "dsim0", "dout_mpll_pre";

		/* samsung,power-domain = <&pd_lcd0>; */

		/* TE pin */
		/*
		pinctrl-names = "turnon_tes", "turnoff_tes";
		pinctrl-0 = <&disp_teson>;
		pinctrl-1 = <&disp_tesoff>;
		*/
		fimd: fimd_ctrl {
			samsung,vidcon0 = <0x8000>;
			samsung,vidcon1 = <0x80>;
			samsung,default_win = <0>;
			fb_driver_data {
				fb_variant {
					nr_windows = <5>;
					vidcon1 = <0x20004>;
					vidtcon = <0x20010>;
					wincon = <0x20>;
					winmap = <0x180>;
					keycon = <0x140>;
					osd = <0x40>;
					osd_stride = <16>;
					buf_start = <0xA0>;
					buf_size  = <0x100>;
					buf_end   = <0xD0>;
					palette_0 = <0x2400>;
					palette_1 = <0x2800>;
					palette_2 = <0x2c00>;
					palette_3 = <0x3000>;
					palette_4 = <0x3400>;
					has_shadowcon = <1>;
					has_blendcon  = <1>;
					has_alphacon  = <1>;
					has_fixvclk   = <0>;
				};
			};
		};
        };

	amba {
		compatible = "arm,amba-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		pdma0: pdma@12680000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12680000 0x1000>;
			interrupts = <0 138 0>;
			clocks = <&cmu CLK_PDMA0>;
			clock-names = "apb_pclk";
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
		};

		pdma1: pdma@12690000 {
			compatible = "arm,pl330", "arm,primecell";
			reg = <0x12690000 0x1000>;
			interrupts = <0 139 0>;
			clocks = <&cmu CLK_PDMA1>;
			clock-names = "apb_pclk";
			#dma-cells = <1>;
			#dma-channels = <8>;
			#dma-requests = <32>;
		};
	};

	adc: adc@126C0000 {
		compatible = "samsung,exynos3250-adc",
			     "samsung,exynos-adc-v2";
		reg = <0x126C0000 0x100>, <0x10020718 0x4>;
		interrupts = <0 137 0>;
		clock-names = "adc", "sclk";
		clocks = <&cmu CLK_TSADC>, <&cmu CLK_SCLK_TSADC>;
		#io-channel-cells = <1>;
		io-channel-ranges;
		status = "disabled";
	};

	serial_0: serial@13800000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13800000 0x100>;
		samsung,fifo-size = <256>;
		interrupts = <0 109 0>;
		clocks = <&cmu CLK_UART0>, <&cmu CLK_SCLK_UART0>, <&cmu CLK_SCLK_UART0>;
		clock-names = "gate_pclk0", "gate_uart0", "sclk_uart0";
		pinctrl-names = "default";
		pinctrl-0 = <&uart0_data &uart0_fctl>;
		status = "okay";
	};

	serial_1: serial@13810000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13810000 0x100>;
		samsung,fifo-size = <256>;
		interrupts = <0 110 0>;
		clocks = <&cmu CLK_UART1>, <&cmu CLK_SCLK_UART1>, <&cmu CLK_SCLK_UART1>;
		clock-names = "gate_pclk1", "gate_uart1", "sclk_uart1";
		pinctrl-names = "default";
		pinctrl-0 = <&uart1_data>;
		status = "okay";
	};

	serial_2: serial@13820000 {
		compatible = "samsung,exynos4210-uart";
		reg = <0x13820000 0x100>;
		samsung,fifo-size = <16>;
		interrupts = <0 111 0>;
		clocks = <&cmu CLK_UART1>, <&cmu CLK_SCLK_UART1>, <&cmu CLK_SCLK_UART1>;
		clock-names = "gate_pclk2", "gate_uart2", "sclk_uart2";
		pinctrl-names = "default";
		pinctrl-0 = <&uart2_data>;
		status = "okay";
	};

	i2c_0: i2c@13860000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13860000 0x100>;
		interrupts = <0 113 0>;
		clocks = <&cmu CLK_I2C0>, <&cmu CLK_I2C0>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c0_bus>;
		status = "disabled";
	};

	i2c_1: i2c@13870000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13870000 0x100>;
		interrupts = <0 114 0>;
		clocks = <&cmu CLK_I2C1>, <&cmu CLK_I2C1>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c1_bus>;
		status = "disabled";
	};

	i2c_2: i2c@13880000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13880000 0x100>;
		interrupts = <0 115 0>;
		clocks = <&cmu CLK_I2C2>, <&cmu CLK_I2C2>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c2_bus>;
		status = "disabled";
	};

	i2c_3: i2c@13890000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x13890000 0x100>;
		interrupts = <0 116 0>;
		clocks = <&cmu CLK_I2C3>, <&cmu CLK_I2C3>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c3_bus>;
		status = "disabled";
	};

	i2c_4: i2c@138A0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138A0000 0x100>;
		interrupts = <0 117 0>;
		clocks = <&cmu CLK_I2C4>, <&cmu CLK_I2C4>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c4_bus>;
		status = "disabled";
	};

	i2c_5: i2c@138B0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138B0000 0x100>;
		interrupts = <0 118 0>;
		clocks = <&cmu CLK_I2C5>, <&cmu CLK_I2C5>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c5_bus>;
		status = "disabled";
	};

	i2c_6: i2c@138C0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138C0000 0x100>;
		interrupts = <0 119 0>;
		clocks = <&cmu CLK_I2C6>, <&cmu CLK_I2C6>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c6_bus>;
		status = "disabled";
	};

	i2c_7: i2c@138D0000 {
		#address-cells = <1>;
		#size-cells = <0>;
		compatible = "samsung,s3c2440-i2c";
		reg = <0x138D0000 0x100>;
		interrupts = <0 120 0>;
		clocks = <&cmu CLK_I2C7>, <&cmu CLK_I2C7>;
		clock-names = "rate_i2c", "gate_i2c";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c7_bus>;
		status = "disabled";
	};

	spi_0: spi@13920000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13920000 0x100>;
		interrupts = <0 121 0>;
		dmas = <&pdma0 7>, <&pdma0 6>;
		dma-names = "tx", "rx";
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&cmu CLK_SPI0>, <&cmu CLK_SCLK_SPI0>;
		clock-names = "spi", "spi_busclk0";
		samsung,spi-src-clk = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&spi0_bus>;
		status = "disabled";
	};

	spi_1: spi@13930000 {
		compatible = "samsung,exynos4210-spi";
		reg = <0x13930000 0x100>;
		interrupts = <0 122 0>;
		dmas = <&pdma1 7>, <&pdma1 6>;
		dma-names = "tx", "rx";
		#address-cells = <1>;
		#size-cells = <0>;
		clocks = <&cmu CLK_SPI1>, <&cmu CLK_SCLK_SPI1>;
		clock-names = "spi", "spi_busclk0";
		samsung,spi-src-clk = <0>;
		pinctrl-names = "default";
		pinctrl-0 = <&spi1_bus>;
		status = "disabled";
	};

	i2s2: i2s@13970000 {
		compatible = "samsung,s3c6410-i2s";
		reg = <0x13970000 0x100>;
		interrupts = <0 126 0>;
		clocks = <&cmu CLK_I2S>, <&cmu CLK_SCLK_I2S>;
		clock-names = "iis", "i2s_opclk0";
		dmas = <&pdma0 14>, <&pdma0 13>;
		dma-names = "tx", "rx";
		pinctrl-0 = <&i2s2_bus>;
		pinctrl-names = "default";
		status = "disabled";
	};

	pwm: pwm@139D0000 {
		compatible = "samsung,exynos4210-pwm";
		reg = <0x139D0000 0x1000>;
		interrupts = <0 104 0>, <0 105 0>, <0 106 0>,
			     <0 107 0>, <0 108 0>;
		#pwm-cells = <3>;
		status = "disabled";
	};

	pmu {
		compatible = "arm,cortex-a7-pmu";
		interrupts = <0 18 0>, <0 19 0>;
	};

	sysmmu_gsc0: sysmmu@0x11A20000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x11A20000 0x1000>;
		interrupts = <0 152 0>;
	};

	sysmmu_gsc1: sysmmu@0x11A30000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x11A30000 0x1000>;
		interrupts = <0 153 0>;
	};

	sysmmu_mscl: sysmmu@0x11A40000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x11A40000 0x1000>;
		interrupts = <0 154 0>;
	};

	sysmmu_jpeg: sysmmu@0x11A60000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x11A60000 0x1000>;
		interrupts = <0 156 0>;
	};

	sysmmu_fimd: sysmmu@0x11E20000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x11E20000 0x1000>;
		interrupts = <0 80 0>;
		prop-map {
			winmap = <0x1f>;
		};
	};

	sysmmu_mfc: sysmmu@0x13620000 {
		compatible = "samsung,exynos4210-sysmmu";
		reg = <0x13620000 0x1000>;
		interrupts = <0 96 0>;
		/* mmu-masters = phandles */
	};
};

/* #include "exynos3250-pinctrl.dtsi" */
