,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/angl/mpw6-prga/caravel/openlane/tile_clb,tile_clb,tile_clb,flow completed,0h3m16s0ms,0h3m3s0ms,109088.3968321628,0.03603456,45817.126669508376,56.65,642.95,1651,0,0,0,0,0,0,0,0,0,-1,-1,64393,13550,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,0.0,0.0,33569164.0,0.0,58.62,63.83,-1,61.23,-1,2846,4094,1365,2613,0,0,0,1817,126,2,130,90,470,0,0,24,344,328,21,152,429,0,581,1.0,1000.0,1000,AREA 0,5,42,1,51.51999999999999,68.90666666666667,0.57,0.3,sky130_fd_sc_hd,4,3
