module module_0 (
    id_1,
    input logic [id_1 : id_1] id_2,
    input id_3,
    id_4,
    input logic id_5,
    id_6,
    id_7,
    input logic [id_5 : id_2] id_8
);
  id_9 id_10 (
      .id_7(id_5),
      .id_4(id_8[1]),
      .id_1(id_9),
      .id_8(id_3),
      .id_1(1)
  );
endmodule
`default_nettype id_11 `timescale 1 ps / 1ps `timescale 1 ps / 1ps `resetall
