Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: M:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 1750e180f985433cacab40b5dd4be9de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Pc
Compiling module xil_defaultlib.Pc_Adder
Compiling module xil_defaultlib.mux_NEXT_PC_OR_OFFSET_PC
Compiling module xil_defaultlib.Instruction_Memory
Compiling module xil_defaultlib.Instruction_Decode
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.Branch_Compare
Compiling module xil_defaultlib.mux_RD_3_1
Compiling module xil_defaultlib.mux_RS1_OR_PC
Compiling module xil_defaultlib.mux_RS2_OR_IMM
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.Imm_Extend
Compiling module xil_defaultlib.Data_Memory
Compiling module xil_defaultlib.Risc32_CPU
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav
