Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Thu Jan 15 21:20:18 2026
| Host         : volatile_knight running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       56          
SYNTH-10   Warning           Wide multiplier                                                   10          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (173)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: m_i2s2/count_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (173)
--------------------------------
 There are 173 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.650        0.000                      0                  478        0.030        0.000                      0                  478        2.000        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 4.000}        8.000           125.000         
  axis_clk_clk_wiz_0    {0.000 22.133}       44.265          22.591          
  clkfbout_clk_wiz_0    {0.000 24.000}       48.000          20.833          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  axis_clk_clk_wiz_0_1  {0.000 22.133}       44.265          22.591          
  clkfbout_clk_wiz_0_1  {0.000 24.000}       48.000          20.833          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       2.000        0.000                       0                     1  
  axis_clk_clk_wiz_0         31.650        0.000                      0                  478        0.165        0.000                      0                  478       21.633        0.000                       0                   165  
  clkfbout_clk_wiz_0                                                                                                                                                     45.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  axis_clk_clk_wiz_0_1       31.656        0.000                      0                  478        0.165        0.000                      0                  478       21.633        0.000                       0                   165  
  clkfbout_clk_wiz_0_1                                                                                                                                                   45.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axis_clk_clk_wiz_0_1  axis_clk_clk_wiz_0         31.650        0.000                      0                  478        0.030        0.000                      0                  478  
axis_clk_clk_wiz_0    axis_clk_clk_wiz_0_1       31.650        0.000                      0                  478        0.030        0.000                      0                  478  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 7.428ns (62.084%)  route 4.536ns (37.916%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.729    11.337    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 7.346ns (62.366%)  route 4.433ns (37.634%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.566 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.501    10.067    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.301    10.368 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.783    11.151    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 7.203ns (61.233%)  route 4.560ns (38.767%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.429 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    10.100    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.295    10.395 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.741    11.136    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 7.428ns (61.771%)  route 4.597ns (38.229%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 42.886 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.789    11.398    m_vc/unamedDSP__4_i_2_n_0
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.486    42.886    m_vc/clk
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/C
                         clock pessimism              0.588    43.474    
                         clock uncertainty           -0.135    43.339    
    SLICE_X18Y24         FDRE (Setup_fdre_C_D)       -0.067    43.272    m_vc/data_reg[1][47]
  -------------------------------------------------------------------
                         required time                         43.272    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.617ns  (logic 7.320ns (63.010%)  route 4.297ns (36.990%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.546 r  m_vc/unamedDSP__4_i_16/O[0]
                         net (fo=1, routed)           0.403     9.949    m_vc/unamedDSP__4_i_16_n_7
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.295    10.244 r  m_vc/unamedDSP__4_i_5/O
                         net (fo=2, routed)           0.746    10.990    m_vc/unamedDSP__4_i_5_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 7.428ns (63.791%)  route 4.216ns (36.209%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.726 r  m_vc/unamedDSP_i_16/O[3]
                         net (fo=1, routed)           0.454    10.179    m_vc/unamedDSP_i_16_n_4
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.307    10.486 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.529    11.015    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.023ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 7.311ns (63.074%)  route 4.280ns (36.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.525 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.403     9.928    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.307    10.235 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.729    10.964    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 32.023    

Slack (MET) :             32.032ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.615ns  (logic 7.320ns (63.024%)  route 4.295ns (36.976%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.630 r  m_vc/unamedDSP_i_16/O[0]
                         net (fo=1, routed)           0.671    10.301    m_vc/unamedDSP_i_16_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.295    10.596 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.390    10.985    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 32.032    

Slack (MET) :             32.035ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 7.346ns (63.264%)  route 4.266ns (36.736%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.650 r  m_vc/unamedDSP_i_16/O[2]
                         net (fo=1, routed)           0.501    10.151    m_vc/unamedDSP_i_16_n_5
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.301    10.452 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.530    10.982    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                 32.035    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 7.435ns (64.782%)  route 4.042ns (35.218%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.650 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.149     9.799    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.306    10.105 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.744    10.850    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.201%)  route 0.288ns (60.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][37]/Q
                         net (fo=1, routed)           0.177    -0.222    m_vc/data_reg_n_0_[1][37]
    SLICE_X24Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.177 r  m_vc/m_axis_data[13]_INST_0/O
                         net (fo=2, routed)           0.112    -0.065    m_i2s2/tx_axis_s_data[13]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/C
                         clock pessimism              0.498    -0.282    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.052    -0.230    m_i2s2/tx_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.313    m_i2s2/tx_data_r_reg_n_0_[16]
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.268 r  m_i2s2/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_r_shift[16]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.436    m_i2s2/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.315    m_i2s2/tx_data_l_reg_n_0_[20]
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.270 r  m_i2s2/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    m_i2s2/tx_data_l_shift[20]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.091    -0.438    m_i2s2/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.112%)  route 0.125ns (39.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X25Y20         FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.125    -0.275    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X23Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.107    -0.422    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.116%)  route 0.329ns (63.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][38]/Q
                         net (fo=1, routed)           0.261    -0.138    m_vc/data_reg_n_0_[1][38]
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.093 r  m_vc/m_axis_data[14]_INST_0/O
                         net (fo=2, routed)           0.068    -0.025    m_i2s2/tx_axis_s_data[14]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/C
                         clock pessimism              0.498    -0.282    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.063    -0.219    m_i2s2/tx_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_r_reg_n_0_[17]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.046    -0.216 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.420    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.137    -0.264    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.046    -0.218 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.107    -0.422    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.552    -0.543    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.242    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X24Y21         LUT3 (Prop_lut3_I2_O)        0.044    -0.198 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.236    -0.543    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.131    -0.412    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.145    -0.253    m_i2s2/tx_data_l_reg_n_0_[17]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.205 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.107    -0.420    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.045    -0.217 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.091    -0.436    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0
Waveform(ns):       { 0.000 22.133 }
Period(ns):         44.265
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.265      42.110     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.265      43.016     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y23     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y23     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.265      169.095    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         48.000      45.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.656ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       21.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.656ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 7.428ns (62.084%)  route 4.536ns (37.916%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.729    11.337    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 31.656    

Slack (MET) :             31.842ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 7.346ns (62.366%)  route 4.433ns (37.634%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.566 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.501    10.067    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.301    10.368 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.783    11.151    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 31.842    

Slack (MET) :             31.857ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 7.203ns (61.233%)  route 4.560ns (38.767%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.429 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    10.100    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.295    10.395 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.741    11.136    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 31.857    

Slack (MET) :             31.880ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 7.428ns (61.771%)  route 4.597ns (38.229%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 42.886 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.789    11.398    m_vc/unamedDSP__4_i_2_n_0
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.486    42.886    m_vc/clk
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/C
                         clock pessimism              0.588    43.474    
                         clock uncertainty           -0.129    43.345    
    SLICE_X18Y24         FDRE (Setup_fdre_C_D)       -0.067    43.278    m_vc/data_reg[1][47]
  -------------------------------------------------------------------
                         required time                         43.278    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 31.880    

Slack (MET) :             32.003ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.617ns  (logic 7.320ns (63.010%)  route 4.297ns (36.990%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.546 r  m_vc/unamedDSP__4_i_16/O[0]
                         net (fo=1, routed)           0.403     9.949    m_vc/unamedDSP__4_i_16_n_7
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.295    10.244 r  m_vc/unamedDSP__4_i_5/O
                         net (fo=2, routed)           0.746    10.990    m_vc/unamedDSP__4_i_5_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 32.003    

Slack (MET) :             32.008ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 7.428ns (63.791%)  route 4.216ns (36.209%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.726 r  m_vc/unamedDSP_i_16/O[3]
                         net (fo=1, routed)           0.454    10.179    m_vc/unamedDSP_i_16_n_4
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.307    10.486 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.529    11.015    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.129    43.473    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    43.023    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.023    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 32.008    

Slack (MET) :             32.029ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 7.311ns (63.074%)  route 4.280ns (36.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.525 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.403     9.928    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.307    10.235 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.729    10.964    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 32.029    

Slack (MET) :             32.038ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.615ns  (logic 7.320ns (63.024%)  route 4.295ns (36.976%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.630 r  m_vc/unamedDSP_i_16/O[0]
                         net (fo=1, routed)           0.671    10.301    m_vc/unamedDSP_i_16_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.295    10.596 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.390    10.985    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.129    43.473    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    43.023    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.023    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 32.038    

Slack (MET) :             32.041ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 7.346ns (63.264%)  route 4.266ns (36.736%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.650 r  m_vc/unamedDSP_i_16/O[2]
                         net (fo=1, routed)           0.501    10.151    m_vc/unamedDSP_i_16_n_5
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.301    10.452 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.530    10.982    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.129    43.473    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    43.023    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.023    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                 32.041    

Slack (MET) :             32.144ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 7.435ns (64.782%)  route 4.042ns (35.218%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.248ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.650 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.149     9.799    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.306    10.105 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.744    10.850    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.129    43.443    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.993    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.993    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                 32.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.201%)  route 0.288ns (60.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][37]/Q
                         net (fo=1, routed)           0.177    -0.222    m_vc/data_reg_n_0_[1][37]
    SLICE_X24Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.177 r  m_vc/m_axis_data[13]_INST_0/O
                         net (fo=2, routed)           0.112    -0.065    m_i2s2/tx_axis_s_data[13]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/C
                         clock pessimism              0.498    -0.282    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.052    -0.230    m_i2s2/tx_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.313    m_i2s2/tx_data_r_reg_n_0_[16]
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.268 r  m_i2s2/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_r_shift[16]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.436    m_i2s2/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.315    m_i2s2/tx_data_l_reg_n_0_[20]
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.270 r  m_i2s2/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    m_i2s2/tx_data_l_shift[20]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.091    -0.438    m_i2s2/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.112%)  route 0.125ns (39.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X25Y20         FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.125    -0.275    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X23Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.107    -0.422    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.116%)  route 0.329ns (63.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][38]/Q
                         net (fo=1, routed)           0.261    -0.138    m_vc/data_reg_n_0_[1][38]
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.093 r  m_vc/m_axis_data[14]_INST_0/O
                         net (fo=2, routed)           0.068    -0.025    m_i2s2/tx_axis_s_data[14]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/C
                         clock pessimism              0.498    -0.282    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.063    -0.219    m_i2s2/tx_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_r_reg_n_0_[17]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.046    -0.216 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.250    -0.527    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.420    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.137    -0.264    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.046    -0.218 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.529    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.107    -0.422    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.552    -0.543    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.242    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X24Y21         LUT3 (Prop_lut3_I2_O)        0.044    -0.198 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.236    -0.543    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.131    -0.412    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.145    -0.253    m_i2s2/tx_data_l_reg_n_0_[17]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.205 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.107    -0.420    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.045    -0.217 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.249    -0.527    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.091    -0.436    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 22.133 }
Period(ns):         44.265
Sources:            { m_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         44.265      42.110     BUFGCTRL_X0Y16   m_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         44.265      43.016     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y24     m_i2s2/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y23     m_i2s2/count_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         44.265      43.265     SLICE_X25Y23     m_i2s2/count_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       44.265      169.095    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X24Y24     m_i2s2/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         22.133      21.633     SLICE_X25Y24     m_i2s2/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 24.000 }
Period(ns):         48.000
Sources:            { m_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         48.000      45.845     BUFGCTRL_X0Y17   m_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         48.000      46.751     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       48.000      52.000     MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       48.000      165.360    MMCME2_ADV_X0Y1  m_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0_1
  To Clock:  axis_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 7.428ns (62.084%)  route 4.536ns (37.916%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.729    11.337    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 7.346ns (62.366%)  route 4.433ns (37.634%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.566 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.501    10.067    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.301    10.368 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.783    11.151    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 7.203ns (61.233%)  route 4.560ns (38.767%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.429 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    10.100    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.295    10.395 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.741    11.136    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 7.428ns (61.771%)  route 4.597ns (38.229%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 42.886 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.789    11.398    m_vc/unamedDSP__4_i_2_n_0
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.486    42.886    m_vc/clk
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/C
                         clock pessimism              0.588    43.474    
                         clock uncertainty           -0.135    43.339    
    SLICE_X18Y24         FDRE (Setup_fdre_C_D)       -0.067    43.272    m_vc/data_reg[1][47]
  -------------------------------------------------------------------
                         required time                         43.272    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.617ns  (logic 7.320ns (63.010%)  route 4.297ns (36.990%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.546 r  m_vc/unamedDSP__4_i_16/O[0]
                         net (fo=1, routed)           0.403     9.949    m_vc/unamedDSP__4_i_16_n_7
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.295    10.244 r  m_vc/unamedDSP__4_i_5/O
                         net (fo=2, routed)           0.746    10.990    m_vc/unamedDSP__4_i_5_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 7.428ns (63.791%)  route 4.216ns (36.209%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.726 r  m_vc/unamedDSP_i_16/O[3]
                         net (fo=1, routed)           0.454    10.179    m_vc/unamedDSP_i_16_n_4
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.307    10.486 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.529    11.015    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.023ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 7.311ns (63.074%)  route 4.280ns (36.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.525 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.403     9.928    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.307    10.235 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.729    10.964    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 32.023    

Slack (MET) :             32.032ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.615ns  (logic 7.320ns (63.024%)  route 4.295ns (36.976%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.630 r  m_vc/unamedDSP_i_16/O[0]
                         net (fo=1, routed)           0.671    10.301    m_vc/unamedDSP_i_16_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.295    10.596 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.390    10.985    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 32.032    

Slack (MET) :             32.035ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 7.346ns (63.264%)  route 4.266ns (36.736%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.650 r  m_vc/unamedDSP_i_16/O[2]
                         net (fo=1, routed)           0.501    10.151    m_vc/unamedDSP_i_16_n_5
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.301    10.452 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.530    10.982    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                 32.035    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0 rise@44.265ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 7.435ns (64.782%)  route 4.042ns (35.218%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.650 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.149     9.799    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.306    10.105 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.744    10.850    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.201%)  route 0.288ns (60.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][37]/Q
                         net (fo=1, routed)           0.177    -0.222    m_vc/data_reg_n_0_[1][37]
    SLICE_X24Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.177 r  m_vc/m_axis_data[13]_INST_0/O
                         net (fo=2, routed)           0.112    -0.065    m_i2s2/tx_axis_s_data[13]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/C
                         clock pessimism              0.498    -0.282    
                         clock uncertainty            0.135    -0.147    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.052    -0.095    m_i2s2/tx_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.313    m_i2s2/tx_data_r_reg_n_0_[16]
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.268 r  m_i2s2/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_r_shift[16]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.301    m_i2s2/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.315    m_i2s2/tx_data_l_reg_n_0_[20]
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.270 r  m_i2s2/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    m_i2s2/tx_data_l_shift[20]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.091    -0.303    m_i2s2/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.112%)  route 0.125ns (39.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X25Y20         FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.125    -0.275    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X23Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.116%)  route 0.329ns (63.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][38]/Q
                         net (fo=1, routed)           0.261    -0.138    m_vc/data_reg_n_0_[1][38]
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.093 r  m_vc/m_axis_data[14]_INST_0/O
                         net (fo=2, routed)           0.068    -0.025    m_i2s2/tx_axis_s_data[14]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/C
                         clock pessimism              0.498    -0.282    
                         clock uncertainty            0.135    -0.147    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.063    -0.084    m_i2s2/tx_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_r_reg_n_0_[17]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.046    -0.216 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.137    -0.264    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.046    -0.218 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.552    -0.543    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.242    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X24Y21         LUT3 (Prop_lut3_I2_O)        0.044    -0.198 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.236    -0.543    
                         clock uncertainty            0.135    -0.408    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.131    -0.277    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.145    -0.253    m_i2s2/tx_data_l_reg_n_0_[17]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.205 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0 rise@0.000ns - axis_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.045    -0.217 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.091    -0.301    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.084    





---------------------------------------------------------------------------------------------------
From Clock:  axis_clk_clk_wiz_0
  To Clock:  axis_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       31.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.650ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.964ns  (logic 7.428ns (62.084%)  route 4.536ns (37.916%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.729    11.337    m_vc/unamedDSP__4_i_2_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.337    
  -------------------------------------------------------------------
                         slack                                 31.650    

Slack (MET) :             31.836ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.779ns  (logic 7.346ns (62.366%)  route 4.433ns (37.634%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.566 r  m_vc/unamedDSP__4_i_16/O[2]
                         net (fo=1, routed)           0.501    10.067    m_vc/unamedDSP__4_i_16_n_5
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.301    10.368 r  m_vc/unamedDSP__4_i_3/O
                         net (fo=2, routed)           0.783    11.151    m_vc/unamedDSP__4_i_3_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 31.836    

Slack (MET) :             31.851ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.763ns  (logic 7.203ns (61.233%)  route 4.560ns (38.767%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.429 r  m_vc/unamedDSP__4_i_17/O[0]
                         net (fo=1, routed)           0.671    10.100    m_vc/unamedDSP__4_i_17_n_7
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.295    10.395 r  m_vc/unamedDSP__4_i_9/O
                         net (fo=2, routed)           0.741    11.136    m_vc/unamedDSP__4_i_9_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                 31.851    

Slack (MET) :             31.874ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/data_reg[1][47]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.025ns  (logic 7.428ns (61.771%)  route 4.597ns (38.229%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.380ns = ( 42.886 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.642 r  m_vc/unamedDSP__4_i_16/O[3]
                         net (fo=1, routed)           0.659    10.302    m_vc/unamedDSP__4_i_16_n_4
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.307    10.609 r  m_vc/unamedDSP__4_i_2/O
                         net (fo=2, routed)           0.789    11.398    m_vc/unamedDSP__4_i_2_n_0
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.486    42.886    m_vc/clk
    SLICE_X18Y24         FDRE                                         r  m_vc/data_reg[1][47]/C
                         clock pessimism              0.588    43.474    
                         clock uncertainty           -0.135    43.339    
    SLICE_X18Y24         FDRE (Setup_fdre_C_D)       -0.067    43.272    m_vc/data_reg[1][47]
  -------------------------------------------------------------------
                         required time                         43.272    
                         arrival time                         -11.398    
  -------------------------------------------------------------------
                         slack                                 31.874    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.617ns  (logic 7.320ns (63.010%)  route 4.297ns (36.990%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.546 r  m_vc/unamedDSP__4_i_16/O[0]
                         net (fo=1, routed)           0.403     9.949    m_vc/unamedDSP__4_i_16_n_7
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.295    10.244 r  m_vc/unamedDSP__4_i_5/O
                         net (fo=2, routed)           0.746    10.990    m_vc/unamedDSP__4_i_5_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.990    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.002ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 7.428ns (63.791%)  route 4.216ns (36.209%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.726 r  m_vc/unamedDSP_i_16/O[3]
                         net (fo=1, routed)           0.454    10.179    m_vc/unamedDSP_i_16_n_4
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.307    10.486 r  m_vc/unamedDSP_i_2/O
                         net (fo=2, routed)           0.529    11.015    m_vc/unamedDSP_i_2_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -11.015    
  -------------------------------------------------------------------
                         slack                                 32.002    

Slack (MET) :             32.023ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 7.311ns (63.074%)  route 4.280ns (36.926%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.525 r  m_vc/unamedDSP__4_i_17/O[3]
                         net (fo=1, routed)           0.403     9.928    m_vc/unamedDSP__4_i_17_n_4
    SLICE_X11Y23         LUT5 (Prop_lut5_I4_O)        0.307    10.235 r  m_vc/unamedDSP__4_i_6/O
                         net (fo=2, routed)           0.729    10.964    m_vc/unamedDSP__4_i_6_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 32.023    

Slack (MET) :             32.032ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.615ns  (logic 7.320ns (63.024%)  route 4.295ns (36.976%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.630 r  m_vc/unamedDSP_i_16/O[0]
                         net (fo=1, routed)           0.671    10.301    m_vc/unamedDSP_i_16_n_7
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.295    10.596 r  m_vc/unamedDSP_i_5/O
                         net (fo=2, routed)           0.390    10.985    m_vc/unamedDSP_i_5_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                 32.032    

Slack (MET) :             32.035ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.612ns  (logic 7.346ns (63.264%)  route 4.266ns (36.736%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 42.980 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.764    -0.629    m_vc/clk
    DSP48_X1Y4           DSP48E1                                      r  m_vc/unamedDSP__2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.380 r  m_vc/unamedDSP__2/P[47]
                         net (fo=18, routed)          1.040     4.420    m_vc/unamedDSP__2_n_58
    DSP48_X1Y5           DSP48E1 (Prop_dsp48e1_C[37]_P[21])
                                                      1.820     6.240 r  m_vc/unamedDSP__3/P[21]
                         net (fo=2, routed)           1.486     7.726    m_vc/unamedDSP__3_n_84
    SLICE_X32Y20         LUT3 (Prop_lut3_I0_O)        0.153     7.879 r  m_vc/unamedDSP_i_35/O
                         net (fo=2, routed)           0.708     8.587    m_vc/unamedDSP_i_35_n_0
    SLICE_X32Y20         LUT4 (Prop_lut4_I3_O)        0.331     8.918 r  m_vc/unamedDSP_i_39/O
                         net (fo=1, routed)           0.000     8.918    m_vc/unamedDSP_i_39_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.294 r  m_vc/unamedDSP_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.294    m_vc/unamedDSP_i_18_n_0
    SLICE_X32Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.411 r  m_vc/unamedDSP_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.411    m_vc/unamedDSP_i_17_n_0
    SLICE_X32Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.650 r  m_vc/unamedDSP_i_16/O[2]
                         net (fo=1, routed)           0.501    10.151    m_vc/unamedDSP_i_16_n_5
    SLICE_X33Y22         LUT5 (Prop_lut5_I4_O)        0.301    10.452 r  m_vc/unamedDSP_i_3/O
                         net (fo=2, routed)           0.530    10.982    m_vc/unamedDSP_i_3_n_0
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.581    42.980    m_vc/clk
    DSP48_X1Y8           DSP48E1                                      r  m_vc/unamedDSP/CLK
                         clock pessimism              0.622    43.602    
                         clock uncertainty           -0.135    43.467    
    DSP48_X1Y8           DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    43.017    m_vc/unamedDSP
  -------------------------------------------------------------------
                         required time                         43.017    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                 32.035    

Slack (MET) :             32.138ns  (required time - arrival time)
  Source:                 m_vc/unamedDSP__7/CLK
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_vc/unamedDSP__4/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            44.265ns  (axis_clk_clk_wiz_0_1 rise@44.265ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.477ns  (logic 7.435ns (64.782%)  route 4.042ns (35.218%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.281ns = ( 42.984 - 44.265 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.766    -0.627    m_vc/clk
    DSP48_X0Y6           DSP48E1                                      r  m_vc/unamedDSP__7/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      4.009     3.382 r  m_vc/unamedDSP__7/P[47]
                         net (fo=18, routed)          1.126     4.507    m_vc/unamedDSP__7_n_58
    DSP48_X0Y7           DSP48E1 (Prop_dsp48e1_C[41]_P[21])
                                                      1.820     6.327 r  m_vc/unamedDSP__8/P[21]
                         net (fo=2, routed)           1.343     7.671    m_vc/unamedDSP__8_n_84
    SLICE_X10Y22         LUT3 (Prop_lut3_I0_O)        0.153     7.824 r  m_vc/unamedDSP__4_i_35/O
                         net (fo=2, routed)           0.679     8.503    m_vc/unamedDSP__4_i_35_n_0
    SLICE_X10Y22         LUT4 (Prop_lut4_I3_O)        0.331     8.834 r  m_vc/unamedDSP__4_i_39/O
                         net (fo=1, routed)           0.000     8.834    m_vc/unamedDSP__4_i_39_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.210 r  m_vc/unamedDSP__4_i_18/CO[3]
                         net (fo=1, routed)           0.000     9.210    m_vc/unamedDSP__4_i_18_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.327 r  m_vc/unamedDSP__4_i_17/CO[3]
                         net (fo=1, routed)           0.000     9.327    m_vc/unamedDSP__4_i_17_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.650 r  m_vc/unamedDSP__4_i_16/O[1]
                         net (fo=1, routed)           0.149     9.799    m_vc/unamedDSP__4_i_16_n_6
    SLICE_X11Y24         LUT5 (Prop_lut5_I4_O)        0.306    10.105 r  m_vc/unamedDSP__4_i_4/O
                         net (fo=2, routed)           0.744    10.850    m_vc/unamedDSP__4_i_4_n_0
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                     44.265    44.265 r  
    H16                                               0.000    44.265 r  clk (IN)
                         net (fo=0)                   0.000    44.265    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    45.652 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    46.814    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    39.709 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    41.309    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.400 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         1.585    42.984    m_vc/clk
    DSP48_X0Y10          DSP48E1                                      r  m_vc/unamedDSP__4/CLK
                         clock pessimism              0.588    43.572    
                         clock uncertainty           -0.135    43.437    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.450    42.987    m_vc/unamedDSP__4
  -------------------------------------------------------------------
                         required time                         42.987    
                         arrival time                         -10.850    
  -------------------------------------------------------------------
                         slack                                 32.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][37]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.201%)  route 0.288ns (60.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][37]/Q
                         net (fo=1, routed)           0.177    -0.222    m_vc/data_reg_n_0_[1][37]
    SLICE_X24Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.177 r  m_vc/m_axis_data[13]_INST_0/O
                         net (fo=2, routed)           0.112    -0.065    m_i2s2/tx_axis_s_data[13]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[13]/C
                         clock pessimism              0.498    -0.282    
                         clock uncertainty            0.135    -0.147    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.052    -0.095    m_i2s2/tx_data_r_reg[13]
  -------------------------------------------------------------------
                         required time                          0.095    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[16]/Q
                         net (fo=1, routed)           0.086    -0.313    m_i2s2/tx_data_r_reg_n_0_[16]
    SLICE_X27Y22         LUT3 (Prop_lut3_I1_O)        0.045    -0.268 r  m_i2s2/tx_data_r_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    m_i2s2/tx_data_r_shift[16]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[16]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.091    -0.301    m_i2s2/tx_data_r_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[20]/Q
                         net (fo=1, routed)           0.086    -0.315    m_i2s2/tx_data_l_reg_n_0_[20]
    SLICE_X27Y23         LUT3 (Prop_lut3_I1_O)        0.045    -0.270 r  m_i2s2/tx_data_l_shift[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    m_i2s2/tx_data_l_shift[20]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[20]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.091    -0.303    m_i2s2/tx_data_l_shift_reg[20]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.112%)  route 0.125ns (39.888%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X25Y20         FDRE                                         r  m_i2s2/tx_data_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_r_reg[11]/Q
                         net (fo=1, routed)           0.125    -0.275    m_i2s2/tx_data_r_reg_n_0_[11]
    SLICE_X23Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.227 r  m_i2s2/tx_data_r_shift[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    m_i2s2/tx_data_r_shift[11]_i_1_n_0
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X23Y21         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[11]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_r_shift_reg[11]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 m_vc/data_reg[1][38]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.186ns (36.116%)  route 0.329ns (63.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_vc/clk
    SLICE_X19Y22         FDRE                                         r  m_vc/data_reg[1][38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_vc/data_reg[1][38]/Q
                         net (fo=1, routed)           0.261    -0.138    m_vc/data_reg_n_0_[1][38]
    SLICE_X25Y22         LUT4 (Prop_lut4_I3_O)        0.045    -0.093 r  m_vc/m_axis_data[14]_INST_0/O
                         net (fo=2, routed)           0.068    -0.025    m_i2s2/tx_axis_s_data[14]
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.817    -0.780    m_i2s2/axis_clk
    SLICE_X24Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[14]/C
                         clock pessimism              0.498    -0.282    
                         clock uncertainty            0.135    -0.147    
    SLICE_X24Y22         FDRE (Hold_fdre_C_D)         0.063    -0.084    m_i2s2/tx_data_r_reg[14]
  -------------------------------------------------------------------
                         required time                          0.084    
                         arrival time                          -0.025    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_r_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_r_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y22         FDRE                                         r  m_i2s2/tx_data_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_r_reg[17]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_r_reg_n_0_[17]
    SLICE_X27Y22         LUT3 (Prop_lut3_I0_O)        0.046    -0.216 r  m_i2s2/tx_data_r_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    m_i2s2/tx_data_r_shift[17]_i_1_n_0
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.820    -0.777    m_i2s2/axis_clk
    SLICE_X27Y22         FDRE                                         r  m_i2s2/tx_data_r_shift_reg[17]/C
                         clock pessimism              0.250    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y22         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_r_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.187ns (57.729%)  route 0.137ns (42.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.553    -0.542    m_i2s2/axis_clk
    SLICE_X26Y23         FDRE                                         r  m_i2s2/tx_data_l_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  m_i2s2/tx_data_l_reg[21]/Q
                         net (fo=1, routed)           0.137    -0.264    m_i2s2/tx_data_l_reg_n_0_[21]
    SLICE_X27Y23         LUT3 (Prop_lut3_I0_O)        0.046    -0.218 r  m_i2s2/tx_data_l_shift[21]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    m_i2s2/tx_data_l_shift[21]_i_1_n_0
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X27Y23         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[21]/C
                         clock pessimism              0.250    -0.529    
                         clock uncertainty            0.135    -0.394    
    SLICE_X27Y23         FDRE (Hold_fdre_C_D)         0.107    -0.287    m_i2s2/tx_data_l_shift_reg[21]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_shift_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.552    -0.543    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  m_i2s2/tx_data_l_shift_reg[8]/Q
                         net (fo=1, routed)           0.137    -0.242    m_i2s2/tx_data_l_shift_reg_n_0_[8]
    SLICE_X24Y21         LUT3 (Prop_lut3_I2_O)        0.044    -0.198 r  m_i2s2/tx_data_l_shift[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    m_i2s2/tx_data_l_shift[9]_i_1_n_0
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.818    -0.779    m_i2s2/axis_clk
    SLICE_X24Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[9]/C
                         clock pessimism              0.236    -0.543    
                         clock uncertainty            0.135    -0.408    
    SLICE_X24Y21         FDRE (Hold_fdre_C_D)         0.131    -0.277    m_i2s2/tx_data_l_shift_reg[9]
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.548%)  route 0.145ns (43.452%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[17]/Q
                         net (fo=1, routed)           0.145    -0.253    m_i2s2/tx_data_l_reg_n_0_[17]
    SLICE_X27Y21         LUT3 (Prop_lut3_I0_O)        0.048    -0.205 r  m_i2s2/tx_data_l_shift[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.205    m_i2s2/tx_data_l_shift[17]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[17]/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.107    -0.285    m_i2s2/tx_data_l_shift_reg[17]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 m_i2s2/tx_data_l_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0  {rise@0.000ns fall@22.133ns period=44.265ns})
  Destination:            m_i2s2/tx_data_l_shift_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk_clk_wiz_0_1  {rise@0.000ns fall@22.133ns period=44.265ns})
  Path Group:             axis_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk_clk_wiz_0_1 rise@0.000ns - axis_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.260ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.555    -0.540    m_i2s2/axis_clk
    SLICE_X26Y21         FDRE                                         r  m_i2s2/tx_data_l_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  m_i2s2/tx_data_l_reg[16]/Q
                         net (fo=1, routed)           0.137    -0.262    m_i2s2/tx_data_l_reg_n_0_[16]
    SLICE_X27Y21         LUT3 (Prop_lut3_I1_O)        0.045    -0.217 r  m_i2s2/tx_data_l_shift[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    m_i2s2/tx_data_l_shift[16]_i_1_n_0
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    m_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  m_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    m_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  m_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    m_clk/inst/axis_clk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  m_clk/inst/clkout1_buf/O
                         net (fo=175, routed)         0.821    -0.776    m_i2s2/axis_clk
    SLICE_X27Y21         FDRE                                         r  m_i2s2/tx_data_l_shift_reg[16]/C
                         clock pessimism              0.249    -0.527    
                         clock uncertainty            0.135    -0.392    
    SLICE_X27Y21         FDRE (Hold_fdre_C_D)         0.091    -0.301    m_i2s2/tx_data_l_shift_reg[16]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.084    





