<!DOCTYPE HTML PUBLIC "-//IETF//DTD HTML//EN">
<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=Windows-1252">
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-83731338-2"></script><script>  window.dataLayer = window.dataLayer || [];  function gtag(){dataLayer.push(arguments);}  gtag('js', new Date());  gtag('config', 'UA-83731338-2');</script><title>16.5  Maintaining Cache Coherency for DMA and PIO</TITLE>
<style>@import url(/msdn_ie4.css);</style>
<link disabled rel="stylesheet" href="/msdn_ie3.css"></HEAD>
<BODY BGPROPERTIES="FIXED" TEXT="#000000" BGCOLOR="#FFFFFF">

<FONT FACE="ARIAL,HELVETICA" SIZE="2">
<H2><A NAME="DDK_Maintaining_Cache_Coherency_for_DMA_and_PIO_KG"></A>16.5  Maintaining Cache Coherency for DMA and PIO</H2>
<P>
In Windows NT machines, data can be cached in one or more processor caches
and/or in the system DMA controller’s cache when a driver is transferring data
between system memory and its device. NT drivers that use DMA or PIO to
service read/write IRPs or any device I/O control request that requires a DMA
or PIO data transfer operation should ensure the integrity of possibly cached
data during transfer operations as explained in the following subsections. 
<P></FONT>
</BODY>
</HTML>
